{"peripherals": [{"group": "RNG", "name": "RNG", "interrupts": [{"name": "FPU", "value": 81, "description": "FPU interrupt"}], "registers": [{"reset": 0, "name": "CR", "fields": [{"start": 3, "size": 1, "name": "IE", "description": "Interrupt enable"}, {"start": 2, "size": 1, "name": "RNGEN", "description": "Random number generator enable"}], "description": "control register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 6, "size": 1, "name": "SEIS", "description": "Seed error interrupt status"}, {"start": 5, "size": 1, "name": "CEIS", "description": "Clock error interrupt status"}, {"start": 2, "size": 1, "name": "SECS", "description": "Seed error current status"}, {"start": 1, "size": 1, "name": "CECS", "description": "Clock error current status"}, {"start": 0, "size": 1, "name": "DRDY", "description": "Data ready"}], "description": "status register", "access": "", "offset": 4, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 32, "name": "RNDATA", "description": "Random data"}], "description": "data register", "access": "read-only", "offset": 8, "size": 32}], "base": 1342572544, "description": "Random number generator"}, {"group": "DCMI", "name": "DCMI", "interrupts": [{"name": "DCMI", "value": 78, "description": "DCMI global interrupt"}], "registers": [{"reset": 0, "name": "CR", "fields": [{"start": 14, "size": 1, "name": "ENABLE", "description": "DCMI enable"}, {"start": 10, "size": 2, "name": "EDM", "description": "Extended data mode"}, {"start": 8, "size": 2, "name": "FCRC", "description": "Frame capture rate control"}, {"start": 7, "size": 1, "name": "VSPOL", "description": "Vertical synchronization polarity"}, {"start": 6, "size": 1, "name": "HSPOL", "description": "Horizontal synchronization polarity"}, {"start": 5, "size": 1, "name": "PCKPOL", "description": "Pixel clock polarity"}, {"start": 4, "size": 1, "name": "ESS", "description": "Embedded synchronization select"}, {"start": 3, "size": 1, "name": "JPEG", "description": "JPEG format"}, {"start": 2, "size": 1, "name": "CROP", "description": "Crop feature"}, {"start": 1, "size": 1, "name": "CM", "description": "Capture mode"}, {"start": 0, "size": 1, "name": "CAPTURE", "description": "Capture enable"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 2, "size": 1, "name": "FNE", "description": "FIFO not empty"}, {"start": 1, "size": 1, "name": "VSYNC", "description": "VSYNC"}, {"start": 0, "size": 1, "name": "HSYNC", "description": "HSYNC"}], "description": "status register", "access": "read-only", "offset": 4, "size": 32}, {"reset": 0, "name": "RIS", "fields": [{"start": 4, "size": 1, "name": "LINE_RIS", "description": "Line raw interrupt status"}, {"start": 3, "size": 1, "name": "VSYNC_RIS", "description": "VSYNC raw interrupt status"}, {"start": 2, "size": 1, "name": "ERR_RIS", "description": "Synchronization error raw interrupt status"}, {"start": 1, "size": 1, "name": "OVR_RIS", "description": "Overrun raw interrupt status"}, {"start": 0, "size": 1, "name": "FRAME_RIS", "description": "Capture complete raw interrupt status"}], "description": "raw interrupt status register", "access": "read-only", "offset": 8, "size": 32}, {"reset": 0, "name": "IER", "fields": [{"start": 4, "size": 1, "name": "LINE_IE", "description": "Line interrupt enable"}, {"start": 3, "size": 1, "name": "VSYNC_IE", "description": "VSYNC interrupt enable"}, {"start": 2, "size": 1, "name": "ERR_IE", "description": "Synchronization error interrupt enable"}, {"start": 1, "size": 1, "name": "OVR_IE", "description": "Overrun interrupt enable"}, {"start": 0, "size": 1, "name": "FRAME_IE", "description": "Capture complete interrupt enable"}], "description": "interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "MIS", "fields": [{"start": 4, "size": 1, "name": "LINE_MIS", "description": "Line masked interrupt status"}, {"start": 3, "size": 1, "name": "VSYNC_MIS", "description": "VSYNC masked interrupt status"}, {"start": 2, "size": 1, "name": "ERR_MIS", "description": "Synchronization error masked interrupt status"}, {"start": 1, "size": 1, "name": "OVR_MIS", "description": "Overrun masked interrupt status"}, {"start": 0, "size": 1, "name": "FRAME_MIS", "description": "Capture complete masked interrupt status"}], "description": "masked interrupt status register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ICR", "fields": [{"start": 4, "size": 1, "name": "LINE_ISC", "description": "line interrupt status clear"}, {"start": 3, "size": 1, "name": "VSYNC_ISC", "description": "Vertical synch interrupt status clear"}, {"start": 2, "size": 1, "name": "ERR_ISC", "description": "Synchronization error interrupt status clear"}, {"start": 1, "size": 1, "name": "OVR_ISC", "description": "Overrun interrupt status clear"}, {"start": 0, "size": 1, "name": "FRAME_ISC", "description": "Capture complete interrupt status clear"}], "description": "interrupt clear register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "ESCR", "fields": [{"start": 24, "size": 8, "name": "FEC", "description": "Frame end delimiter code"}, {"start": 16, "size": 8, "name": "LEC", "description": "Line end delimiter code"}, {"start": 8, "size": 8, "name": "LSC", "description": "Line start delimiter code"}, {"start": 0, "size": 8, "name": "FSC", "description": "Frame start delimiter code"}], "description": "embedded synchronization code register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "ESUR", "fields": [{"start": 24, "size": 8, "name": "FEU", "description": "Frame end delimiter unmask"}, {"start": 16, "size": 8, "name": "LEU", "description": "Line end delimiter unmask"}, {"start": 8, "size": 8, "name": "LSU", "description": "Line start delimiter unmask"}, {"start": 0, "size": 8, "name": "FSU", "description": "Frame start delimiter unmask"}], "description": "embedded synchronization unmask register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CWSTRT", "fields": [{"start": 16, "size": 13, "name": "VST", "description": "Vertical start line count"}, {"start": 0, "size": 14, "name": "HOFFCNT", "description": "Horizontal offset count"}], "description": "crop window start", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CWSIZE", "fields": [{"start": 16, "size": 14, "name": "VLINE", "description": "Vertical line count"}, {"start": 0, "size": 14, "name": "CAPCNT", "description": "Capture count"}], "description": "crop window size", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 24, "size": 8, "name": "Byte3", "description": "Data byte 3"}, {"start": 16, "size": 8, "name": "Byte2", "description": "Data byte 2"}, {"start": 8, "size": 8, "name": "Byte1", "description": "Data byte 1"}, {"start": 0, "size": 8, "name": "Byte0", "description": "Data byte 0"}], "description": "data register", "access": "read-only", "offset": 40, "size": 32}], "base": 1342504960, "description": "Digital camera interface"}, {"group": "FSMC", "name": "FSMC", "interrupts": [{"name": "FSMC", "value": 48, "description": "FSMC global interrupt"}], "registers": [{"reset": 12496, "name": "BCR1", "fields": [{"start": 19, "size": 1, "name": "CBURSTRW", "description": "CBURSTRW"}, {"start": 15, "size": 1, "name": "ASYNCWAIT", "description": "ASYNCWAIT"}, {"start": 14, "size": 1, "name": "EXTMOD", "description": "EXTMOD"}, {"start": 13, "size": 1, "name": "WAITEN", "description": "WAITEN"}, {"start": 12, "size": 1, "name": "WREN", "description": "WREN"}, {"start": 11, "size": 1, "name": "WAITCFG", "description": "WAITCFG"}, {"start": 9, "size": 1, "name": "WAITPOL", "description": "WAITPOL"}, {"start": 8, "size": 1, "name": "BURSTEN", "description": "BURSTEN"}, {"start": 6, "size": 1, "name": "FACCEN", "description": "FACCEN"}, {"start": 4, "size": 2, "name": "MWID", "description": "MWID"}, {"start": 2, "size": 2, "name": "MTYP", "description": "MTYP"}, {"start": 1, "size": 1, "name": "MUXEN", "description": "MUXEN"}, {"start": 0, "size": 1, "name": "MBKEN", "description": "MBKEN"}], "description": "SRAM/NOR-Flash chip-select control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 4294967295, "name": "BTR1", "fields": [{"start": 28, "size": 2, "name": "ACCMOD", "description": "ACCMOD"}, {"start": 24, "size": 4, "name": "DATLAT", "description": "DATLAT"}, {"start": 20, "size": 4, "name": "CLKDIV", "description": "CLKDIV"}, {"start": 16, "size": 4, "name": "BUSTURN", "description": "BUSTURN"}, {"start": 8, "size": 8, "name": "DATAST", "description": "DATAST"}, {"start": 4, "size": 4, "name": "ADDHLD", "description": "ADDHLD"}, {"start": 0, "size": 4, "name": "ADDSET", "description": "ADDSET"}], "description": "SRAM/NOR-Flash chip-select timing register 1", "access": "read-write", "offset": 4, "size": 32}, {"reset": 12496, "name": "BCR2", "fields": [{"start": 19, "size": 1, "name": "CBURSTRW", "description": "CBURSTRW"}, {"start": 15, "size": 1, "name": "ASYNCWAIT", "description": "ASYNCWAIT"}, {"start": 14, "size": 1, "name": "EXTMOD", "description": "EXTMOD"}, {"start": 13, "size": 1, "name": "WAITEN", "description": "WAITEN"}, {"start": 12, "size": 1, "name": "WREN", "description": "WREN"}, {"start": 11, "size": 1, "name": "WAITCFG", "description": "WAITCFG"}, {"start": 10, "size": 1, "name": "WRAPMOD", "description": "WRAPMOD"}, {"start": 9, "size": 1, "name": "WAITPOL", "description": "WAITPOL"}, {"start": 8, "size": 1, "name": "BURSTEN", "description": "BURSTEN"}, {"start": 6, "size": 1, "name": "FACCEN", "description": "FACCEN"}, {"start": 4, "size": 2, "name": "MWID", "description": "MWID"}, {"start": 2, "size": 2, "name": "MTYP", "description": "MTYP"}, {"start": 1, "size": 1, "name": "MUXEN", "description": "MUXEN"}, {"start": 0, "size": 1, "name": "MBKEN", "description": "MBKEN"}], "description": "SRAM/NOR-Flash chip-select control register 2", "access": "read-write", "offset": 8, "size": 32}, {"reset": 4294967295, "name": "BTR2", "fields": [{"start": 28, "size": 2, "name": "ACCMOD", "description": "ACCMOD"}, {"start": 24, "size": 4, "name": "DATLAT", "description": "DATLAT"}, {"start": 20, "size": 4, "name": "CLKDIV", "description": "CLKDIV"}, {"start": 16, "size": 4, "name": "BUSTURN", "description": "BUSTURN"}, {"start": 8, "size": 8, "name": "DATAST", "description": "DATAST"}, {"start": 4, "size": 4, "name": "ADDHLD", "description": "ADDHLD"}, {"start": 0, "size": 4, "name": "ADDSET", "description": "ADDSET"}], "description": "SRAM/NOR-Flash chip-select timing register 2", "access": "read-write", "offset": 12, "size": 32}, {"reset": 12496, "name": "BCR3", "fields": [{"start": 19, "size": 1, "name": "CBURSTRW", "description": "CBURSTRW"}, {"start": 15, "size": 1, "name": "ASYNCWAIT", "description": "ASYNCWAIT"}, {"start": 14, "size": 1, "name": "EXTMOD", "description": "EXTMOD"}, {"start": 13, "size": 1, "name": "WAITEN", "description": "WAITEN"}, {"start": 12, "size": 1, "name": "WREN", "description": "WREN"}, {"start": 11, "size": 1, "name": "WAITCFG", "description": "WAITCFG"}, {"start": 10, "size": 1, "name": "WRAPMOD", "description": "WRAPMOD"}, {"start": 9, "size": 1, "name": "WAITPOL", "description": "WAITPOL"}, {"start": 8, "size": 1, "name": "BURSTEN", "description": "BURSTEN"}, {"start": 6, "size": 1, "name": "FACCEN", "description": "FACCEN"}, {"start": 4, "size": 2, "name": "MWID", "description": "MWID"}, {"start": 2, "size": 2, "name": "MTYP", "description": "MTYP"}, {"start": 1, "size": 1, "name": "MUXEN", "description": "MUXEN"}, {"start": 0, "size": 1, "name": "MBKEN", "description": "MBKEN"}], "description": "SRAM/NOR-Flash chip-select control register 3", "access": "read-write", "offset": 16, "size": 32}, {"reset": 4294967295, "name": "BTR3", "fields": [{"start": 28, "size": 2, "name": "ACCMOD", "description": "ACCMOD"}, {"start": 24, "size": 4, "name": "DATLAT", "description": "DATLAT"}, {"start": 20, "size": 4, "name": "CLKDIV", "description": "CLKDIV"}, {"start": 16, "size": 4, "name": "BUSTURN", "description": "BUSTURN"}, {"start": 8, "size": 8, "name": "DATAST", "description": "DATAST"}, {"start": 4, "size": 4, "name": "ADDHLD", "description": "ADDHLD"}, {"start": 0, "size": 4, "name": "ADDSET", "description": "ADDSET"}], "description": "SRAM/NOR-Flash chip-select timing register 3", "access": "read-write", "offset": 20, "size": 32}, {"reset": 12496, "name": "BCR4", "fields": [{"start": 19, "size": 1, "name": "CBURSTRW", "description": "CBURSTRW"}, {"start": 15, "size": 1, "name": "ASYNCWAIT", "description": "ASYNCWAIT"}, {"start": 14, "size": 1, "name": "EXTMOD", "description": "EXTMOD"}, {"start": 13, "size": 1, "name": "WAITEN", "description": "WAITEN"}, {"start": 12, "size": 1, "name": "WREN", "description": "WREN"}, {"start": 11, "size": 1, "name": "WAITCFG", "description": "WAITCFG"}, {"start": 10, "size": 1, "name": "WRAPMOD", "description": "WRAPMOD"}, {"start": 9, "size": 1, "name": "WAITPOL", "description": "WAITPOL"}, {"start": 8, "size": 1, "name": "BURSTEN", "description": "BURSTEN"}, {"start": 6, "size": 1, "name": "FACCEN", "description": "FACCEN"}, {"start": 4, "size": 2, "name": "MWID", "description": "MWID"}, {"start": 2, "size": 2, "name": "MTYP", "description": "MTYP"}, {"start": 1, "size": 1, "name": "MUXEN", "description": "MUXEN"}, {"start": 0, "size": 1, "name": "MBKEN", "description": "MBKEN"}], "description": "SRAM/NOR-Flash chip-select control register 4", "access": "read-write", "offset": 24, "size": 32}, {"reset": 4294967295, "name": "BTR4", "fields": [{"start": 28, "size": 2, "name": "ACCMOD", "description": "ACCMOD"}, {"start": 24, "size": 4, "name": "DATLAT", "description": "DATLAT"}, {"start": 20, "size": 4, "name": "CLKDIV", "description": "CLKDIV"}, {"start": 16, "size": 4, "name": "BUSTURN", "description": "BUSTURN"}, {"start": 8, "size": 8, "name": "DATAST", "description": "DATAST"}, {"start": 4, "size": 4, "name": "ADDHLD", "description": "ADDHLD"}, {"start": 0, "size": 4, "name": "ADDSET", "description": "ADDSET"}], "description": "SRAM/NOR-Flash chip-select timing register 4", "access": "read-write", "offset": 28, "size": 32}, {"reset": 24, "name": "PCR2", "fields": [{"start": 17, "size": 3, "name": "ECCPS", "description": "ECCPS"}, {"start": 13, "size": 4, "name": "TAR", "description": "TAR"}, {"start": 9, "size": 4, "name": "TCLR", "description": "TCLR"}, {"start": 6, "size": 1, "name": "ECCEN", "description": "ECCEN"}, {"start": 4, "size": 2, "name": "PWID", "description": "PWID"}, {"start": 3, "size": 1, "name": "PTYP", "description": "PTYP"}, {"start": 2, "size": 1, "name": "PBKEN", "description": "PBKEN"}, {"start": 1, "size": 1, "name": "PWAITEN", "description": "PWAITEN"}], "description": "PC Card/NAND Flash control register 2", "access": "read-write", "offset": 96, "size": 32}, {"reset": 64, "name": "SR2", "fields": [{"start": 6, "size": 1, "name": "FEMPT", "description": "FEMPT"}, {"start": 5, "size": 1, "name": "IFEN", "description": "IFEN"}, {"start": 4, "size": 1, "name": "ILEN", "description": "ILEN"}, {"start": 3, "size": 1, "name": "IREN", "description": "IREN"}, {"start": 2, "size": 1, "name": "IFS", "description": "IFS"}, {"start": 1, "size": 1, "name": "ILS", "description": "ILS"}, {"start": 0, "size": 1, "name": "IRS", "description": "IRS"}], "description": "FIFO status and interrupt register 2", "access": "", "offset": 100, "size": 32}, {"reset": 4244438268, "name": "PMEM2", "fields": [{"start": 24, "size": 8, "name": "MEMHIZx", "description": "MEMHIZx"}, {"start": 16, "size": 8, "name": "MEMHOLDx", "description": "MEMHOLDx"}, {"start": 8, "size": 8, "name": "MEMWAITx", "description": "MEMWAITx"}, {"start": 0, "size": 8, "name": "MEMSETx", "description": "MEMSETx"}], "description": "Common memory space timing register 2", "access": "read-write", "offset": 104, "size": 32}, {"reset": 4244438268, "name": "PATT2", "fields": [{"start": 24, "size": 8, "name": "ATTHIZx", "description": "ATTHIZx"}, {"start": 16, "size": 8, "name": "ATTHOLDx", "description": "ATTHOLDx"}, {"start": 8, "size": 8, "name": "ATTWAITx", "description": "ATTWAITx"}, {"start": 0, "size": 8, "name": "ATTSETx", "description": "ATTSETx"}], "description": "Attribute memory space timing register 2", "access": "read-write", "offset": 108, "size": 32}, {"reset": 0, "name": "ECCR2", "fields": [{"start": 0, "size": 32, "name": "ECCx", "description": "ECCx"}], "description": "ECC result register 2", "access": "read-only", "offset": 116, "size": 32}, {"reset": 24, "name": "PCR3", "fields": [{"start": 17, "size": 3, "name": "ECCPS", "description": "ECCPS"}, {"start": 13, "size": 4, "name": "TAR", "description": "TAR"}, {"start": 9, "size": 4, "name": "TCLR", "description": "TCLR"}, {"start": 6, "size": 1, "name": "ECCEN", "description": "ECCEN"}, {"start": 4, "size": 2, "name": "PWID", "description": "PWID"}, {"start": 3, "size": 1, "name": "PTYP", "description": "PTYP"}, {"start": 2, "size": 1, "name": "PBKEN", "description": "PBKEN"}, {"start": 1, "size": 1, "name": "PWAITEN", "description": "PWAITEN"}], "description": "PC Card/NAND Flash control register 3", "access": "read-write", "offset": 128, "size": 32}, {"reset": 64, "name": "SR3", "fields": [{"start": 6, "size": 1, "name": "FEMPT", "description": "FEMPT"}, {"start": 5, "size": 1, "name": "IFEN", "description": "IFEN"}, {"start": 4, "size": 1, "name": "ILEN", "description": "ILEN"}, {"start": 3, "size": 1, "name": "IREN", "description": "IREN"}, {"start": 2, "size": 1, "name": "IFS", "description": "IFS"}, {"start": 1, "size": 1, "name": "ILS", "description": "ILS"}, {"start": 0, "size": 1, "name": "IRS", "description": "IRS"}], "description": "FIFO status and interrupt register 3", "access": "", "offset": 132, "size": 32}, {"reset": 4244438268, "name": "PMEM3", "fields": [{"start": 24, "size": 8, "name": "MEMHIZx", "description": "MEMHIZx"}, {"start": 16, "size": 8, "name": "MEMHOLDx", "description": "MEMHOLDx"}, {"start": 8, "size": 8, "name": "MEMWAITx", "description": "MEMWAITx"}, {"start": 0, "size": 8, "name": "MEMSETx", "description": "MEMSETx"}], "description": "Common memory space timing register 3", "access": "read-write", "offset": 136, "size": 32}, {"reset": 4244438268, "name": "PATT3", "fields": [{"start": 24, "size": 8, "name": "ATTHIZx", "description": "ATTHIZx"}, {"start": 16, "size": 8, "name": "ATTHOLDx", "description": "ATTHOLDx"}, {"start": 8, "size": 8, "name": "ATTWAITx", "description": "ATTWAITx"}, {"start": 0, "size": 8, "name": "ATTSETx", "description": "ATTSETx"}], "description": "Attribute memory space timing register 3", "access": "read-write", "offset": 140, "size": 32}, {"reset": 0, "name": "ECCR3", "fields": [{"start": 0, "size": 32, "name": "ECCx", "description": "ECCx"}], "description": "ECC result register 3", "access": "read-only", "offset": 148, "size": 32}, {"reset": 24, "name": "PCR4", "fields": [{"start": 17, "size": 3, "name": "ECCPS", "description": "ECCPS"}, {"start": 13, "size": 4, "name": "TAR", "description": "TAR"}, {"start": 9, "size": 4, "name": "TCLR", "description": "TCLR"}, {"start": 6, "size": 1, "name": "ECCEN", "description": "ECCEN"}, {"start": 4, "size": 2, "name": "PWID", "description": "PWID"}, {"start": 3, "size": 1, "name": "PTYP", "description": "PTYP"}, {"start": 2, "size": 1, "name": "PBKEN", "description": "PBKEN"}, {"start": 1, "size": 1, "name": "PWAITEN", "description": "PWAITEN"}], "description": "PC Card/NAND Flash control register 4", "access": "read-write", "offset": 160, "size": 32}, {"reset": 64, "name": "SR4", "fields": [{"start": 6, "size": 1, "name": "FEMPT", "description": "FEMPT"}, {"start": 5, "size": 1, "name": "IFEN", "description": "IFEN"}, {"start": 4, "size": 1, "name": "ILEN", "description": "ILEN"}, {"start": 3, "size": 1, "name": "IREN", "description": "IREN"}, {"start": 2, "size": 1, "name": "IFS", "description": "IFS"}, {"start": 1, "size": 1, "name": "ILS", "description": "ILS"}, {"start": 0, "size": 1, "name": "IRS", "description": "IRS"}], "description": "FIFO status and interrupt register 4", "access": "", "offset": 164, "size": 32}, {"reset": 4244438268, "name": "PMEM4", "fields": [{"start": 24, "size": 8, "name": "MEMHIZx", "description": "MEMHIZx"}, {"start": 16, "size": 8, "name": "MEMHOLDx", "description": "MEMHOLDx"}, {"start": 8, "size": 8, "name": "MEMWAITx", "description": "MEMWAITx"}, {"start": 0, "size": 8, "name": "MEMSETx", "description": "MEMSETx"}], "description": "Common memory space timing register 4", "access": "read-write", "offset": 168, "size": 32}, {"reset": 4244438268, "name": "PATT4", "fields": [{"start": 24, "size": 8, "name": "ATTHIZx", "description": "ATTHIZx"}, {"start": 16, "size": 8, "name": "ATTHOLDx", "description": "ATTHOLDx"}, {"start": 8, "size": 8, "name": "ATTWAITx", "description": "ATTWAITx"}, {"start": 0, "size": 8, "name": "ATTSETx", "description": "ATTSETx"}], "description": "Attribute memory space timing register 4", "access": "read-write", "offset": 172, "size": 32}, {"reset": 4244438268, "name": "PIO4", "fields": [{"start": 24, "size": 8, "name": "IOHIZx", "description": "IOHIZx"}, {"start": 16, "size": 8, "name": "IOHOLDx", "description": "IOHOLDx"}, {"start": 8, "size": 8, "name": "IOWAITx", "description": "IOWAITx"}, {"start": 0, "size": 8, "name": "IOSETx", "description": "IOSETx"}], "description": "I/O space timing register 4", "access": "read-write", "offset": 176, "size": 32}, {"reset": 268435455, "name": "BWTR1", "fields": [{"start": 28, "size": 2, "name": "ACCMOD", "description": "ACCMOD"}, {"start": 24, "size": 4, "name": "DATLAT", "description": "DATLAT"}, {"start": 20, "size": 4, "name": "CLKDIV", "description": "CLKDIV"}, {"start": 8, "size": 8, "name": "DATAST", "description": "DATAST"}, {"start": 4, "size": 4, "name": "ADDHLD", "description": "ADDHLD"}, {"start": 0, "size": 4, "name": "ADDSET", "description": "ADDSET"}], "description": "SRAM/NOR-Flash write timing registers 1", "access": "read-write", "offset": 260, "size": 32}, {"reset": 268435455, "name": "BWTR2", "fields": [{"start": 28, "size": 2, "name": "ACCMOD", "description": "ACCMOD"}, {"start": 24, "size": 4, "name": "DATLAT", "description": "DATLAT"}, {"start": 20, "size": 4, "name": "CLKDIV", "description": "CLKDIV"}, {"start": 8, "size": 8, "name": "DATAST", "description": "DATAST"}, {"start": 4, "size": 4, "name": "ADDHLD", "description": "ADDHLD"}, {"start": 0, "size": 4, "name": "ADDSET", "description": "ADDSET"}], "description": "SRAM/NOR-Flash write timing registers 2", "access": "read-write", "offset": 268, "size": 32}, {"reset": 268435455, "name": "BWTR3", "fields": [{"start": 28, "size": 2, "name": "ACCMOD", "description": "ACCMOD"}, {"start": 24, "size": 4, "name": "DATLAT", "description": "DATLAT"}, {"start": 20, "size": 4, "name": "CLKDIV", "description": "CLKDIV"}, {"start": 8, "size": 8, "name": "DATAST", "description": "DATAST"}, {"start": 4, "size": 4, "name": "ADDHLD", "description": "ADDHLD"}, {"start": 0, "size": 4, "name": "ADDSET", "description": "ADDSET"}], "description": "SRAM/NOR-Flash write timing registers 3", "access": "read-write", "offset": 276, "size": 32}, {"reset": 268435455, "name": "BWTR4", "fields": [{"start": 28, "size": 2, "name": "ACCMOD", "description": "ACCMOD"}, {"start": 24, "size": 4, "name": "DATLAT", "description": "DATLAT"}, {"start": 20, "size": 4, "name": "CLKDIV", "description": "CLKDIV"}, {"start": 8, "size": 8, "name": "DATAST", "description": "DATAST"}, {"start": 4, "size": 4, "name": "ADDHLD", "description": "ADDHLD"}, {"start": 0, "size": 4, "name": "ADDSET", "description": "ADDSET"}], "description": "SRAM/NOR-Flash write timing registers 4", "access": "read-write", "offset": 284, "size": 32}], "base": 2684354560, "description": "Flexible static memory controller"}, {"group": "DBG", "name": "DBG", "interrupts": [], "registers": [{"reset": 268461073, "name": "DBGMCU_IDCODE", "fields": [{"start": 0, "size": 12, "name": "DEV_ID", "description": "DEV_ID"}, {"start": 16, "size": 16, "name": "REV_ID", "description": "REV_ID"}], "description": "IDCODE", "access": "read-only", "offset": 0, "size": 32}, {"reset": 0, "name": "DBGMCU_CR", "fields": [{"start": 0, "size": 1, "name": "DBG_SLEEP", "description": "DBG_SLEEP"}, {"start": 1, "size": 1, "name": "DBG_STOP", "description": "DBG_STOP"}, {"start": 2, "size": 1, "name": "DBG_STANDBY", "description": "DBG_STANDBY"}, {"start": 5, "size": 1, "name": "TRACE_IOEN", "description": "TRACE_IOEN"}, {"start": 6, "size": 2, "name": "TRACE_MODE", "description": "TRACE_MODE"}, {"start": 16, "size": 1, "name": "DBG_I2C2_SMBUS_TIMEOUT", "description": "DBG_I2C2_SMBUS_TIMEOUT"}, {"start": 17, "size": 1, "name": "DBG_TIM8_STOP", "description": "DBG_TIM8_STOP"}, {"start": 18, "size": 1, "name": "DBG_TIM5_STOP", "description": "DBG_TIM5_STOP"}, {"start": 19, "size": 1, "name": "DBG_TIM6_STOP", "description": "DBG_TIM6_STOP"}, {"start": 20, "size": 1, "name": "DBG_TIM7_STOP", "description": "DBG_TIM7_STOP"}], "description": "Control Register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "DBGMCU_APB1_FZ", "fields": [{"start": 0, "size": 1, "name": "DBG_TIM2_STOP", "description": "DBG_TIM2_STOP"}, {"start": 1, "size": 1, "name": "DBG_TIM3_STOP", "description": "DBG_TIM3 _STOP"}, {"start": 2, "size": 1, "name": "DBG_TIM4_STOP", "description": "DBG_TIM4_STOP"}, {"start": 3, "size": 1, "name": "DBG_TIM5_STOP", "description": "DBG_TIM5_STOP"}, {"start": 4, "size": 1, "name": "DBG_TIM6_STOP", "description": "DBG_TIM6_STOP"}, {"start": 5, "size": 1, "name": "DBG_TIM7_STOP", "description": "DBG_TIM7_STOP"}, {"start": 6, "size": 1, "name": "DBG_TIM12_STOP", "description": "DBG_TIM12_STOP"}, {"start": 7, "size": 1, "name": "DBG_TIM13_STOP", "description": "DBG_TIM13_STOP"}, {"start": 8, "size": 1, "name": "DBG_TIM14_STOP", "description": "DBG_TIM14_STOP"}, {"start": 11, "size": 1, "name": "DBG_WWDG_STOP", "description": "DBG_WWDG_STOP"}, {"start": 12, "size": 1, "name": "DBG_IWDEG_STOP", "description": "DBG_IWDEG_STOP"}, {"start": 21, "size": 1, "name": "DBG_J2C1_SMBUS_TIMEOUT", "description": "DBG_J2C1_SMBUS_TIMEOUT"}, {"start": 22, "size": 1, "name": "DBG_J2C2_SMBUS_TIMEOUT", "description": "DBG_J2C2_SMBUS_TIMEOUT"}, {"start": 23, "size": 1, "name": "DBG_J2C3SMBUS_TIMEOUT", "description": "DBG_J2C3SMBUS_TIMEOUT"}, {"start": 25, "size": 1, "name": "DBG_CAN1_STOP", "description": "DBG_CAN1_STOP"}, {"start": 26, "size": 1, "name": "DBG_CAN2_STOP", "description": "DBG_CAN2_STOP"}], "description": "Debug MCU APB1 Freeze registe", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DBGMCU_APB2_FZ", "fields": [{"start": 0, "size": 1, "name": "DBG_TIM1_STOP", "description": "TIM1 counter stopped when core is halted"}, {"start": 1, "size": 1, "name": "DBG_TIM8_STOP", "description": "TIM8 counter stopped when core is halted"}, {"start": 16, "size": 1, "name": "DBG_TIM9_STOP", "description": "TIM9 counter stopped when core is halted"}, {"start": 17, "size": 1, "name": "DBG_TIM10_STOP", "description": "TIM10 counter stopped when core is halted"}, {"start": 18, "size": 1, "name": "DBG_TIM11_STOP", "description": "TIM11 counter stopped when core is halted"}], "description": "Debug MCU APB2 Freeze registe", "access": "read-write", "offset": 12, "size": 32}], "base": 3758366720, "description": "Debug support"}, {"group": "DMA", "name": "DMA2", "interrupts": [{"name": "DMA2_Stream0", "value": 56, "description": "DMA2 Stream0 global interrupt"}, {"name": "DMA2_Stream1", "value": 57, "description": "DMA2 Stream1 global interrupt"}, {"name": "DMA2_Stream2", "value": 58, "description": "DMA2 Stream2 global interrupt"}, {"name": "DMA2_Stream3", "value": 59, "description": "DMA2 Stream3 global interrupt"}, {"name": "DMA2_Stream4", "value": 60, "description": "DMA2 Stream4 global interrupt"}, {"name": "DMA2_Stream5", "value": 68, "description": "DMA2 Stream5 global interrupt"}, {"name": "DMA2_Stream6", "value": 69, "description": "DMA2 Stream6 global interrupt"}, {"name": "DMA2_Stream7", "value": 70, "description": "DMA2 Stream7 global interrupt"}], "registers": [{"reset": 0, "name": "LISR", "fields": [{"start": 27, "size": 1, "name": "TCIF3", "description": "Stream x transfer complete interrupt flag (x = 3..0)"}, {"start": 26, "size": 1, "name": "HTIF3", "description": "Stream x half transfer interrupt flag (x=3..0)"}, {"start": 25, "size": 1, "name": "TEIF3", "description": "Stream x transfer error interrupt flag (x=3..0)"}, {"start": 24, "size": 1, "name": "DMEIF3", "description": "Stream x direct mode error interrupt flag (x=3..0)"}, {"start": 22, "size": 1, "name": "FEIF3", "description": "Stream x FIFO error interrupt flag (x=3..0)"}, {"start": 21, "size": 1, "name": "TCIF2", "description": "Stream x transfer complete interrupt flag (x = 3..0)"}, {"start": 20, "size": 1, "name": "HTIF2", "description": "Stream x half transfer interrupt flag (x=3..0)"}, {"start": 19, "size": 1, "name": "TEIF2", "description": "Stream x transfer error interrupt flag (x=3..0)"}, {"start": 18, "size": 1, "name": "DMEIF2", "description": "Stream x direct mode error interrupt flag (x=3..0)"}, {"start": 16, "size": 1, "name": "FEIF2", "description": "Stream x FIFO error interrupt flag (x=3..0)"}, {"start": 11, "size": 1, "name": "TCIF1", "description": "Stream x transfer complete interrupt flag (x = 3..0)"}, {"start": 10, "size": 1, "name": "HTIF1", "description": "Stream x half transfer interrupt flag (x=3..0)"}, {"start": 9, "size": 1, "name": "TEIF1", "description": "Stream x transfer error interrupt flag (x=3..0)"}, {"start": 8, "size": 1, "name": "DMEIF1", "description": "Stream x direct mode error interrupt flag (x=3..0)"}, {"start": 6, "size": 1, "name": "FEIF1", "description": "Stream x FIFO error interrupt flag (x=3..0)"}, {"start": 5, "size": 1, "name": "TCIF0", "description": "Stream x transfer complete interrupt flag (x = 3..0)"}, {"start": 4, "size": 1, "name": "HTIF0", "description": "Stream x half transfer interrupt flag (x=3..0)"}, {"start": 3, "size": 1, "name": "TEIF0", "description": "Stream x transfer error interrupt flag (x=3..0)"}, {"start": 2, "size": 1, "name": "DMEIF0", "description": "Stream x direct mode error interrupt flag (x=3..0)"}, {"start": 0, "size": 1, "name": "FEIF0", "description": "Stream x FIFO error interrupt flag (x=3..0)"}], "description": "low interrupt status register", "access": "read-only", "offset": 0, "size": 32}, {"reset": 0, "name": "HISR", "fields": [{"start": 27, "size": 1, "name": "TCIF7", "description": "Stream x transfer complete interrupt flag (x=7..4)"}, {"start": 26, "size": 1, "name": "HTIF7", "description": "Stream x half transfer interrupt flag (x=7..4)"}, {"start": 25, "size": 1, "name": "TEIF7", "description": "Stream x transfer error interrupt flag (x=7..4)"}, {"start": 24, "size": 1, "name": "DMEIF7", "description": "Stream x direct mode error interrupt flag (x=7..4)"}, {"start": 22, "size": 1, "name": "FEIF7", "description": "Stream x FIFO error interrupt flag (x=7..4)"}, {"start": 21, "size": 1, "name": "TCIF6", "description": "Stream x transfer complete interrupt flag (x=7..4)"}, {"start": 20, "size": 1, "name": "HTIF6", "description": "Stream x half transfer interrupt flag (x=7..4)"}, {"start": 19, "size": 1, "name": "TEIF6", "description": "Stream x transfer error interrupt flag (x=7..4)"}, {"start": 18, "size": 1, "name": "DMEIF6", "description": "Stream x direct mode error interrupt flag (x=7..4)"}, {"start": 16, "size": 1, "name": "FEIF6", "description": "Stream x FIFO error interrupt flag (x=7..4)"}, {"start": 11, "size": 1, "name": "TCIF5", "description": "Stream x transfer complete interrupt flag (x=7..4)"}, {"start": 10, "size": 1, "name": "HTIF5", "description": "Stream x half transfer interrupt flag (x=7..4)"}, {"start": 9, "size": 1, "name": "TEIF5", "description": "Stream x transfer error interrupt flag (x=7..4)"}, {"start": 8, "size": 1, "name": "DMEIF5", "description": "Stream x direct mode error interrupt flag (x=7..4)"}, {"start": 6, "size": 1, "name": "FEIF5", "description": "Stream x FIFO error interrupt flag (x=7..4)"}, {"start": 5, "size": 1, "name": "TCIF4", "description": "Stream x transfer complete interrupt flag (x=7..4)"}, {"start": 4, "size": 1, "name": "HTIF4", "description": "Stream x half transfer interrupt flag (x=7..4)"}, {"start": 3, "size": 1, "name": "TEIF4", "description": "Stream x transfer error interrupt flag (x=7..4)"}, {"start": 2, "size": 1, "name": "DMEIF4", "description": "Stream x direct mode error interrupt flag (x=7..4)"}, {"start": 0, "size": 1, "name": "FEIF4", "description": "Stream x FIFO error interrupt flag (x=7..4)"}], "description": "high interrupt status register", "access": "read-only", "offset": 4, "size": 32}, {"reset": 0, "name": "LIFCR", "fields": [{"start": 27, "size": 1, "name": "CTCIF3", "description": "Stream x clear transfer complete interrupt flag (x = 3..0)"}, {"start": 26, "size": 1, "name": "CHTIF3", "description": "Stream x clear half transfer interrupt flag (x = 3..0)"}, {"start": 25, "size": 1, "name": "CTEIF3", "description": "Stream x clear transfer error interrupt flag (x = 3..0)"}, {"start": 24, "size": 1, "name": "CDMEIF3", "description": "Stream x clear direct mode error interrupt flag (x = 3..0)"}, {"start": 22, "size": 1, "name": "CFEIF3", "description": "Stream x clear FIFO error interrupt flag (x = 3..0)"}, {"start": 21, "size": 1, "name": "CTCIF2", "description": "Stream x clear transfer complete interrupt flag (x = 3..0)"}, {"start": 20, "size": 1, "name": "CHTIF2", "description": "Stream x clear half transfer interrupt flag (x = 3..0)"}, {"start": 19, "size": 1, "name": "CTEIF2", "description": "Stream x clear transfer error interrupt flag (x = 3..0)"}, {"start": 18, "size": 1, "name": "CDMEIF2", "description": "Stream x clear direct mode error interrupt flag (x = 3..0)"}, {"start": 16, "size": 1, "name": "CFEIF2", "description": "Stream x clear FIFO error interrupt flag (x = 3..0)"}, {"start": 11, "size": 1, "name": "CTCIF1", "description": "Stream x clear transfer complete interrupt flag (x = 3..0)"}, {"start": 10, "size": 1, "name": "CHTIF1", "description": "Stream x clear half transfer interrupt flag (x = 3..0)"}, {"start": 9, "size": 1, "name": "CTEIF1", "description": "Stream x clear transfer error interrupt flag (x = 3..0)"}, {"start": 8, "size": 1, "name": "CDMEIF1", "description": "Stream x clear direct mode error interrupt flag (x = 3..0)"}, {"start": 6, "size": 1, "name": "CFEIF1", "description": "Stream x clear FIFO error interrupt flag (x = 3..0)"}, {"start": 5, "size": 1, "name": "CTCIF0", "description": "Stream x clear transfer complete interrupt flag (x = 3..0)"}, {"start": 4, "size": 1, "name": "CHTIF0", "description": "Stream x clear half transfer interrupt flag (x = 3..0)"}, {"start": 3, "size": 1, "name": "CTEIF0", "description": "Stream x clear transfer error interrupt flag (x = 3..0)"}, {"start": 2, "size": 1, "name": "CDMEIF0", "description": "Stream x clear direct mode error interrupt flag (x = 3..0)"}, {"start": 0, "size": 1, "name": "CFEIF0", "description": "Stream x clear FIFO error interrupt flag (x = 3..0)"}], "description": "low interrupt flag clear register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "HIFCR", "fields": [{"start": 27, "size": 1, "name": "CTCIF7", "description": "Stream x clear transfer complete interrupt flag (x = 7..4)"}, {"start": 26, "size": 1, "name": "CHTIF7", "description": "Stream x clear half transfer interrupt flag (x = 7..4)"}, {"start": 25, "size": 1, "name": "CTEIF7", "description": "Stream x clear transfer error interrupt flag (x = 7..4)"}, {"start": 24, "size": 1, "name": "CDMEIF7", "description": "Stream x clear direct mode error interrupt flag (x = 7..4)"}, {"start": 22, "size": 1, "name": "CFEIF7", "description": "Stream x clear FIFO error interrupt flag (x = 7..4)"}, {"start": 21, "size": 1, "name": "CTCIF6", "description": "Stream x clear transfer complete interrupt flag (x = 7..4)"}, {"start": 20, "size": 1, "name": "CHTIF6", "description": "Stream x clear half transfer interrupt flag (x = 7..4)"}, {"start": 19, "size": 1, "name": "CTEIF6", "description": "Stream x clear transfer error interrupt flag (x = 7..4)"}, {"start": 18, "size": 1, "name": "CDMEIF6", "description": "Stream x clear direct mode error interrupt flag (x = 7..4)"}, {"start": 16, "size": 1, "name": "CFEIF6", "description": "Stream x clear FIFO error interrupt flag (x = 7..4)"}, {"start": 11, "size": 1, "name": "CTCIF5", "description": "Stream x clear transfer complete interrupt flag (x = 7..4)"}, {"start": 10, "size": 1, "name": "CHTIF5", "description": "Stream x clear half transfer interrupt flag (x = 7..4)"}, {"start": 9, "size": 1, "name": "CTEIF5", "description": "Stream x clear transfer error interrupt flag (x = 7..4)"}, {"start": 8, "size": 1, "name": "CDMEIF5", "description": "Stream x clear direct mode error interrupt flag (x = 7..4)"}, {"start": 6, "size": 1, "name": "CFEIF5", "description": "Stream x clear FIFO error interrupt flag (x = 7..4)"}, {"start": 5, "size": 1, "name": "CTCIF4", "description": "Stream x clear transfer complete interrupt flag (x = 7..4)"}, {"start": 4, "size": 1, "name": "CHTIF4", "description": "Stream x clear half transfer interrupt flag (x = 7..4)"}, {"start": 3, "size": 1, "name": "CTEIF4", "description": "Stream x clear transfer error interrupt flag (x = 7..4)"}, {"start": 2, "size": 1, "name": "CDMEIF4", "description": "Stream x clear direct mode error interrupt flag (x = 7..4)"}, {"start": 0, "size": 1, "name": "CFEIF4", "description": "Stream x clear FIFO error interrupt flag (x = 7..4)"}], "description": "high interrupt flag clear register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "S0CR", "fields": [{"start": 25, "size": 3, "name": "CHSEL", "description": "Channel selection"}, {"start": 23, "size": 2, "name": "MBURST", "description": "Memory burst transfer configuration"}, {"start": 21, "size": 2, "name": "PBURST", "description": "Peripheral burst transfer configuration"}, {"start": 19, "size": 1, "name": "CT", "description": "Current target (only in double buffer mode)"}, {"start": 18, "size": 1, "name": "DBM", "description": "Double buffer mode"}, {"start": 16, "size": 2, "name": "PL", "description": "Priority level"}, {"start": 15, "size": 1, "name": "PINCOS", "description": "Peripheral increment offset size"}, {"start": 13, "size": 2, "name": "MSIZE", "description": "Memory data size"}, {"start": 11, "size": 2, "name": "PSIZE", "description": "Peripheral data size"}, {"start": 10, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 9, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 8, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 2, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "PFCTRL", "description": "Peripheral flow controller"}, {"start": 4, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 3, "size": 1, "name": "HTIE", "description": "Half transfer interrupt enable"}, {"start": 2, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 1, "size": 1, "name": "DMEIE", "description": "Direct mode error interrupt enable"}, {"start": 0, "size": 1, "name": "EN", "description": "Stream enable / flag stream ready when read low"}], "description": "stream x configuration register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "S0NDTR", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data items to transfer"}], "description": "stream x number of data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "S0PAR", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "stream x peripheral address register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "S0M0AR", "fields": [{"start": 0, "size": 32, "name": "M0A", "description": "Memory 0 address"}], "description": "stream x memory 0 address register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "S0M1AR", "fields": [{"start": 0, "size": 32, "name": "M1A", "description": "Memory 1 address (used in case of Double buffer mode)"}], "description": "stream x memory 1 address register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 33, "name": "S0FCR", "fields": [{"start": 7, "size": 1, "name": "FEIE", "description": "FIFO error interrupt enable"}, {"start": 3, "size": 3, "name": "FS", "description": "FIFO status"}, {"start": 2, "size": 1, "name": "DMDIS", "description": "Direct mode disable"}, {"start": 0, "size": 2, "name": "FTH", "description": "FIFO threshold selection"}], "description": "stream x FIFO control register", "access": "", "offset": 36, "size": 32}, {"reset": 0, "name": "S1CR", "fields": [{"start": 25, "size": 3, "name": "CHSEL", "description": "Channel selection"}, {"start": 23, "size": 2, "name": "MBURST", "description": "Memory burst transfer configuration"}, {"start": 21, "size": 2, "name": "PBURST", "description": "Peripheral burst transfer configuration"}, {"start": 20, "size": 1, "name": "ACK", "description": "ACK"}, {"start": 19, "size": 1, "name": "CT", "description": "Current target (only in double buffer mode)"}, {"start": 18, "size": 1, "name": "DBM", "description": "Double buffer mode"}, {"start": 16, "size": 2, "name": "PL", "description": "Priority level"}, {"start": 15, "size": 1, "name": "PINCOS", "description": "Peripheral increment offset size"}, {"start": 13, "size": 2, "name": "MSIZE", "description": "Memory data size"}, {"start": 11, "size": 2, "name": "PSIZE", "description": "Peripheral data size"}, {"start": 10, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 9, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 8, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 2, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "PFCTRL", "description": "Peripheral flow controller"}, {"start": 4, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 3, "size": 1, "name": "HTIE", "description": "Half transfer interrupt enable"}, {"start": 2, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 1, "size": 1, "name": "DMEIE", "description": "Direct mode error interrupt enable"}, {"start": 0, "size": 1, "name": "EN", "description": "Stream enable / flag stream ready when read low"}], "description": "stream x configuration register", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "S1NDTR", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data items to transfer"}], "description": "stream x number of data register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "S1PAR", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "stream x peripheral address register", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "S1M0AR", "fields": [{"start": 0, "size": 32, "name": "M0A", "description": "Memory 0 address"}], "description": "stream x memory 0 address register", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "S1M1AR", "fields": [{"start": 0, "size": 32, "name": "M1A", "description": "Memory 1 address (used in case of Double buffer mode)"}], "description": "stream x memory 1 address register", "access": "read-write", "offset": 56, "size": 32}, {"reset": 33, "name": "S1FCR", "fields": [{"start": 7, "size": 1, "name": "FEIE", "description": "FIFO error interrupt enable"}, {"start": 3, "size": 3, "name": "FS", "description": "FIFO status"}, {"start": 2, "size": 1, "name": "DMDIS", "description": "Direct mode disable"}, {"start": 0, "size": 2, "name": "FTH", "description": "FIFO threshold selection"}], "description": "stream x FIFO control register", "access": "", "offset": 60, "size": 32}, {"reset": 0, "name": "S2CR", "fields": [{"start": 25, "size": 3, "name": "CHSEL", "description": "Channel selection"}, {"start": 23, "size": 2, "name": "MBURST", "description": "Memory burst transfer configuration"}, {"start": 21, "size": 2, "name": "PBURST", "description": "Peripheral burst transfer configuration"}, {"start": 20, "size": 1, "name": "ACK", "description": "ACK"}, {"start": 19, "size": 1, "name": "CT", "description": "Current target (only in double buffer mode)"}, {"start": 18, "size": 1, "name": "DBM", "description": "Double buffer mode"}, {"start": 16, "size": 2, "name": "PL", "description": "Priority level"}, {"start": 15, "size": 1, "name": "PINCOS", "description": "Peripheral increment offset size"}, {"start": 13, "size": 2, "name": "MSIZE", "description": "Memory data size"}, {"start": 11, "size": 2, "name": "PSIZE", "description": "Peripheral data size"}, {"start": 10, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 9, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 8, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 2, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "PFCTRL", "description": "Peripheral flow controller"}, {"start": 4, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 3, "size": 1, "name": "HTIE", "description": "Half transfer interrupt enable"}, {"start": 2, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 1, "size": 1, "name": "DMEIE", "description": "Direct mode error interrupt enable"}, {"start": 0, "size": 1, "name": "EN", "description": "Stream enable / flag stream ready when read low"}], "description": "stream x configuration register", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "S2NDTR", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data items to transfer"}], "description": "stream x number of data register", "access": "read-write", "offset": 68, "size": 32}, {"reset": 0, "name": "S2PAR", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "stream x peripheral address register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "S2M0AR", "fields": [{"start": 0, "size": 32, "name": "M0A", "description": "Memory 0 address"}], "description": "stream x memory 0 address register", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "S2M1AR", "fields": [{"start": 0, "size": 32, "name": "M1A", "description": "Memory 1 address (used in case of Double buffer mode)"}], "description": "stream x memory 1 address register", "access": "read-write", "offset": 80, "size": 32}, {"reset": 33, "name": "S2FCR", "fields": [{"start": 7, "size": 1, "name": "FEIE", "description": "FIFO error interrupt enable"}, {"start": 3, "size": 3, "name": "FS", "description": "FIFO status"}, {"start": 2, "size": 1, "name": "DMDIS", "description": "Direct mode disable"}, {"start": 0, "size": 2, "name": "FTH", "description": "FIFO threshold selection"}], "description": "stream x FIFO control register", "access": "", "offset": 84, "size": 32}, {"reset": 0, "name": "S3CR", "fields": [{"start": 25, "size": 3, "name": "CHSEL", "description": "Channel selection"}, {"start": 23, "size": 2, "name": "MBURST", "description": "Memory burst transfer configuration"}, {"start": 21, "size": 2, "name": "PBURST", "description": "Peripheral burst transfer configuration"}, {"start": 20, "size": 1, "name": "ACK", "description": "ACK"}, {"start": 19, "size": 1, "name": "CT", "description": "Current target (only in double buffer mode)"}, {"start": 18, "size": 1, "name": "DBM", "description": "Double buffer mode"}, {"start": 16, "size": 2, "name": "PL", "description": "Priority level"}, {"start": 15, "size": 1, "name": "PINCOS", "description": "Peripheral increment offset size"}, {"start": 13, "size": 2, "name": "MSIZE", "description": "Memory data size"}, {"start": 11, "size": 2, "name": "PSIZE", "description": "Peripheral data size"}, {"start": 10, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 9, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 8, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 2, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "PFCTRL", "description": "Peripheral flow controller"}, {"start": 4, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 3, "size": 1, "name": "HTIE", "description": "Half transfer interrupt enable"}, {"start": 2, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 1, "size": 1, "name": "DMEIE", "description": "Direct mode error interrupt enable"}, {"start": 0, "size": 1, "name": "EN", "description": "Stream enable / flag stream ready when read low"}], "description": "stream x configuration register", "access": "read-write", "offset": 88, "size": 32}, {"reset": 0, "name": "S3NDTR", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data items to transfer"}], "description": "stream x number of data register", "access": "read-write", "offset": 92, "size": 32}, {"reset": 0, "name": "S3PAR", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "stream x peripheral address register", "access": "read-write", "offset": 96, "size": 32}, {"reset": 0, "name": "S3M0AR", "fields": [{"start": 0, "size": 32, "name": "M0A", "description": "Memory 0 address"}], "description": "stream x memory 0 address register", "access": "read-write", "offset": 100, "size": 32}, {"reset": 0, "name": "S3M1AR", "fields": [{"start": 0, "size": 32, "name": "M1A", "description": "Memory 1 address (used in case of Double buffer mode)"}], "description": "stream x memory 1 address register", "access": "read-write", "offset": 104, "size": 32}, {"reset": 33, "name": "S3FCR", "fields": [{"start": 7, "size": 1, "name": "FEIE", "description": "FIFO error interrupt enable"}, {"start": 3, "size": 3, "name": "FS", "description": "FIFO status"}, {"start": 2, "size": 1, "name": "DMDIS", "description": "Direct mode disable"}, {"start": 0, "size": 2, "name": "FTH", "description": "FIFO threshold selection"}], "description": "stream x FIFO control register", "access": "", "offset": 108, "size": 32}, {"reset": 0, "name": "S4CR", "fields": [{"start": 25, "size": 3, "name": "CHSEL", "description": "Channel selection"}, {"start": 23, "size": 2, "name": "MBURST", "description": "Memory burst transfer configuration"}, {"start": 21, "size": 2, "name": "PBURST", "description": "Peripheral burst transfer configuration"}, {"start": 20, "size": 1, "name": "ACK", "description": "ACK"}, {"start": 19, "size": 1, "name": "CT", "description": "Current target (only in double buffer mode)"}, {"start": 18, "size": 1, "name": "DBM", "description": "Double buffer mode"}, {"start": 16, "size": 2, "name": "PL", "description": "Priority level"}, {"start": 15, "size": 1, "name": "PINCOS", "description": "Peripheral increment offset size"}, {"start": 13, "size": 2, "name": "MSIZE", "description": "Memory data size"}, {"start": 11, "size": 2, "name": "PSIZE", "description": "Peripheral data size"}, {"start": 10, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 9, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 8, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 2, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "PFCTRL", "description": "Peripheral flow controller"}, {"start": 4, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 3, "size": 1, "name": "HTIE", "description": "Half transfer interrupt enable"}, {"start": 2, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 1, "size": 1, "name": "DMEIE", "description": "Direct mode error interrupt enable"}, {"start": 0, "size": 1, "name": "EN", "description": "Stream enable / flag stream ready when read low"}], "description": "stream x configuration register", "access": "read-write", "offset": 112, "size": 32}, {"reset": 0, "name": "S4NDTR", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data items to transfer"}], "description": "stream x number of data register", "access": "read-write", "offset": 116, "size": 32}, {"reset": 0, "name": "S4PAR", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "stream x peripheral address register", "access": "read-write", "offset": 120, "size": 32}, {"reset": 0, "name": "S4M0AR", "fields": [{"start": 0, "size": 32, "name": "M0A", "description": "Memory 0 address"}], "description": "stream x memory 0 address register", "access": "read-write", "offset": 124, "size": 32}, {"reset": 0, "name": "S4M1AR", "fields": [{"start": 0, "size": 32, "name": "M1A", "description": "Memory 1 address (used in case of Double buffer mode)"}], "description": "stream x memory 1 address register", "access": "read-write", "offset": 128, "size": 32}, {"reset": 33, "name": "S4FCR", "fields": [{"start": 7, "size": 1, "name": "FEIE", "description": "FIFO error interrupt enable"}, {"start": 3, "size": 3, "name": "FS", "description": "FIFO status"}, {"start": 2, "size": 1, "name": "DMDIS", "description": "Direct mode disable"}, {"start": 0, "size": 2, "name": "FTH", "description": "FIFO threshold selection"}], "description": "stream x FIFO control register", "access": "", "offset": 132, "size": 32}, {"reset": 0, "name": "S5CR", "fields": [{"start": 25, "size": 3, "name": "CHSEL", "description": "Channel selection"}, {"start": 23, "size": 2, "name": "MBURST", "description": "Memory burst transfer configuration"}, {"start": 21, "size": 2, "name": "PBURST", "description": "Peripheral burst transfer configuration"}, {"start": 20, "size": 1, "name": "ACK", "description": "ACK"}, {"start": 19, "size": 1, "name": "CT", "description": "Current target (only in double buffer mode)"}, {"start": 18, "size": 1, "name": "DBM", "description": "Double buffer mode"}, {"start": 16, "size": 2, "name": "PL", "description": "Priority level"}, {"start": 15, "size": 1, "name": "PINCOS", "description": "Peripheral increment offset size"}, {"start": 13, "size": 2, "name": "MSIZE", "description": "Memory data size"}, {"start": 11, "size": 2, "name": "PSIZE", "description": "Peripheral data size"}, {"start": 10, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 9, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 8, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 2, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "PFCTRL", "description": "Peripheral flow controller"}, {"start": 4, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 3, "size": 1, "name": "HTIE", "description": "Half transfer interrupt enable"}, {"start": 2, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 1, "size": 1, "name": "DMEIE", "description": "Direct mode error interrupt enable"}, {"start": 0, "size": 1, "name": "EN", "description": "Stream enable / flag stream ready when read low"}], "description": "stream x configuration register", "access": "read-write", "offset": 136, "size": 32}, {"reset": 0, "name": "S5NDTR", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data items to transfer"}], "description": "stream x number of data register", "access": "read-write", "offset": 140, "size": 32}, {"reset": 0, "name": "S5PAR", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "stream x peripheral address register", "access": "read-write", "offset": 144, "size": 32}, {"reset": 0, "name": "S5M0AR", "fields": [{"start": 0, "size": 32, "name": "M0A", "description": "Memory 0 address"}], "description": "stream x memory 0 address register", "access": "read-write", "offset": 148, "size": 32}, {"reset": 0, "name": "S5M1AR", "fields": [{"start": 0, "size": 32, "name": "M1A", "description": "Memory 1 address (used in case of Double buffer mode)"}], "description": "stream x memory 1 address register", "access": "read-write", "offset": 152, "size": 32}, {"reset": 33, "name": "S5FCR", "fields": [{"start": 7, "size": 1, "name": "FEIE", "description": "FIFO error interrupt enable"}, {"start": 3, "size": 3, "name": "FS", "description": "FIFO status"}, {"start": 2, "size": 1, "name": "DMDIS", "description": "Direct mode disable"}, {"start": 0, "size": 2, "name": "FTH", "description": "FIFO threshold selection"}], "description": "stream x FIFO control register", "access": "", "offset": 156, "size": 32}, {"reset": 0, "name": "S6CR", "fields": [{"start": 25, "size": 3, "name": "CHSEL", "description": "Channel selection"}, {"start": 23, "size": 2, "name": "MBURST", "description": "Memory burst transfer configuration"}, {"start": 21, "size": 2, "name": "PBURST", "description": "Peripheral burst transfer configuration"}, {"start": 20, "size": 1, "name": "ACK", "description": "ACK"}, {"start": 19, "size": 1, "name": "CT", "description": "Current target (only in double buffer mode)"}, {"start": 18, "size": 1, "name": "DBM", "description": "Double buffer mode"}, {"start": 16, "size": 2, "name": "PL", "description": "Priority level"}, {"start": 15, "size": 1, "name": "PINCOS", "description": "Peripheral increment offset size"}, {"start": 13, "size": 2, "name": "MSIZE", "description": "Memory data size"}, {"start": 11, "size": 2, "name": "PSIZE", "description": "Peripheral data size"}, {"start": 10, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 9, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 8, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 2, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "PFCTRL", "description": "Peripheral flow controller"}, {"start": 4, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 3, "size": 1, "name": "HTIE", "description": "Half transfer interrupt enable"}, {"start": 2, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 1, "size": 1, "name": "DMEIE", "description": "Direct mode error interrupt enable"}, {"start": 0, "size": 1, "name": "EN", "description": "Stream enable / flag stream ready when read low"}], "description": "stream x configuration register", "access": "read-write", "offset": 160, "size": 32}, {"reset": 0, "name": "S6NDTR", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data items to transfer"}], "description": "stream x number of data register", "access": "read-write", "offset": 164, "size": 32}, {"reset": 0, "name": "S6PAR", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "stream x peripheral address register", "access": "read-write", "offset": 168, "size": 32}, {"reset": 0, "name": "S6M0AR", "fields": [{"start": 0, "size": 32, "name": "M0A", "description": "Memory 0 address"}], "description": "stream x memory 0 address register", "access": "read-write", "offset": 172, "size": 32}, {"reset": 0, "name": "S6M1AR", "fields": [{"start": 0, "size": 32, "name": "M1A", "description": "Memory 1 address (used in case of Double buffer mode)"}], "description": "stream x memory 1 address register", "access": "read-write", "offset": 176, "size": 32}, {"reset": 33, "name": "S6FCR", "fields": [{"start": 7, "size": 1, "name": "FEIE", "description": "FIFO error interrupt enable"}, {"start": 3, "size": 3, "name": "FS", "description": "FIFO status"}, {"start": 2, "size": 1, "name": "DMDIS", "description": "Direct mode disable"}, {"start": 0, "size": 2, "name": "FTH", "description": "FIFO threshold selection"}], "description": "stream x FIFO control register", "access": "", "offset": 180, "size": 32}, {"reset": 0, "name": "S7CR", "fields": [{"start": 25, "size": 3, "name": "CHSEL", "description": "Channel selection"}, {"start": 23, "size": 2, "name": "MBURST", "description": "Memory burst transfer configuration"}, {"start": 21, "size": 2, "name": "PBURST", "description": "Peripheral burst transfer configuration"}, {"start": 20, "size": 1, "name": "ACK", "description": "ACK"}, {"start": 19, "size": 1, "name": "CT", "description": "Current target (only in double buffer mode)"}, {"start": 18, "size": 1, "name": "DBM", "description": "Double buffer mode"}, {"start": 16, "size": 2, "name": "PL", "description": "Priority level"}, {"start": 15, "size": 1, "name": "PINCOS", "description": "Peripheral increment offset size"}, {"start": 13, "size": 2, "name": "MSIZE", "description": "Memory data size"}, {"start": 11, "size": 2, "name": "PSIZE", "description": "Peripheral data size"}, {"start": 10, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 9, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 8, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 2, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "PFCTRL", "description": "Peripheral flow controller"}, {"start": 4, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 3, "size": 1, "name": "HTIE", "description": "Half transfer interrupt enable"}, {"start": 2, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 1, "size": 1, "name": "DMEIE", "description": "Direct mode error interrupt enable"}, {"start": 0, "size": 1, "name": "EN", "description": "Stream enable / flag stream ready when read low"}], "description": "stream x configuration register", "access": "read-write", "offset": 184, "size": 32}, {"reset": 0, "name": "S7NDTR", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data items to transfer"}], "description": "stream x number of data register", "access": "read-write", "offset": 188, "size": 32}, {"reset": 0, "name": "S7PAR", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "stream x peripheral address register", "access": "read-write", "offset": 192, "size": 32}, {"reset": 0, "name": "S7M0AR", "fields": [{"start": 0, "size": 32, "name": "M0A", "description": "Memory 0 address"}], "description": "stream x memory 0 address register", "access": "read-write", "offset": 196, "size": 32}, {"reset": 0, "name": "S7M1AR", "fields": [{"start": 0, "size": 32, "name": "M1A", "description": "Memory 1 address (used in case of Double buffer mode)"}], "description": "stream x memory 1 address register", "access": "read-write", "offset": 200, "size": 32}, {"reset": 33, "name": "S7FCR", "fields": [{"start": 7, "size": 1, "name": "FEIE", "description": "FIFO error interrupt enable"}, {"start": 3, "size": 3, "name": "FS", "description": "FIFO status"}, {"start": 2, "size": 1, "name": "DMDIS", "description": "Direct mode disable"}, {"start": 0, "size": 2, "name": "FTH", "description": "FIFO threshold selection"}], "description": "stream x FIFO control register", "access": "", "offset": 204, "size": 32}], "base": 1073898496, "description": "DMA controller"}, {"group": "DMA", "name": "DMA1", "interrupts": [{"name": "DMA1_Stream0", "value": 11, "description": "DMA1 Stream0 global interrupt"}, {"name": "DMA1_Stream1", "value": 12, "description": "DMA1 Stream1 global interrupt"}, {"name": "DMA1_Stream2", "value": 13, "description": "DMA1 Stream2 global interrupt"}, {"name": "DMA1_Stream3", "value": 14, "description": "DMA1 Stream3 global interrupt"}, {"name": "DMA1_Stream4", "value": 15, "description": "DMA1 Stream4 global interrupt"}, {"name": "DMA1_Stream5", "value": 16, "description": "DMA1 Stream5 global interrupt"}, {"name": "DMA1_Stream6", "value": 17, "description": "DMA1 Stream6 global interrupt"}, {"name": "DMA1_Stream7", "value": 47, "description": "DMA1 Stream7 global interrupt"}], "registers": [{"reset": 0, "name": "LISR", "fields": [{"start": 27, "size": 1, "name": "TCIF3", "description": "Stream x transfer complete interrupt flag (x = 3..0)"}, {"start": 26, "size": 1, "name": "HTIF3", "description": "Stream x half transfer interrupt flag (x=3..0)"}, {"start": 25, "size": 1, "name": "TEIF3", "description": "Stream x transfer error interrupt flag (x=3..0)"}, {"start": 24, "size": 1, "name": "DMEIF3", "description": "Stream x direct mode error interrupt flag (x=3..0)"}, {"start": 22, "size": 1, "name": "FEIF3", "description": "Stream x FIFO error interrupt flag (x=3..0)"}, {"start": 21, "size": 1, "name": "TCIF2", "description": "Stream x transfer complete interrupt flag (x = 3..0)"}, {"start": 20, "size": 1, "name": "HTIF2", "description": "Stream x half transfer interrupt flag (x=3..0)"}, {"start": 19, "size": 1, "name": "TEIF2", "description": "Stream x transfer error interrupt flag (x=3..0)"}, {"start": 18, "size": 1, "name": "DMEIF2", "description": "Stream x direct mode error interrupt flag (x=3..0)"}, {"start": 16, "size": 1, "name": "FEIF2", "description": "Stream x FIFO error interrupt flag (x=3..0)"}, {"start": 11, "size": 1, "name": "TCIF1", "description": "Stream x transfer complete interrupt flag (x = 3..0)"}, {"start": 10, "size": 1, "name": "HTIF1", "description": "Stream x half transfer interrupt flag (x=3..0)"}, {"start": 9, "size": 1, "name": "TEIF1", "description": "Stream x transfer error interrupt flag (x=3..0)"}, {"start": 8, "size": 1, "name": "DMEIF1", "description": "Stream x direct mode error interrupt flag (x=3..0)"}, {"start": 6, "size": 1, "name": "FEIF1", "description": "Stream x FIFO error interrupt flag (x=3..0)"}, {"start": 5, "size": 1, "name": "TCIF0", "description": "Stream x transfer complete interrupt flag (x = 3..0)"}, {"start": 4, "size": 1, "name": "HTIF0", "description": "Stream x half transfer interrupt flag (x=3..0)"}, {"start": 3, "size": 1, "name": "TEIF0", "description": "Stream x transfer error interrupt flag (x=3..0)"}, {"start": 2, "size": 1, "name": "DMEIF0", "description": "Stream x direct mode error interrupt flag (x=3..0)"}, {"start": 0, "size": 1, "name": "FEIF0", "description": "Stream x FIFO error interrupt flag (x=3..0)"}], "description": "low interrupt status register", "access": "read-only", "offset": 0, "size": 32}, {"reset": 0, "name": "HISR", "fields": [{"start": 27, "size": 1, "name": "TCIF7", "description": "Stream x transfer complete interrupt flag (x=7..4)"}, {"start": 26, "size": 1, "name": "HTIF7", "description": "Stream x half transfer interrupt flag (x=7..4)"}, {"start": 25, "size": 1, "name": "TEIF7", "description": "Stream x transfer error interrupt flag (x=7..4)"}, {"start": 24, "size": 1, "name": "DMEIF7", "description": "Stream x direct mode error interrupt flag (x=7..4)"}, {"start": 22, "size": 1, "name": "FEIF7", "description": "Stream x FIFO error interrupt flag (x=7..4)"}, {"start": 21, "size": 1, "name": "TCIF6", "description": "Stream x transfer complete interrupt flag (x=7..4)"}, {"start": 20, "size": 1, "name": "HTIF6", "description": "Stream x half transfer interrupt flag (x=7..4)"}, {"start": 19, "size": 1, "name": "TEIF6", "description": "Stream x transfer error interrupt flag (x=7..4)"}, {"start": 18, "size": 1, "name": "DMEIF6", "description": "Stream x direct mode error interrupt flag (x=7..4)"}, {"start": 16, "size": 1, "name": "FEIF6", "description": "Stream x FIFO error interrupt flag (x=7..4)"}, {"start": 11, "size": 1, "name": "TCIF5", "description": "Stream x transfer complete interrupt flag (x=7..4)"}, {"start": 10, "size": 1, "name": "HTIF5", "description": "Stream x half transfer interrupt flag (x=7..4)"}, {"start": 9, "size": 1, "name": "TEIF5", "description": "Stream x transfer error interrupt flag (x=7..4)"}, {"start": 8, "size": 1, "name": "DMEIF5", "description": "Stream x direct mode error interrupt flag (x=7..4)"}, {"start": 6, "size": 1, "name": "FEIF5", "description": "Stream x FIFO error interrupt flag (x=7..4)"}, {"start": 5, "size": 1, "name": "TCIF4", "description": "Stream x transfer complete interrupt flag (x=7..4)"}, {"start": 4, "size": 1, "name": "HTIF4", "description": "Stream x half transfer interrupt flag (x=7..4)"}, {"start": 3, "size": 1, "name": "TEIF4", "description": "Stream x transfer error interrupt flag (x=7..4)"}, {"start": 2, "size": 1, "name": "DMEIF4", "description": "Stream x direct mode error interrupt flag (x=7..4)"}, {"start": 0, "size": 1, "name": "FEIF4", "description": "Stream x FIFO error interrupt flag (x=7..4)"}], "description": "high interrupt status register", "access": "read-only", "offset": 4, "size": 32}, {"reset": 0, "name": "LIFCR", "fields": [{"start": 27, "size": 1, "name": "CTCIF3", "description": "Stream x clear transfer complete interrupt flag (x = 3..0)"}, {"start": 26, "size": 1, "name": "CHTIF3", "description": "Stream x clear half transfer interrupt flag (x = 3..0)"}, {"start": 25, "size": 1, "name": "CTEIF3", "description": "Stream x clear transfer error interrupt flag (x = 3..0)"}, {"start": 24, "size": 1, "name": "CDMEIF3", "description": "Stream x clear direct mode error interrupt flag (x = 3..0)"}, {"start": 22, "size": 1, "name": "CFEIF3", "description": "Stream x clear FIFO error interrupt flag (x = 3..0)"}, {"start": 21, "size": 1, "name": "CTCIF2", "description": "Stream x clear transfer complete interrupt flag (x = 3..0)"}, {"start": 20, "size": 1, "name": "CHTIF2", "description": "Stream x clear half transfer interrupt flag (x = 3..0)"}, {"start": 19, "size": 1, "name": "CTEIF2", "description": "Stream x clear transfer error interrupt flag (x = 3..0)"}, {"start": 18, "size": 1, "name": "CDMEIF2", "description": "Stream x clear direct mode error interrupt flag (x = 3..0)"}, {"start": 16, "size": 1, "name": "CFEIF2", "description": "Stream x clear FIFO error interrupt flag (x = 3..0)"}, {"start": 11, "size": 1, "name": "CTCIF1", "description": "Stream x clear transfer complete interrupt flag (x = 3..0)"}, {"start": 10, "size": 1, "name": "CHTIF1", "description": "Stream x clear half transfer interrupt flag (x = 3..0)"}, {"start": 9, "size": 1, "name": "CTEIF1", "description": "Stream x clear transfer error interrupt flag (x = 3..0)"}, {"start": 8, "size": 1, "name": "CDMEIF1", "description": "Stream x clear direct mode error interrupt flag (x = 3..0)"}, {"start": 6, "size": 1, "name": "CFEIF1", "description": "Stream x clear FIFO error interrupt flag (x = 3..0)"}, {"start": 5, "size": 1, "name": "CTCIF0", "description": "Stream x clear transfer complete interrupt flag (x = 3..0)"}, {"start": 4, "size": 1, "name": "CHTIF0", "description": "Stream x clear half transfer interrupt flag (x = 3..0)"}, {"start": 3, "size": 1, "name": "CTEIF0", "description": "Stream x clear transfer error interrupt flag (x = 3..0)"}, {"start": 2, "size": 1, "name": "CDMEIF0", "description": "Stream x clear direct mode error interrupt flag (x = 3..0)"}, {"start": 0, "size": 1, "name": "CFEIF0", "description": "Stream x clear FIFO error interrupt flag (x = 3..0)"}], "description": "low interrupt flag clear register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "HIFCR", "fields": [{"start": 27, "size": 1, "name": "CTCIF7", "description": "Stream x clear transfer complete interrupt flag (x = 7..4)"}, {"start": 26, "size": 1, "name": "CHTIF7", "description": "Stream x clear half transfer interrupt flag (x = 7..4)"}, {"start": 25, "size": 1, "name": "CTEIF7", "description": "Stream x clear transfer error interrupt flag (x = 7..4)"}, {"start": 24, "size": 1, "name": "CDMEIF7", "description": "Stream x clear direct mode error interrupt flag (x = 7..4)"}, {"start": 22, "size": 1, "name": "CFEIF7", "description": "Stream x clear FIFO error interrupt flag (x = 7..4)"}, {"start": 21, "size": 1, "name": "CTCIF6", "description": "Stream x clear transfer complete interrupt flag (x = 7..4)"}, {"start": 20, "size": 1, "name": "CHTIF6", "description": "Stream x clear half transfer interrupt flag (x = 7..4)"}, {"start": 19, "size": 1, "name": "CTEIF6", "description": "Stream x clear transfer error interrupt flag (x = 7..4)"}, {"start": 18, "size": 1, "name": "CDMEIF6", "description": "Stream x clear direct mode error interrupt flag (x = 7..4)"}, {"start": 16, "size": 1, "name": "CFEIF6", "description": "Stream x clear FIFO error interrupt flag (x = 7..4)"}, {"start": 11, "size": 1, "name": "CTCIF5", "description": "Stream x clear transfer complete interrupt flag (x = 7..4)"}, {"start": 10, "size": 1, "name": "CHTIF5", "description": "Stream x clear half transfer interrupt flag (x = 7..4)"}, {"start": 9, "size": 1, "name": "CTEIF5", "description": "Stream x clear transfer error interrupt flag (x = 7..4)"}, {"start": 8, "size": 1, "name": "CDMEIF5", "description": "Stream x clear direct mode error interrupt flag (x = 7..4)"}, {"start": 6, "size": 1, "name": "CFEIF5", "description": "Stream x clear FIFO error interrupt flag (x = 7..4)"}, {"start": 5, "size": 1, "name": "CTCIF4", "description": "Stream x clear transfer complete interrupt flag (x = 7..4)"}, {"start": 4, "size": 1, "name": "CHTIF4", "description": "Stream x clear half transfer interrupt flag (x = 7..4)"}, {"start": 3, "size": 1, "name": "CTEIF4", "description": "Stream x clear transfer error interrupt flag (x = 7..4)"}, {"start": 2, "size": 1, "name": "CDMEIF4", "description": "Stream x clear direct mode error interrupt flag (x = 7..4)"}, {"start": 0, "size": 1, "name": "CFEIF4", "description": "Stream x clear FIFO error interrupt flag (x = 7..4)"}], "description": "high interrupt flag clear register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "S0CR", "fields": [{"start": 25, "size": 3, "name": "CHSEL", "description": "Channel selection"}, {"start": 23, "size": 2, "name": "MBURST", "description": "Memory burst transfer configuration"}, {"start": 21, "size": 2, "name": "PBURST", "description": "Peripheral burst transfer configuration"}, {"start": 19, "size": 1, "name": "CT", "description": "Current target (only in double buffer mode)"}, {"start": 18, "size": 1, "name": "DBM", "description": "Double buffer mode"}, {"start": 16, "size": 2, "name": "PL", "description": "Priority level"}, {"start": 15, "size": 1, "name": "PINCOS", "description": "Peripheral increment offset size"}, {"start": 13, "size": 2, "name": "MSIZE", "description": "Memory data size"}, {"start": 11, "size": 2, "name": "PSIZE", "description": "Peripheral data size"}, {"start": 10, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 9, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 8, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 2, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "PFCTRL", "description": "Peripheral flow controller"}, {"start": 4, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 3, "size": 1, "name": "HTIE", "description": "Half transfer interrupt enable"}, {"start": 2, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 1, "size": 1, "name": "DMEIE", "description": "Direct mode error interrupt enable"}, {"start": 0, "size": 1, "name": "EN", "description": "Stream enable / flag stream ready when read low"}], "description": "stream x configuration register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "S0NDTR", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data items to transfer"}], "description": "stream x number of data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "S0PAR", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "stream x peripheral address register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "S0M0AR", "fields": [{"start": 0, "size": 32, "name": "M0A", "description": "Memory 0 address"}], "description": "stream x memory 0 address register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "S0M1AR", "fields": [{"start": 0, "size": 32, "name": "M1A", "description": "Memory 1 address (used in case of Double buffer mode)"}], "description": "stream x memory 1 address register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 33, "name": "S0FCR", "fields": [{"start": 7, "size": 1, "name": "FEIE", "description": "FIFO error interrupt enable"}, {"start": 3, "size": 3, "name": "FS", "description": "FIFO status"}, {"start": 2, "size": 1, "name": "DMDIS", "description": "Direct mode disable"}, {"start": 0, "size": 2, "name": "FTH", "description": "FIFO threshold selection"}], "description": "stream x FIFO control register", "access": "", "offset": 36, "size": 32}, {"reset": 0, "name": "S1CR", "fields": [{"start": 25, "size": 3, "name": "CHSEL", "description": "Channel selection"}, {"start": 23, "size": 2, "name": "MBURST", "description": "Memory burst transfer configuration"}, {"start": 21, "size": 2, "name": "PBURST", "description": "Peripheral burst transfer configuration"}, {"start": 20, "size": 1, "name": "ACK", "description": "ACK"}, {"start": 19, "size": 1, "name": "CT", "description": "Current target (only in double buffer mode)"}, {"start": 18, "size": 1, "name": "DBM", "description": "Double buffer mode"}, {"start": 16, "size": 2, "name": "PL", "description": "Priority level"}, {"start": 15, "size": 1, "name": "PINCOS", "description": "Peripheral increment offset size"}, {"start": 13, "size": 2, "name": "MSIZE", "description": "Memory data size"}, {"start": 11, "size": 2, "name": "PSIZE", "description": "Peripheral data size"}, {"start": 10, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 9, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 8, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 2, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "PFCTRL", "description": "Peripheral flow controller"}, {"start": 4, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 3, "size": 1, "name": "HTIE", "description": "Half transfer interrupt enable"}, {"start": 2, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 1, "size": 1, "name": "DMEIE", "description": "Direct mode error interrupt enable"}, {"start": 0, "size": 1, "name": "EN", "description": "Stream enable / flag stream ready when read low"}], "description": "stream x configuration register", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "S1NDTR", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data items to transfer"}], "description": "stream x number of data register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "S1PAR", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "stream x peripheral address register", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "S1M0AR", "fields": [{"start": 0, "size": 32, "name": "M0A", "description": "Memory 0 address"}], "description": "stream x memory 0 address register", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "S1M1AR", "fields": [{"start": 0, "size": 32, "name": "M1A", "description": "Memory 1 address (used in case of Double buffer mode)"}], "description": "stream x memory 1 address register", "access": "read-write", "offset": 56, "size": 32}, {"reset": 33, "name": "S1FCR", "fields": [{"start": 7, "size": 1, "name": "FEIE", "description": "FIFO error interrupt enable"}, {"start": 3, "size": 3, "name": "FS", "description": "FIFO status"}, {"start": 2, "size": 1, "name": "DMDIS", "description": "Direct mode disable"}, {"start": 0, "size": 2, "name": "FTH", "description": "FIFO threshold selection"}], "description": "stream x FIFO control register", "access": "", "offset": 60, "size": 32}, {"reset": 0, "name": "S2CR", "fields": [{"start": 25, "size": 3, "name": "CHSEL", "description": "Channel selection"}, {"start": 23, "size": 2, "name": "MBURST", "description": "Memory burst transfer configuration"}, {"start": 21, "size": 2, "name": "PBURST", "description": "Peripheral burst transfer configuration"}, {"start": 20, "size": 1, "name": "ACK", "description": "ACK"}, {"start": 19, "size": 1, "name": "CT", "description": "Current target (only in double buffer mode)"}, {"start": 18, "size": 1, "name": "DBM", "description": "Double buffer mode"}, {"start": 16, "size": 2, "name": "PL", "description": "Priority level"}, {"start": 15, "size": 1, "name": "PINCOS", "description": "Peripheral increment offset size"}, {"start": 13, "size": 2, "name": "MSIZE", "description": "Memory data size"}, {"start": 11, "size": 2, "name": "PSIZE", "description": "Peripheral data size"}, {"start": 10, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 9, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 8, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 2, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "PFCTRL", "description": "Peripheral flow controller"}, {"start": 4, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 3, "size": 1, "name": "HTIE", "description": "Half transfer interrupt enable"}, {"start": 2, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 1, "size": 1, "name": "DMEIE", "description": "Direct mode error interrupt enable"}, {"start": 0, "size": 1, "name": "EN", "description": "Stream enable / flag stream ready when read low"}], "description": "stream x configuration register", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "S2NDTR", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data items to transfer"}], "description": "stream x number of data register", "access": "read-write", "offset": 68, "size": 32}, {"reset": 0, "name": "S2PAR", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "stream x peripheral address register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "S2M0AR", "fields": [{"start": 0, "size": 32, "name": "M0A", "description": "Memory 0 address"}], "description": "stream x memory 0 address register", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "S2M1AR", "fields": [{"start": 0, "size": 32, "name": "M1A", "description": "Memory 1 address (used in case of Double buffer mode)"}], "description": "stream x memory 1 address register", "access": "read-write", "offset": 80, "size": 32}, {"reset": 33, "name": "S2FCR", "fields": [{"start": 7, "size": 1, "name": "FEIE", "description": "FIFO error interrupt enable"}, {"start": 3, "size": 3, "name": "FS", "description": "FIFO status"}, {"start": 2, "size": 1, "name": "DMDIS", "description": "Direct mode disable"}, {"start": 0, "size": 2, "name": "FTH", "description": "FIFO threshold selection"}], "description": "stream x FIFO control register", "access": "", "offset": 84, "size": 32}, {"reset": 0, "name": "S3CR", "fields": [{"start": 25, "size": 3, "name": "CHSEL", "description": "Channel selection"}, {"start": 23, "size": 2, "name": "MBURST", "description": "Memory burst transfer configuration"}, {"start": 21, "size": 2, "name": "PBURST", "description": "Peripheral burst transfer configuration"}, {"start": 20, "size": 1, "name": "ACK", "description": "ACK"}, {"start": 19, "size": 1, "name": "CT", "description": "Current target (only in double buffer mode)"}, {"start": 18, "size": 1, "name": "DBM", "description": "Double buffer mode"}, {"start": 16, "size": 2, "name": "PL", "description": "Priority level"}, {"start": 15, "size": 1, "name": "PINCOS", "description": "Peripheral increment offset size"}, {"start": 13, "size": 2, "name": "MSIZE", "description": "Memory data size"}, {"start": 11, "size": 2, "name": "PSIZE", "description": "Peripheral data size"}, {"start": 10, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 9, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 8, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 2, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "PFCTRL", "description": "Peripheral flow controller"}, {"start": 4, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 3, "size": 1, "name": "HTIE", "description": "Half transfer interrupt enable"}, {"start": 2, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 1, "size": 1, "name": "DMEIE", "description": "Direct mode error interrupt enable"}, {"start": 0, "size": 1, "name": "EN", "description": "Stream enable / flag stream ready when read low"}], "description": "stream x configuration register", "access": "read-write", "offset": 88, "size": 32}, {"reset": 0, "name": "S3NDTR", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data items to transfer"}], "description": "stream x number of data register", "access": "read-write", "offset": 92, "size": 32}, {"reset": 0, "name": "S3PAR", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "stream x peripheral address register", "access": "read-write", "offset": 96, "size": 32}, {"reset": 0, "name": "S3M0AR", "fields": [{"start": 0, "size": 32, "name": "M0A", "description": "Memory 0 address"}], "description": "stream x memory 0 address register", "access": "read-write", "offset": 100, "size": 32}, {"reset": 0, "name": "S3M1AR", "fields": [{"start": 0, "size": 32, "name": "M1A", "description": "Memory 1 address (used in case of Double buffer mode)"}], "description": "stream x memory 1 address register", "access": "read-write", "offset": 104, "size": 32}, {"reset": 33, "name": "S3FCR", "fields": [{"start": 7, "size": 1, "name": "FEIE", "description": "FIFO error interrupt enable"}, {"start": 3, "size": 3, "name": "FS", "description": "FIFO status"}, {"start": 2, "size": 1, "name": "DMDIS", "description": "Direct mode disable"}, {"start": 0, "size": 2, "name": "FTH", "description": "FIFO threshold selection"}], "description": "stream x FIFO control register", "access": "", "offset": 108, "size": 32}, {"reset": 0, "name": "S4CR", "fields": [{"start": 25, "size": 3, "name": "CHSEL", "description": "Channel selection"}, {"start": 23, "size": 2, "name": "MBURST", "description": "Memory burst transfer configuration"}, {"start": 21, "size": 2, "name": "PBURST", "description": "Peripheral burst transfer configuration"}, {"start": 20, "size": 1, "name": "ACK", "description": "ACK"}, {"start": 19, "size": 1, "name": "CT", "description": "Current target (only in double buffer mode)"}, {"start": 18, "size": 1, "name": "DBM", "description": "Double buffer mode"}, {"start": 16, "size": 2, "name": "PL", "description": "Priority level"}, {"start": 15, "size": 1, "name": "PINCOS", "description": "Peripheral increment offset size"}, {"start": 13, "size": 2, "name": "MSIZE", "description": "Memory data size"}, {"start": 11, "size": 2, "name": "PSIZE", "description": "Peripheral data size"}, {"start": 10, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 9, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 8, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 2, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "PFCTRL", "description": "Peripheral flow controller"}, {"start": 4, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 3, "size": 1, "name": "HTIE", "description": "Half transfer interrupt enable"}, {"start": 2, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 1, "size": 1, "name": "DMEIE", "description": "Direct mode error interrupt enable"}, {"start": 0, "size": 1, "name": "EN", "description": "Stream enable / flag stream ready when read low"}], "description": "stream x configuration register", "access": "read-write", "offset": 112, "size": 32}, {"reset": 0, "name": "S4NDTR", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data items to transfer"}], "description": "stream x number of data register", "access": "read-write", "offset": 116, "size": 32}, {"reset": 0, "name": "S4PAR", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "stream x peripheral address register", "access": "read-write", "offset": 120, "size": 32}, {"reset": 0, "name": "S4M0AR", "fields": [{"start": 0, "size": 32, "name": "M0A", "description": "Memory 0 address"}], "description": "stream x memory 0 address register", "access": "read-write", "offset": 124, "size": 32}, {"reset": 0, "name": "S4M1AR", "fields": [{"start": 0, "size": 32, "name": "M1A", "description": "Memory 1 address (used in case of Double buffer mode)"}], "description": "stream x memory 1 address register", "access": "read-write", "offset": 128, "size": 32}, {"reset": 33, "name": "S4FCR", "fields": [{"start": 7, "size": 1, "name": "FEIE", "description": "FIFO error interrupt enable"}, {"start": 3, "size": 3, "name": "FS", "description": "FIFO status"}, {"start": 2, "size": 1, "name": "DMDIS", "description": "Direct mode disable"}, {"start": 0, "size": 2, "name": "FTH", "description": "FIFO threshold selection"}], "description": "stream x FIFO control register", "access": "", "offset": 132, "size": 32}, {"reset": 0, "name": "S5CR", "fields": [{"start": 25, "size": 3, "name": "CHSEL", "description": "Channel selection"}, {"start": 23, "size": 2, "name": "MBURST", "description": "Memory burst transfer configuration"}, {"start": 21, "size": 2, "name": "PBURST", "description": "Peripheral burst transfer configuration"}, {"start": 20, "size": 1, "name": "ACK", "description": "ACK"}, {"start": 19, "size": 1, "name": "CT", "description": "Current target (only in double buffer mode)"}, {"start": 18, "size": 1, "name": "DBM", "description": "Double buffer mode"}, {"start": 16, "size": 2, "name": "PL", "description": "Priority level"}, {"start": 15, "size": 1, "name": "PINCOS", "description": "Peripheral increment offset size"}, {"start": 13, "size": 2, "name": "MSIZE", "description": "Memory data size"}, {"start": 11, "size": 2, "name": "PSIZE", "description": "Peripheral data size"}, {"start": 10, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 9, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 8, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 2, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "PFCTRL", "description": "Peripheral flow controller"}, {"start": 4, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 3, "size": 1, "name": "HTIE", "description": "Half transfer interrupt enable"}, {"start": 2, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 1, "size": 1, "name": "DMEIE", "description": "Direct mode error interrupt enable"}, {"start": 0, "size": 1, "name": "EN", "description": "Stream enable / flag stream ready when read low"}], "description": "stream x configuration register", "access": "read-write", "offset": 136, "size": 32}, {"reset": 0, "name": "S5NDTR", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data items to transfer"}], "description": "stream x number of data register", "access": "read-write", "offset": 140, "size": 32}, {"reset": 0, "name": "S5PAR", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "stream x peripheral address register", "access": "read-write", "offset": 144, "size": 32}, {"reset": 0, "name": "S5M0AR", "fields": [{"start": 0, "size": 32, "name": "M0A", "description": "Memory 0 address"}], "description": "stream x memory 0 address register", "access": "read-write", "offset": 148, "size": 32}, {"reset": 0, "name": "S5M1AR", "fields": [{"start": 0, "size": 32, "name": "M1A", "description": "Memory 1 address (used in case of Double buffer mode)"}], "description": "stream x memory 1 address register", "access": "read-write", "offset": 152, "size": 32}, {"reset": 33, "name": "S5FCR", "fields": [{"start": 7, "size": 1, "name": "FEIE", "description": "FIFO error interrupt enable"}, {"start": 3, "size": 3, "name": "FS", "description": "FIFO status"}, {"start": 2, "size": 1, "name": "DMDIS", "description": "Direct mode disable"}, {"start": 0, "size": 2, "name": "FTH", "description": "FIFO threshold selection"}], "description": "stream x FIFO control register", "access": "", "offset": 156, "size": 32}, {"reset": 0, "name": "S6CR", "fields": [{"start": 25, "size": 3, "name": "CHSEL", "description": "Channel selection"}, {"start": 23, "size": 2, "name": "MBURST", "description": "Memory burst transfer configuration"}, {"start": 21, "size": 2, "name": "PBURST", "description": "Peripheral burst transfer configuration"}, {"start": 20, "size": 1, "name": "ACK", "description": "ACK"}, {"start": 19, "size": 1, "name": "CT", "description": "Current target (only in double buffer mode)"}, {"start": 18, "size": 1, "name": "DBM", "description": "Double buffer mode"}, {"start": 16, "size": 2, "name": "PL", "description": "Priority level"}, {"start": 15, "size": 1, "name": "PINCOS", "description": "Peripheral increment offset size"}, {"start": 13, "size": 2, "name": "MSIZE", "description": "Memory data size"}, {"start": 11, "size": 2, "name": "PSIZE", "description": "Peripheral data size"}, {"start": 10, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 9, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 8, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 2, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "PFCTRL", "description": "Peripheral flow controller"}, {"start": 4, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 3, "size": 1, "name": "HTIE", "description": "Half transfer interrupt enable"}, {"start": 2, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 1, "size": 1, "name": "DMEIE", "description": "Direct mode error interrupt enable"}, {"start": 0, "size": 1, "name": "EN", "description": "Stream enable / flag stream ready when read low"}], "description": "stream x configuration register", "access": "read-write", "offset": 160, "size": 32}, {"reset": 0, "name": "S6NDTR", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data items to transfer"}], "description": "stream x number of data register", "access": "read-write", "offset": 164, "size": 32}, {"reset": 0, "name": "S6PAR", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "stream x peripheral address register", "access": "read-write", "offset": 168, "size": 32}, {"reset": 0, "name": "S6M0AR", "fields": [{"start": 0, "size": 32, "name": "M0A", "description": "Memory 0 address"}], "description": "stream x memory 0 address register", "access": "read-write", "offset": 172, "size": 32}, {"reset": 0, "name": "S6M1AR", "fields": [{"start": 0, "size": 32, "name": "M1A", "description": "Memory 1 address (used in case of Double buffer mode)"}], "description": "stream x memory 1 address register", "access": "read-write", "offset": 176, "size": 32}, {"reset": 33, "name": "S6FCR", "fields": [{"start": 7, "size": 1, "name": "FEIE", "description": "FIFO error interrupt enable"}, {"start": 3, "size": 3, "name": "FS", "description": "FIFO status"}, {"start": 2, "size": 1, "name": "DMDIS", "description": "Direct mode disable"}, {"start": 0, "size": 2, "name": "FTH", "description": "FIFO threshold selection"}], "description": "stream x FIFO control register", "access": "", "offset": 180, "size": 32}, {"reset": 0, "name": "S7CR", "fields": [{"start": 25, "size": 3, "name": "CHSEL", "description": "Channel selection"}, {"start": 23, "size": 2, "name": "MBURST", "description": "Memory burst transfer configuration"}, {"start": 21, "size": 2, "name": "PBURST", "description": "Peripheral burst transfer configuration"}, {"start": 20, "size": 1, "name": "ACK", "description": "ACK"}, {"start": 19, "size": 1, "name": "CT", "description": "Current target (only in double buffer mode)"}, {"start": 18, "size": 1, "name": "DBM", "description": "Double buffer mode"}, {"start": 16, "size": 2, "name": "PL", "description": "Priority level"}, {"start": 15, "size": 1, "name": "PINCOS", "description": "Peripheral increment offset size"}, {"start": 13, "size": 2, "name": "MSIZE", "description": "Memory data size"}, {"start": 11, "size": 2, "name": "PSIZE", "description": "Peripheral data size"}, {"start": 10, "size": 1, "name": "MINC", "description": "Memory increment mode"}, {"start": 9, "size": 1, "name": "PINC", "description": "Peripheral increment mode"}, {"start": 8, "size": 1, "name": "CIRC", "description": "Circular mode"}, {"start": 6, "size": 2, "name": "DIR", "description": "Data transfer direction"}, {"start": 5, "size": 1, "name": "PFCTRL", "description": "Peripheral flow controller"}, {"start": 4, "size": 1, "name": "TCIE", "description": "Transfer complete interrupt enable"}, {"start": 3, "size": 1, "name": "HTIE", "description": "Half transfer interrupt enable"}, {"start": 2, "size": 1, "name": "TEIE", "description": "Transfer error interrupt enable"}, {"start": 1, "size": 1, "name": "DMEIE", "description": "Direct mode error interrupt enable"}, {"start": 0, "size": 1, "name": "EN", "description": "Stream enable / flag stream ready when read low"}], "description": "stream x configuration register", "access": "read-write", "offset": 184, "size": 32}, {"reset": 0, "name": "S7NDTR", "fields": [{"start": 0, "size": 16, "name": "NDT", "description": "Number of data items to transfer"}], "description": "stream x number of data register", "access": "read-write", "offset": 188, "size": 32}, {"reset": 0, "name": "S7PAR", "fields": [{"start": 0, "size": 32, "name": "PA", "description": "Peripheral address"}], "description": "stream x peripheral address register", "access": "read-write", "offset": 192, "size": 32}, {"reset": 0, "name": "S7M0AR", "fields": [{"start": 0, "size": 32, "name": "M0A", "description": "Memory 0 address"}], "description": "stream x memory 0 address register", "access": "read-write", "offset": 196, "size": 32}, {"reset": 0, "name": "S7M1AR", "fields": [{"start": 0, "size": 32, "name": "M1A", "description": "Memory 1 address (used in case of Double buffer mode)"}], "description": "stream x memory 1 address register", "access": "read-write", "offset": 200, "size": 32}, {"reset": 33, "name": "S7FCR", "fields": [{"start": 7, "size": 1, "name": "FEIE", "description": "FIFO error interrupt enable"}, {"start": 3, "size": 3, "name": "FS", "description": "FIFO status"}, {"start": 2, "size": 1, "name": "DMDIS", "description": "Direct mode disable"}, {"start": 0, "size": 2, "name": "FTH", "description": "FIFO threshold selection"}], "description": "stream x FIFO control register", "access": "", "offset": 204, "size": 32}], "base": 1073897472, "description": "DMA controller"}, {"group": "RCC", "name": "RCC", "interrupts": [{"name": "RCC", "value": 5, "description": "RCC global interrupt"}], "registers": [{"reset": 131, "name": "CR", "fields": [{"start": 27, "size": 1, "name": "PLLI2SRDY", "description": "PLLI2S clock ready flag"}, {"start": 26, "size": 1, "name": "PLLI2SON", "description": "PLLI2S enable"}, {"start": 25, "size": 1, "name": "PLLRDY", "description": "Main PLL (PLL) clock ready flag"}, {"start": 24, "size": 1, "name": "PLLON", "description": "Main PLL (PLL) enable"}, {"start": 19, "size": 1, "name": "CSSON", "description": "Clock security system enable"}, {"start": 18, "size": 1, "name": "HSEBYP", "description": "HSE clock bypass"}, {"start": 17, "size": 1, "name": "HSERDY", "description": "HSE clock ready flag"}, {"start": 16, "size": 1, "name": "HSEON", "description": "HSE clock enable"}, {"start": 8, "size": 8, "name": "HSICAL", "description": "Internal high-speed clock calibration"}, {"start": 3, "size": 5, "name": "HSITRIM", "description": "Internal high-speed clock trimming"}, {"start": 1, "size": 1, "name": "HSIRDY", "description": "Internal high-speed clock ready flag"}, {"start": 0, "size": 1, "name": "HSION", "description": "Internal high-speed clock enable"}], "description": "clock control register", "access": "", "offset": 0, "size": 32}, {"reset": 603992080, "name": "PLLCFGR", "fields": [{"start": 27, "size": 1, "name": "PLLQ3", "description": "Main PLL (PLL) division factor for USB OTG FS, SDIO and random number generator clocks"}, {"start": 26, "size": 1, "name": "PLLQ2", "description": "Main PLL (PLL) division factor for USB OTG FS, SDIO and random number generator clocks"}, {"start": 25, "size": 1, "name": "PLLQ1", "description": "Main PLL (PLL) division factor for USB OTG FS, SDIO and random number generator clocks"}, {"start": 24, "size": 1, "name": "PLLQ0", "description": "Main PLL (PLL) division factor for USB OTG FS, SDIO and random number generator clocks"}, {"start": 22, "size": 1, "name": "PLLSRC", "description": "Main PLL(PLL) and audio PLL (PLLI2S) entry clock source"}, {"start": 17, "size": 1, "name": "PLLP1", "description": "Main PLL (PLL) division factor for main system clock"}, {"start": 16, "size": 1, "name": "PLLP0", "description": "Main PLL (PLL) division factor for main system clock"}, {"start": 14, "size": 1, "name": "PLLN8", "description": "Main PLL (PLL) multiplication factor for VCO"}, {"start": 13, "size": 1, "name": "PLLN7", "description": "Main PLL (PLL) multiplication factor for VCO"}, {"start": 12, "size": 1, "name": "PLLN6", "description": "Main PLL (PLL) multiplication factor for VCO"}, {"start": 11, "size": 1, "name": "PLLN5", "description": "Main PLL (PLL) multiplication factor for VCO"}, {"start": 10, "size": 1, "name": "PLLN4", "description": "Main PLL (PLL) multiplication factor for VCO"}, {"start": 9, "size": 1, "name": "PLLN3", "description": "Main PLL (PLL) multiplication factor for VCO"}, {"start": 8, "size": 1, "name": "PLLN2", "description": "Main PLL (PLL) multiplication factor for VCO"}, {"start": 7, "size": 1, "name": "PLLN1", "description": "Main PLL (PLL) multiplication factor for VCO"}, {"start": 6, "size": 1, "name": "PLLN0", "description": "Main PLL (PLL) multiplication factor for VCO"}, {"start": 5, "size": 1, "name": "PLLM5", "description": "Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock"}, {"start": 4, "size": 1, "name": "PLLM4", "description": "Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock"}, {"start": 3, "size": 1, "name": "PLLM3", "description": "Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock"}, {"start": 2, "size": 1, "name": "PLLM2", "description": "Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock"}, {"start": 1, "size": 1, "name": "PLLM1", "description": "Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock"}, {"start": 0, "size": 1, "name": "PLLM0", "description": "Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock"}], "description": "PLL configuration register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CFGR", "fields": [{"start": 30, "size": 2, "name": "MCO2", "description": "Microcontroller clock output 2"}, {"start": 27, "size": 3, "name": "MCO2PRE", "description": "MCO2 prescaler"}, {"start": 24, "size": 3, "name": "MCO1PRE", "description": "MCO1 prescaler"}, {"start": 23, "size": 1, "name": "I2SSRC", "description": "I2S clock selection"}, {"start": 21, "size": 2, "name": "MCO1", "description": "Microcontroller clock output 1"}, {"start": 16, "size": 5, "name": "RTCPRE", "description": "HSE division factor for RTC clock"}, {"start": 13, "size": 3, "name": "PPRE2", "description": "APB high-speed prescaler (APB2)"}, {"start": 10, "size": 3, "name": "PPRE1", "description": "APB Low speed prescaler (APB1)"}, {"start": 4, "size": 4, "name": "HPRE", "description": "AHB prescaler"}, {"start": 3, "size": 1, "name": "SWS1", "description": "System clock switch status"}, {"start": 2, "size": 1, "name": "SWS0", "description": "System clock switch status"}, {"start": 1, "size": 1, "name": "SW1", "description": "System clock switch"}, {"start": 0, "size": 1, "name": "SW0", "description": "System clock switch"}], "description": "clock configuration register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "CIR", "fields": [{"start": 23, "size": 1, "name": "CSSC", "description": "Clock security system interrupt clear"}, {"start": 21, "size": 1, "name": "PLLI2SRDYC", "description": "PLLI2S ready interrupt clear"}, {"start": 20, "size": 1, "name": "PLLRDYC", "description": "Main PLL(PLL) ready interrupt clear"}, {"start": 19, "size": 1, "name": "HSERDYC", "description": "HSE ready interrupt clear"}, {"start": 18, "size": 1, "name": "HSIRDYC", "description": "HSI ready interrupt clear"}, {"start": 17, "size": 1, "name": "LSERDYC", "description": "LSE ready interrupt clear"}, {"start": 16, "size": 1, "name": "LSIRDYC", "description": "LSI ready interrupt clear"}, {"start": 13, "size": 1, "name": "PLLI2SRDYIE", "description": "PLLI2S ready interrupt enable"}, {"start": 12, "size": 1, "name": "PLLRDYIE", "description": "Main PLL (PLL) ready interrupt enable"}, {"start": 11, "size": 1, "name": "HSERDYIE", "description": "HSE ready interrupt enable"}, {"start": 10, "size": 1, "name": "HSIRDYIE", "description": "HSI ready interrupt enable"}, {"start": 9, "size": 1, "name": "LSERDYIE", "description": "LSE ready interrupt enable"}, {"start": 8, "size": 1, "name": "LSIRDYIE", "description": "LSI ready interrupt enable"}, {"start": 7, "size": 1, "name": "CSSF", "description": "Clock security system interrupt flag"}, {"start": 5, "size": 1, "name": "PLLI2SRDYF", "description": "PLLI2S ready interrupt flag"}, {"start": 4, "size": 1, "name": "PLLRDYF", "description": "Main PLL (PLL) ready interrupt flag"}, {"start": 3, "size": 1, "name": "HSERDYF", "description": "HSE ready interrupt flag"}, {"start": 2, "size": 1, "name": "HSIRDYF", "description": "HSI ready interrupt flag"}, {"start": 1, "size": 1, "name": "LSERDYF", "description": "LSE ready interrupt flag"}, {"start": 0, "size": 1, "name": "LSIRDYF", "description": "LSI ready interrupt flag"}], "description": "clock interrupt register", "access": "", "offset": 12, "size": 32}, {"reset": 0, "name": "AHB1RSTR", "fields": [{"start": 29, "size": 1, "name": "OTGHSRST", "description": "USB OTG HS module reset"}, {"start": 25, "size": 1, "name": "ETHMACRST", "description": "Ethernet MAC reset"}, {"start": 22, "size": 1, "name": "DMA2RST", "description": "DMA2 reset"}, {"start": 21, "size": 1, "name": "DMA1RST", "description": "DMA2 reset"}, {"start": 12, "size": 1, "name": "CRCRST", "description": "CRC reset"}, {"start": 8, "size": 1, "name": "GPIOIRST", "description": "IO port I reset"}, {"start": 7, "size": 1, "name": "GPIOHRST", "description": "IO port H reset"}, {"start": 6, "size": 1, "name": "GPIOGRST", "description": "IO port G reset"}, {"start": 5, "size": 1, "name": "GPIOFRST", "description": "IO port F reset"}, {"start": 4, "size": 1, "name": "GPIOERST", "description": "IO port E reset"}, {"start": 3, "size": 1, "name": "GPIODRST", "description": "IO port D reset"}, {"start": 2, "size": 1, "name": "GPIOCRST", "description": "IO port C reset"}, {"start": 1, "size": 1, "name": "GPIOBRST", "description": "IO port B reset"}, {"start": 0, "size": 1, "name": "GPIOARST", "description": "IO port A reset"}], "description": "AHB1 peripheral reset register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "AHB2RSTR", "fields": [{"start": 7, "size": 1, "name": "OTGFSRST", "description": "USB OTG FS module reset"}, {"start": 6, "size": 1, "name": "RNGRST", "description": "Random number generator module reset"}, {"start": 0, "size": 1, "name": "DCMIRST", "description": "Camera interface reset"}], "description": "AHB2 peripheral reset register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "AHB3RSTR", "fields": [{"start": 0, "size": 1, "name": "FSMCRST", "description": "Flexible static memory controller module reset"}], "description": "AHB3 peripheral reset register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "APB1RSTR", "fields": [{"start": 29, "size": 1, "name": "DACRST", "description": "DAC reset"}, {"start": 28, "size": 1, "name": "PWRRST", "description": "Power interface reset"}, {"start": 26, "size": 1, "name": "CAN2RST", "description": "CAN2 reset"}, {"start": 25, "size": 1, "name": "CAN1RST", "description": "CAN1 reset"}, {"start": 23, "size": 1, "name": "I2C3RST", "description": "I2C3 reset"}, {"start": 22, "size": 1, "name": "I2C2RST", "description": "I2C 2 reset"}, {"start": 21, "size": 1, "name": "I2C1RST", "description": "I2C 1 reset"}, {"start": 20, "size": 1, "name": "UART5RST", "description": "USART 5 reset"}, {"start": 19, "size": 1, "name": "UART4RST", "description": "USART 4 reset"}, {"start": 18, "size": 1, "name": "UART3RST", "description": "USART 3 reset"}, {"start": 17, "size": 1, "name": "UART2RST", "description": "USART 2 reset"}, {"start": 15, "size": 1, "name": "SPI3RST", "description": "SPI 3 reset"}, {"start": 14, "size": 1, "name": "SPI2RST", "description": "SPI 2 reset"}, {"start": 11, "size": 1, "name": "WWDGRST", "description": "Window watchdog reset"}, {"start": 8, "size": 1, "name": "TIM14RST", "description": "TIM14 reset"}, {"start": 7, "size": 1, "name": "TIM13RST", "description": "TIM13 reset"}, {"start": 6, "size": 1, "name": "TIM12RST", "description": "TIM12 reset"}, {"start": 5, "size": 1, "name": "TIM7RST", "description": "TIM7 reset"}, {"start": 4, "size": 1, "name": "TIM6RST", "description": "TIM6 reset"}, {"start": 3, "size": 1, "name": "TIM5RST", "description": "TIM5 reset"}, {"start": 2, "size": 1, "name": "TIM4RST", "description": "TIM4 reset"}, {"start": 1, "size": 1, "name": "TIM3RST", "description": "TIM3 reset"}, {"start": 0, "size": 1, "name": "TIM2RST", "description": "TIM2 reset"}], "description": "APB1 peripheral reset register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "APB2RSTR", "fields": [{"start": 18, "size": 1, "name": "TIM11RST", "description": "TIM11 reset"}, {"start": 17, "size": 1, "name": "TIM10RST", "description": "TIM10 reset"}, {"start": 16, "size": 1, "name": "TIM9RST", "description": "TIM9 reset"}, {"start": 14, "size": 1, "name": "SYSCFGRST", "description": "System configuration controller reset"}, {"start": 12, "size": 1, "name": "SPI1RST", "description": "SPI 1 reset"}, {"start": 11, "size": 1, "name": "SDIORST", "description": "SDIO reset"}, {"start": 8, "size": 1, "name": "ADCRST", "description": "ADC interface reset (common to all ADCs)"}, {"start": 5, "size": 1, "name": "USART6RST", "description": "USART6 reset"}, {"start": 4, "size": 1, "name": "USART1RST", "description": "USART1 reset"}, {"start": 1, "size": 1, "name": "TIM8RST", "description": "TIM8 reset"}, {"start": 0, "size": 1, "name": "TIM1RST", "description": "TIM1 reset"}], "description": "APB2 peripheral reset register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 1048576, "name": "AHB1ENR", "fields": [{"start": 30, "size": 1, "name": "OTGHSULPIEN", "description": "USB OTG HSULPI clock enable"}, {"start": 29, "size": 1, "name": "OTGHSEN", "description": "USB OTG HS clock enable"}, {"start": 28, "size": 1, "name": "ETHMACPTPEN", "description": "Ethernet PTP clock enable"}, {"start": 27, "size": 1, "name": "ETHMACRXEN", "description": "Ethernet Reception clock enable"}, {"start": 26, "size": 1, "name": "ETHMACTXEN", "description": "Ethernet Transmission clock enable"}, {"start": 25, "size": 1, "name": "ETHMACEN", "description": "Ethernet MAC clock enable"}, {"start": 22, "size": 1, "name": "DMA2EN", "description": "DMA2 clock enable"}, {"start": 21, "size": 1, "name": "DMA1EN", "description": "DMA1 clock enable"}, {"start": 18, "size": 1, "name": "BKPSRAMEN", "description": "Backup SRAM interface clock enable"}, {"start": 12, "size": 1, "name": "CRCEN", "description": "CRC clock enable"}, {"start": 8, "size": 1, "name": "GPIOIEN", "description": "IO port I clock enable"}, {"start": 7, "size": 1, "name": "GPIOHEN", "description": "IO port H clock enable"}, {"start": 6, "size": 1, "name": "GPIOGEN", "description": "IO port G clock enable"}, {"start": 5, "size": 1, "name": "GPIOFEN", "description": "IO port F clock enable"}, {"start": 4, "size": 1, "name": "GPIOEEN", "description": "IO port E clock enable"}, {"start": 3, "size": 1, "name": "GPIODEN", "description": "IO port D clock enable"}, {"start": 2, "size": 1, "name": "GPIOCEN", "description": "IO port C clock enable"}, {"start": 1, "size": 1, "name": "GPIOBEN", "description": "IO port B clock enable"}, {"start": 0, "size": 1, "name": "GPIOAEN", "description": "IO port A clock enable"}], "description": "AHB1 peripheral clock register", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "AHB2ENR", "fields": [{"start": 7, "size": 1, "name": "OTGFSEN", "description": "USB OTG FS clock enable"}, {"start": 6, "size": 1, "name": "RNGEN", "description": "Random number generator clock enable"}, {"start": 0, "size": 1, "name": "DCMIEN", "description": "Camera interface enable"}], "description": "AHB2 peripheral clock enable register", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "AHB3ENR", "fields": [{"start": 0, "size": 1, "name": "FSMCEN", "description": "Flexible static memory controller module clock enable"}], "description": "AHB3 peripheral clock enable register", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "APB1ENR", "fields": [{"start": 29, "size": 1, "name": "DACEN", "description": "DAC interface clock enable"}, {"start": 28, "size": 1, "name": "PWREN", "description": "Power interface clock enable"}, {"start": 26, "size": 1, "name": "CAN2EN", "description": "CAN 2 clock enable"}, {"start": 25, "size": 1, "name": "CAN1EN", "description": "CAN 1 clock enable"}, {"start": 23, "size": 1, "name": "I2C3EN", "description": "I2C3 clock enable"}, {"start": 22, "size": 1, "name": "I2C2EN", "description": "I2C2 clock enable"}, {"start": 21, "size": 1, "name": "I2C1EN", "description": "I2C1 clock enable"}, {"start": 20, "size": 1, "name": "UART5EN", "description": "UART5 clock enable"}, {"start": 19, "size": 1, "name": "UART4EN", "description": "UART4 clock enable"}, {"start": 18, "size": 1, "name": "USART3EN", "description": "USART3 clock enable"}, {"start": 17, "size": 1, "name": "USART2EN", "description": "USART 2 clock enable"}, {"start": 15, "size": 1, "name": "SPI3EN", "description": "SPI3 clock enable"}, {"start": 14, "size": 1, "name": "SPI2EN", "description": "SPI2 clock enable"}, {"start": 11, "size": 1, "name": "WWDGEN", "description": "Window watchdog clock enable"}, {"start": 8, "size": 1, "name": "TIM14EN", "description": "TIM14 clock enable"}, {"start": 7, "size": 1, "name": "TIM13EN", "description": "TIM13 clock enable"}, {"start": 6, "size": 1, "name": "TIM12EN", "description": "TIM12 clock enable"}, {"start": 5, "size": 1, "name": "TIM7EN", "description": "TIM7 clock enable"}, {"start": 4, "size": 1, "name": "TIM6EN", "description": "TIM6 clock enable"}, {"start": 3, "size": 1, "name": "TIM5EN", "description": "TIM5 clock enable"}, {"start": 2, "size": 1, "name": "TIM4EN", "description": "TIM4 clock enable"}, {"start": 1, "size": 1, "name": "TIM3EN", "description": "TIM3 clock enable"}, {"start": 0, "size": 1, "name": "TIM2EN", "description": "TIM2 clock enable"}], "description": "APB1 peripheral clock enable register", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "APB2ENR", "fields": [{"start": 18, "size": 1, "name": "TIM11EN", "description": "TIM11 clock enable"}, {"start": 17, "size": 1, "name": "TIM10EN", "description": "TIM10 clock enable"}, {"start": 16, "size": 1, "name": "TIM9EN", "description": "TIM9 clock enable"}, {"start": 14, "size": 1, "name": "SYSCFGEN", "description": "System configuration controller clock enable"}, {"start": 12, "size": 1, "name": "SPI1EN", "description": "SPI1 clock enable"}, {"start": 11, "size": 1, "name": "SDIOEN", "description": "SDIO clock enable"}, {"start": 10, "size": 1, "name": "ADC3EN", "description": "ADC3 clock enable"}, {"start": 9, "size": 1, "name": "ADC2EN", "description": "ADC2 clock enable"}, {"start": 8, "size": 1, "name": "ADC1EN", "description": "ADC1 clock enable"}, {"start": 5, "size": 1, "name": "USART6EN", "description": "USART6 clock enable"}, {"start": 4, "size": 1, "name": "USART1EN", "description": "USART1 clock enable"}, {"start": 1, "size": 1, "name": "TIM8EN", "description": "TIM8 clock enable"}, {"start": 0, "size": 1, "name": "TIM1EN", "description": "TIM1 clock enable"}], "description": "APB2 peripheral clock enable register", "access": "read-write", "offset": 68, "size": 32}, {"reset": 2120716799, "name": "AHB1LPENR", "fields": [{"start": 30, "size": 1, "name": "OTGHSULPILPEN", "description": "USB OTG HS ULPI clock enable during Sleep mode"}, {"start": 29, "size": 1, "name": "OTGHSLPEN", "description": "USB OTG HS clock enable during Sleep mode"}, {"start": 28, "size": 1, "name": "ETHMACPTPLPEN", "description": "Ethernet PTP clock enable during Sleep mode"}, {"start": 27, "size": 1, "name": "ETHMACRXLPEN", "description": "Ethernet reception clock enable during Sleep mode"}, {"start": 26, "size": 1, "name": "ETHMACTXLPEN", "description": "Ethernet transmission clock enable during Sleep mode"}, {"start": 25, "size": 1, "name": "ETHMACLPEN", "description": "Ethernet MAC clock enable during Sleep mode"}, {"start": 22, "size": 1, "name": "DMA2LPEN", "description": "DMA2 clock enable during Sleep mode"}, {"start": 21, "size": 1, "name": "DMA1LPEN", "description": "DMA1 clock enable during Sleep mode"}, {"start": 18, "size": 1, "name": "BKPSRAMLPEN", "description": "Backup SRAM interface clock enable during Sleep mode"}, {"start": 17, "size": 1, "name": "SRAM2LPEN", "description": "SRAM 2 interface clock enable during Sleep mode"}, {"start": 16, "size": 1, "name": "SRAM1LPEN", "description": "SRAM 1interface clock enable during Sleep mode"}, {"start": 15, "size": 1, "name": "FLITFLPEN", "description": "Flash interface clock enable during Sleep mode"}, {"start": 12, "size": 1, "name": "CRCLPEN", "description": "CRC clock enable during Sleep mode"}, {"start": 8, "size": 1, "name": "GPIOILPEN", "description": "IO port I clock enable during Sleep mode"}, {"start": 7, "size": 1, "name": "GPIOHLPEN", "description": "IO port H clock enable during Sleep mode"}, {"start": 6, "size": 1, "name": "GPIOGLPEN", "description": "IO port G clock enable during Sleep mode"}, {"start": 5, "size": 1, "name": "GPIOFLPEN", "description": "IO port F clock enable during Sleep mode"}, {"start": 4, "size": 1, "name": "GPIOELPEN", "description": "IO port E clock enable during Sleep mode"}, {"start": 3, "size": 1, "name": "GPIODLPEN", "description": "IO port D clock enable during Sleep mode"}, {"start": 2, "size": 1, "name": "GPIOCLPEN", "description": "IO port C clock enable during Sleep mode"}, {"start": 1, "size": 1, "name": "GPIOBLPEN", "description": "IO port B clock enable during Sleep mode"}, {"start": 0, "size": 1, "name": "GPIOALPEN", "description": "IO port A clock enable during sleep mode"}], "description": "AHB1 peripheral clock enable in low power mode register", "access": "read-write", "offset": 80, "size": 32}, {"reset": 241, "name": "AHB2LPENR", "fields": [{"start": 7, "size": 1, "name": "OTGFSLPEN", "description": "USB OTG FS clock enable during Sleep mode"}, {"start": 6, "size": 1, "name": "RNGLPEN", "description": "Random number generator clock enable during Sleep mode"}, {"start": 0, "size": 1, "name": "DCMILPEN", "description": "Camera interface enable during Sleep mode"}], "description": "AHB2 peripheral clock enable in low power mode register", "access": "read-write", "offset": 84, "size": 32}, {"reset": 1, "name": "AHB3LPENR", "fields": [{"start": 0, "size": 1, "name": "FSMCLPEN", "description": "Flexible static memory controller module clock enable during Sleep mode"}], "description": "AHB3 peripheral clock enable in low power mode register", "access": "read-write", "offset": 88, "size": 32}, {"reset": 922667519, "name": "APB1LPENR", "fields": [{"start": 29, "size": 1, "name": "DACLPEN", "description": "DAC interface clock enable during Sleep mode"}, {"start": 28, "size": 1, "name": "PWRLPEN", "description": "Power interface clock enable during Sleep mode"}, {"start": 26, "size": 1, "name": "CAN2LPEN", "description": "CAN 2 clock enable during Sleep mode"}, {"start": 25, "size": 1, "name": "CAN1LPEN", "description": "CAN 1 clock enable during Sleep mode"}, {"start": 23, "size": 1, "name": "I2C3LPEN", "description": "I2C3 clock enable during Sleep mode"}, {"start": 22, "size": 1, "name": "I2C2LPEN", "description": "I2C2 clock enable during Sleep mode"}, {"start": 21, "size": 1, "name": "I2C1LPEN", "description": "I2C1 clock enable during Sleep mode"}, {"start": 20, "size": 1, "name": "UART5LPEN", "description": "UART5 clock enable during Sleep mode"}, {"start": 19, "size": 1, "name": "UART4LPEN", "description": "UART4 clock enable during Sleep mode"}, {"start": 18, "size": 1, "name": "USART3LPEN", "description": "USART3 clock enable during Sleep mode"}, {"start": 17, "size": 1, "name": "USART2LPEN", "description": "USART2 clock enable during Sleep mode"}, {"start": 15, "size": 1, "name": "SPI3LPEN", "description": "SPI3 clock enable during Sleep mode"}, {"start": 14, "size": 1, "name": "SPI2LPEN", "description": "SPI2 clock enable during Sleep mode"}, {"start": 11, "size": 1, "name": "WWDGLPEN", "description": "Window watchdog clock enable during Sleep mode"}, {"start": 8, "size": 1, "name": "TIM14LPEN", "description": "TIM14 clock enable during Sleep mode"}, {"start": 7, "size": 1, "name": "TIM13LPEN", "description": "TIM13 clock enable during Sleep mode"}, {"start": 6, "size": 1, "name": "TIM12LPEN", "description": "TIM12 clock enable during Sleep mode"}, {"start": 5, "size": 1, "name": "TIM7LPEN", "description": "TIM7 clock enable during Sleep mode"}, {"start": 4, "size": 1, "name": "TIM6LPEN", "description": "TIM6 clock enable during Sleep mode"}, {"start": 3, "size": 1, "name": "TIM5LPEN", "description": "TIM5 clock enable during Sleep mode"}, {"start": 2, "size": 1, "name": "TIM4LPEN", "description": "TIM4 clock enable during Sleep mode"}, {"start": 1, "size": 1, "name": "TIM3LPEN", "description": "TIM3 clock enable during Sleep mode"}, {"start": 0, "size": 1, "name": "TIM2LPEN", "description": "TIM2 clock enable during Sleep mode"}], "description": "APB1 peripheral clock enable in low power mode register", "access": "read-write", "offset": 96, "size": 32}, {"reset": 483123, "name": "APB2LPENR", "fields": [{"start": 18, "size": 1, "name": "TIM11LPEN", "description": "TIM11 clock enable during Sleep mode"}, {"start": 17, "size": 1, "name": "TIM10LPEN", "description": "TIM10 clock enable during Sleep mode"}, {"start": 16, "size": 1, "name": "TIM9LPEN", "description": "TIM9 clock enable during sleep mode"}, {"start": 14, "size": 1, "name": "SYSCFGLPEN", "description": "System configuration controller clock enable during Sleep mode"}, {"start": 12, "size": 1, "name": "SPI1LPEN", "description": "SPI 1 clock enable during Sleep mode"}, {"start": 11, "size": 1, "name": "SDIOLPEN", "description": "SDIO clock enable during Sleep mode"}, {"start": 10, "size": 1, "name": "ADC3LPEN", "description": "ADC 3 clock enable during Sleep mode"}, {"start": 9, "size": 1, "name": "ADC2LPEN", "description": "ADC2 clock enable during Sleep mode"}, {"start": 8, "size": 1, "name": "ADC1LPEN", "description": "ADC1 clock enable during Sleep mode"}, {"start": 5, "size": 1, "name": "USART6LPEN", "description": "USART6 clock enable during Sleep mode"}, {"start": 4, "size": 1, "name": "USART1LPEN", "description": "USART1 clock enable during Sleep mode"}, {"start": 1, "size": 1, "name": "TIM8LPEN", "description": "TIM8 clock enable during Sleep mode"}, {"start": 0, "size": 1, "name": "TIM1LPEN", "description": "TIM1 clock enable during Sleep mode"}], "description": "APB2 peripheral clock enabled in low power mode register", "access": "read-write", "offset": 100, "size": 32}, {"reset": 0, "name": "BDCR", "fields": [{"start": 16, "size": 1, "name": "BDRST", "description": "Backup domain software reset"}, {"start": 15, "size": 1, "name": "RTCEN", "description": "RTC clock enable"}, {"start": 9, "size": 1, "name": "RTCSEL1", "description": "RTC clock source selection"}, {"start": 8, "size": 1, "name": "RTCSEL0", "description": "RTC clock source selection"}, {"start": 2, "size": 1, "name": "LSEBYP", "description": "External low-speed oscillator bypass"}, {"start": 1, "size": 1, "name": "LSERDY", "description": "External low-speed oscillator ready"}, {"start": 0, "size": 1, "name": "LSEON", "description": "External low-speed oscillator enable"}], "description": "Backup domain control register", "access": "", "offset": 112, "size": 32}, {"reset": 234881024, "name": "CSR", "fields": [{"start": 31, "size": 1, "name": "LPWRRSTF", "description": "Low-power reset flag"}, {"start": 30, "size": 1, "name": "WWDGRSTF", "description": "Window watchdog reset flag"}, {"start": 29, "size": 1, "name": "WDGRSTF", "description": "Independent watchdog reset flag"}, {"start": 28, "size": 1, "name": "SFTRSTF", "description": "Software reset flag"}, {"start": 27, "size": 1, "name": "PORRSTF", "description": "POR/PDR reset flag"}, {"start": 26, "size": 1, "name": "PADRSTF", "description": "PIN reset flag"}, {"start": 25, "size": 1, "name": "BORRSTF", "description": "BOR reset flag"}, {"start": 24, "size": 1, "name": "RMVF", "description": "Remove reset flag"}, {"start": 1, "size": 1, "name": "LSIRDY", "description": "Internal low-speed oscillator ready"}, {"start": 0, "size": 1, "name": "LSION", "description": "Internal low-speed oscillator enable"}], "description": "clock control & status register", "access": "", "offset": 116, "size": 32}, {"reset": 0, "name": "SSCGR", "fields": [{"start": 31, "size": 1, "name": "SSCGEN", "description": "Spread spectrum modulation enable"}, {"start": 30, "size": 1, "name": "SPREADSEL", "description": "Spread Select"}, {"start": 13, "size": 15, "name": "INCSTEP", "description": "Incrementation step"}, {"start": 0, "size": 13, "name": "MODPER", "description": "Modulation period"}], "description": "spread spectrum clock generation register", "access": "read-write", "offset": 128, "size": 32}, {"reset": 536883200, "name": "PLLI2SCFGR", "fields": [{"start": 28, "size": 3, "name": "PLLI2SRx", "description": "PLLI2S division factor for I2S clocks"}, {"start": 6, "size": 9, "name": "PLLI2SNx", "description": "PLLI2S multiplication factor for VCO"}], "description": "PLLI2S configuration register", "access": "read-write", "offset": 132, "size": 32}], "base": 1073887232, "description": "Reset and clock control"}, {"group": "GPIO", "name": "GPIOI", "interrupts": [], "registers": [{"reset": 0, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Port x lock bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}], "base": 1073881088, "description": "General-purpose I/Os"}, {"group": "GPIO", "name": "GPIOH", "interrupts": [], "registers": [{"reset": 0, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Port x lock bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}], "base": 1073880064, "description": "General-purpose I/Os"}, {"group": "GPIO", "name": "GPIOG", "interrupts": [], "registers": [{"reset": 0, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Port x lock bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}], "base": 1073879040, "description": "General-purpose I/Os"}, {"group": "GPIO", "name": "GPIOF", "interrupts": [], "registers": [{"reset": 0, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Port x lock bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}], "base": 1073878016, "description": "General-purpose I/Os"}, {"group": "GPIO", "name": "GPIOE", "interrupts": [], "registers": [{"reset": 0, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Port x lock bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}], "base": 1073876992, "description": "General-purpose I/Os"}, {"group": "GPIO", "name": "GPIOD", "interrupts": [], "registers": [{"reset": 0, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Port x lock bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}], "base": 1073875968, "description": "General-purpose I/Os"}, {"group": "GPIO", "name": "GPIOC", "interrupts": [], "registers": [{"reset": 0, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Port x lock bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}], "base": 1073874944, "description": "General-purpose I/Os"}, {"group": "GPIO", "name": "GPIOJ", "interrupts": [], "registers": [{"reset": 0, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Port x lock bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}], "base": 1073882112, "description": "General-purpose I/Os"}, {"group": "GPIO", "name": "GPIOK", "interrupts": [], "registers": [{"reset": 0, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Port x lock bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}], "base": 1073883136, "description": "General-purpose I/Os"}, {"group": "GPIO", "name": "GPIOB", "interrupts": [], "registers": [{"reset": 640, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 192, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 256, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Port x lock bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}], "base": 1073873920, "description": "General-purpose I/Os"}, {"group": "GPIO", "name": "GPIOA", "interrupts": [], "registers": [{"reset": 2818572288, "name": "MODER", "fields": [{"start": 30, "size": 2, "name": "MODER15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "MODER14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "MODER13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "MODER12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "MODER11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "MODER10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "MODER9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "MODER8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "MODER7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "MODER6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "MODER5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "MODER4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "MODER3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "MODER2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "MODER1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "MODER0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTYPER", "fields": [{"start": 15, "size": 1, "name": "OT15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 1, "name": "OT14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 13, "size": 1, "name": "OT13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 1, "name": "OT12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 11, "size": 1, "name": "OT11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 1, "name": "OT10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 9, "size": 1, "name": "OT9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 1, "name": "OT8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 7, "size": 1, "name": "OT7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 1, "name": "OT6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 5, "size": 1, "name": "OT5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 1, "name": "OT4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 3, "size": 1, "name": "OT3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 1, "name": "OT2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 1, "size": 1, "name": "OT1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 1, "name": "OT0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output type register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OSPEEDR", "fields": [{"start": 30, "size": 2, "name": "OSPEEDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "OSPEEDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "OSPEEDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "OSPEEDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "OSPEEDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "OSPEEDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "OSPEEDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "OSPEEDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "OSPEEDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "OSPEEDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "OSPEEDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "OSPEEDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "OSPEEDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "OSPEEDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "OSPEEDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "OSPEEDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port output speed register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 1677721600, "name": "PUPDR", "fields": [{"start": 30, "size": 2, "name": "PUPDR15", "description": "Port x configuration bits (y = 0..15)"}, {"start": 28, "size": 2, "name": "PUPDR14", "description": "Port x configuration bits (y = 0..15)"}, {"start": 26, "size": 2, "name": "PUPDR13", "description": "Port x configuration bits (y = 0..15)"}, {"start": 24, "size": 2, "name": "PUPDR12", "description": "Port x configuration bits (y = 0..15)"}, {"start": 22, "size": 2, "name": "PUPDR11", "description": "Port x configuration bits (y = 0..15)"}, {"start": 20, "size": 2, "name": "PUPDR10", "description": "Port x configuration bits (y = 0..15)"}, {"start": 18, "size": 2, "name": "PUPDR9", "description": "Port x configuration bits (y = 0..15)"}, {"start": 16, "size": 2, "name": "PUPDR8", "description": "Port x configuration bits (y = 0..15)"}, {"start": 14, "size": 2, "name": "PUPDR7", "description": "Port x configuration bits (y = 0..15)"}, {"start": 12, "size": 2, "name": "PUPDR6", "description": "Port x configuration bits (y = 0..15)"}, {"start": 10, "size": 2, "name": "PUPDR5", "description": "Port x configuration bits (y = 0..15)"}, {"start": 8, "size": 2, "name": "PUPDR4", "description": "Port x configuration bits (y = 0..15)"}, {"start": 6, "size": 2, "name": "PUPDR3", "description": "Port x configuration bits (y = 0..15)"}, {"start": 4, "size": 2, "name": "PUPDR2", "description": "Port x configuration bits (y = 0..15)"}, {"start": 2, "size": 2, "name": "PUPDR1", "description": "Port x configuration bits (y = 0..15)"}, {"start": 0, "size": 2, "name": "PUPDR0", "description": "Port x configuration bits (y = 0..15)"}], "description": "GPIO port pull-up/pull-down register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 15, "size": 1, "name": "IDR15", "description": "Port input data (y = 0..15)"}, {"start": 14, "size": 1, "name": "IDR14", "description": "Port input data (y = 0..15)"}, {"start": 13, "size": 1, "name": "IDR13", "description": "Port input data (y = 0..15)"}, {"start": 12, "size": 1, "name": "IDR12", "description": "Port input data (y = 0..15)"}, {"start": 11, "size": 1, "name": "IDR11", "description": "Port input data (y = 0..15)"}, {"start": 10, "size": 1, "name": "IDR10", "description": "Port input data (y = 0..15)"}, {"start": 9, "size": 1, "name": "IDR9", "description": "Port input data (y = 0..15)"}, {"start": 8, "size": 1, "name": "IDR8", "description": "Port input data (y = 0..15)"}, {"start": 7, "size": 1, "name": "IDR7", "description": "Port input data (y = 0..15)"}, {"start": 6, "size": 1, "name": "IDR6", "description": "Port input data (y = 0..15)"}, {"start": 5, "size": 1, "name": "IDR5", "description": "Port input data (y = 0..15)"}, {"start": 4, "size": 1, "name": "IDR4", "description": "Port input data (y = 0..15)"}, {"start": 3, "size": 1, "name": "IDR3", "description": "Port input data (y = 0..15)"}, {"start": 2, "size": 1, "name": "IDR2", "description": "Port input data (y = 0..15)"}, {"start": 1, "size": 1, "name": "IDR1", "description": "Port input data (y = 0..15)"}, {"start": 0, "size": 1, "name": "IDR0", "description": "Port input data (y = 0..15)"}], "description": "GPIO port input data register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "ODR", "fields": [{"start": 15, "size": 1, "name": "ODR15", "description": "Port output data (y = 0..15)"}, {"start": 14, "size": 1, "name": "ODR14", "description": "Port output data (y = 0..15)"}, {"start": 13, "size": 1, "name": "ODR13", "description": "Port output data (y = 0..15)"}, {"start": 12, "size": 1, "name": "ODR12", "description": "Port output data (y = 0..15)"}, {"start": 11, "size": 1, "name": "ODR11", "description": "Port output data (y = 0..15)"}, {"start": 10, "size": 1, "name": "ODR10", "description": "Port output data (y = 0..15)"}, {"start": 9, "size": 1, "name": "ODR9", "description": "Port output data (y = 0..15)"}, {"start": 8, "size": 1, "name": "ODR8", "description": "Port output data (y = 0..15)"}, {"start": 7, "size": 1, "name": "ODR7", "description": "Port output data (y = 0..15)"}, {"start": 6, "size": 1, "name": "ODR6", "description": "Port output data (y = 0..15)"}, {"start": 5, "size": 1, "name": "ODR5", "description": "Port output data (y = 0..15)"}, {"start": 4, "size": 1, "name": "ODR4", "description": "Port output data (y = 0..15)"}, {"start": 3, "size": 1, "name": "ODR3", "description": "Port output data (y = 0..15)"}, {"start": 2, "size": 1, "name": "ODR2", "description": "Port output data (y = 0..15)"}, {"start": 1, "size": 1, "name": "ODR1", "description": "Port output data (y = 0..15)"}, {"start": 0, "size": 1, "name": "ODR0", "description": "Port output data (y = 0..15)"}], "description": "GPIO port output data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "BSRR", "fields": [{"start": 31, "size": 1, "name": "BR15", "description": "Port x reset bit y (y = 0..15)"}, {"start": 30, "size": 1, "name": "BR14", "description": "Port x reset bit y (y = 0..15)"}, {"start": 29, "size": 1, "name": "BR13", "description": "Port x reset bit y (y = 0..15)"}, {"start": 28, "size": 1, "name": "BR12", "description": "Port x reset bit y (y = 0..15)"}, {"start": 27, "size": 1, "name": "BR11", "description": "Port x reset bit y (y = 0..15)"}, {"start": 26, "size": 1, "name": "BR10", "description": "Port x reset bit y (y = 0..15)"}, {"start": 25, "size": 1, "name": "BR9", "description": "Port x reset bit y (y = 0..15)"}, {"start": 24, "size": 1, "name": "BR8", "description": "Port x reset bit y (y = 0..15)"}, {"start": 23, "size": 1, "name": "BR7", "description": "Port x reset bit y (y = 0..15)"}, {"start": 22, "size": 1, "name": "BR6", "description": "Port x reset bit y (y = 0..15)"}, {"start": 21, "size": 1, "name": "BR5", "description": "Port x reset bit y (y = 0..15)"}, {"start": 20, "size": 1, "name": "BR4", "description": "Port x reset bit y (y = 0..15)"}, {"start": 19, "size": 1, "name": "BR3", "description": "Port x reset bit y (y = 0..15)"}, {"start": 18, "size": 1, "name": "BR2", "description": "Port x reset bit y (y = 0..15)"}, {"start": 17, "size": 1, "name": "BR1", "description": "Port x reset bit y (y = 0..15)"}, {"start": 16, "size": 1, "name": "BR0", "description": "Port x set bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "BS15", "description": "Port x set bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "BS14", "description": "Port x set bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "BS13", "description": "Port x set bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "BS12", "description": "Port x set bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "BS11", "description": "Port x set bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "BS10", "description": "Port x set bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "BS9", "description": "Port x set bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "BS8", "description": "Port x set bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "BS7", "description": "Port x set bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "BS6", "description": "Port x set bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "BS5", "description": "Port x set bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "BS4", "description": "Port x set bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "BS3", "description": "Port x set bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "BS2", "description": "Port x set bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "BS1", "description": "Port x set bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "BS0", "description": "Port x set bit y (y= 0..15)"}], "description": "GPIO port bit set/reset register", "access": "write-only", "offset": 24, "size": 32}, {"reset": 0, "name": "LCKR", "fields": [{"start": 16, "size": 1, "name": "LCKK", "description": "Port x lock bit y (y= 0..15)"}, {"start": 15, "size": 1, "name": "LCK15", "description": "Port x lock bit y (y= 0..15)"}, {"start": 14, "size": 1, "name": "LCK14", "description": "Port x lock bit y (y= 0..15)"}, {"start": 13, "size": 1, "name": "LCK13", "description": "Port x lock bit y (y= 0..15)"}, {"start": 12, "size": 1, "name": "LCK12", "description": "Port x lock bit y (y= 0..15)"}, {"start": 11, "size": 1, "name": "LCK11", "description": "Port x lock bit y (y= 0..15)"}, {"start": 10, "size": 1, "name": "LCK10", "description": "Port x lock bit y (y= 0..15)"}, {"start": 9, "size": 1, "name": "LCK9", "description": "Port x lock bit y (y= 0..15)"}, {"start": 8, "size": 1, "name": "LCK8", "description": "Port x lock bit y (y= 0..15)"}, {"start": 7, "size": 1, "name": "LCK7", "description": "Port x lock bit y (y= 0..15)"}, {"start": 6, "size": 1, "name": "LCK6", "description": "Port x lock bit y (y= 0..15)"}, {"start": 5, "size": 1, "name": "LCK5", "description": "Port x lock bit y (y= 0..15)"}, {"start": 4, "size": 1, "name": "LCK4", "description": "Port x lock bit y (y= 0..15)"}, {"start": 3, "size": 1, "name": "LCK3", "description": "Port x lock bit y (y= 0..15)"}, {"start": 2, "size": 1, "name": "LCK2", "description": "Port x lock bit y (y= 0..15)"}, {"start": 1, "size": 1, "name": "LCK1", "description": "Port x lock bit y (y= 0..15)"}, {"start": 0, "size": 1, "name": "LCK0", "description": "Port x lock bit y (y= 0..15)"}], "description": "GPIO port configuration lock register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "AFRL", "fields": [{"start": 28, "size": 4, "name": "AFRL7", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 24, "size": 4, "name": "AFRL6", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 20, "size": 4, "name": "AFRL5", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 16, "size": 4, "name": "AFRL4", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 12, "size": 4, "name": "AFRL3", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 8, "size": 4, "name": "AFRL2", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 4, "size": 4, "name": "AFRL1", "description": "Alternate function selection for port x bit y (y = 0..7)"}, {"start": 0, "size": 4, "name": "AFRL0", "description": "Alternate function selection for port x bit y (y = 0..7)"}], "description": "GPIO alternate function low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "AFRH", "fields": [{"start": 28, "size": 4, "name": "AFRH15", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 24, "size": 4, "name": "AFRH14", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 20, "size": 4, "name": "AFRH13", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 16, "size": 4, "name": "AFRH12", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 12, "size": 4, "name": "AFRH11", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 8, "size": 4, "name": "AFRH10", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 4, "size": 4, "name": "AFRH9", "description": "Alternate function selection for port x bit y (y = 8..15)"}, {"start": 0, "size": 4, "name": "AFRH8", "description": "Alternate function selection for port x bit y (y = 8..15)"}], "description": "GPIO alternate function high register", "access": "read-write", "offset": 36, "size": 32}], "base": 1073872896, "description": "General-purpose I/Os"}, {"group": "SYSCFG", "name": "SYSCFG", "interrupts": [], "registers": [{"reset": 0, "name": "MEMRM", "fields": [{"start": 0, "size": 2, "name": "MEM_MODE", "description": "MEM_MODE"}], "description": "memory remap register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "PMC", "fields": [{"start": 23, "size": 1, "name": "MII_RMII_SEL", "description": "Ethernet PHY interface selection"}], "description": "peripheral mode configuration register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "EXTICR1", "fields": [{"start": 12, "size": 4, "name": "EXTI3", "description": "EXTI x configuration (x = 0 to 3)"}, {"start": 8, "size": 4, "name": "EXTI2", "description": "EXTI x configuration (x = 0 to 3)"}, {"start": 4, "size": 4, "name": "EXTI1", "description": "EXTI x configuration (x = 0 to 3)"}, {"start": 0, "size": 4, "name": "EXTI0", "description": "EXTI x configuration (x = 0 to 3)"}], "description": "external interrupt configuration register 1", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "EXTICR2", "fields": [{"start": 12, "size": 4, "name": "EXTI7", "description": "EXTI x configuration (x = 4 to 7)"}, {"start": 8, "size": 4, "name": "EXTI6", "description": "EXTI x configuration (x = 4 to 7)"}, {"start": 4, "size": 4, "name": "EXTI5", "description": "EXTI x configuration (x = 4 to 7)"}, {"start": 0, "size": 4, "name": "EXTI4", "description": "EXTI x configuration (x = 4 to 7)"}], "description": "external interrupt configuration register 2", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "EXTICR3", "fields": [{"start": 12, "size": 4, "name": "EXTI11", "description": "EXTI x configuration (x = 8 to 11)"}, {"start": 8, "size": 4, "name": "EXTI10", "description": "EXTI10"}, {"start": 4, "size": 4, "name": "EXTI9", "description": "EXTI x configuration (x = 8 to 11)"}, {"start": 0, "size": 4, "name": "EXTI8", "description": "EXTI x configuration (x = 8 to 11)"}], "description": "external interrupt configuration register 3", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EXTICR4", "fields": [{"start": 12, "size": 4, "name": "EXTI15", "description": "EXTI x configuration (x = 12 to 15)"}, {"start": 8, "size": 4, "name": "EXTI14", "description": "EXTI x configuration (x = 12 to 15)"}, {"start": 4, "size": 4, "name": "EXTI13", "description": "EXTI x configuration (x = 12 to 15)"}, {"start": 0, "size": 4, "name": "EXTI12", "description": "EXTI x configuration (x = 12 to 15)"}], "description": "external interrupt configuration register 4", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "CMPCR", "fields": [{"start": 8, "size": 1, "name": "READY", "description": "READY"}, {"start": 0, "size": 1, "name": "CMP_PD", "description": "Compensation cell power-down"}], "description": "Compensation cell control register", "access": "read-only", "offset": 32, "size": 32}], "base": 1073821696, "description": "System configuration controller"}, {"group": "SPI", "name": "SPI1", "interrupts": [{"name": "SPI1", "value": 35, "description": "SPI1 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "BIDIMODE", "description": "Bidirectional data mode enable"}, {"start": 14, "size": 1, "name": "BIDIOE", "description": "Output enable in bidirectional mode"}, {"start": 13, "size": 1, "name": "CRCEN", "description": "Hardware CRC calculation enable"}, {"start": 12, "size": 1, "name": "CRCNEXT", "description": "CRC transfer next"}, {"start": 11, "size": 1, "name": "DFF", "description": "Data frame format"}, {"start": 10, "size": 1, "name": "RXONLY", "description": "Receive only"}, {"start": 9, "size": 1, "name": "SSM", "description": "Software slave management"}, {"start": 8, "size": 1, "name": "SSI", "description": "Internal slave select"}, {"start": 7, "size": 1, "name": "LSBFIRST", "description": "Frame format"}, {"start": 6, "size": 1, "name": "SPE", "description": "SPI enable"}, {"start": 3, "size": 3, "name": "BR", "description": "Baud rate control"}, {"start": 2, "size": 1, "name": "MSTR", "description": "Master selection"}, {"start": 1, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 0, "size": 1, "name": "CPHA", "description": "Clock phase"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 7, "size": 1, "name": "TXEIE", "description": "Tx buffer empty interrupt enable"}, {"start": 6, "size": 1, "name": "RXNEIE", "description": "RX buffer not empty interrupt enable"}, {"start": 5, "size": 1, "name": "ERRIE", "description": "Error interrupt enable"}, {"start": 4, "size": 1, "name": "FRF", "description": "Frame format"}, {"start": 2, "size": 1, "name": "SSOE", "description": "SS output enable"}, {"start": 1, "size": 1, "name": "TXDMAEN", "description": "Tx buffer DMA enable"}, {"start": 0, "size": 1, "name": "RXDMAEN", "description": "Rx buffer DMA enable"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 2, "name": "SR", "fields": [{"start": 8, "size": 1, "name": "TIFRFE", "description": "TI frame format error"}, {"start": 7, "size": 1, "name": "BSY", "description": "Busy flag"}, {"start": 6, "size": 1, "name": "OVR", "description": "Overrun flag"}, {"start": 5, "size": 1, "name": "MODF", "description": "Mode fault"}, {"start": 4, "size": 1, "name": "CRCERR", "description": "CRC error flag"}, {"start": 3, "size": 1, "name": "UDR", "description": "Underrun flag"}, {"start": 2, "size": 1, "name": "CHSIDE", "description": "Channel side"}, {"start": 1, "size": 1, "name": "TXE", "description": "Transmit buffer empty"}, {"start": 0, "size": 1, "name": "RXNE", "description": "Receive buffer not empty"}], "description": "status register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "DR", "description": "Data register"}], "description": "data register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 7, "name": "CRCPR", "fields": [{"start": 0, "size": 16, "name": "CRCPOLY", "description": "CRC polynomial register"}], "description": "CRC polynomial register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RXCRCR", "fields": [{"start": 0, "size": 16, "name": "RxCRC", "description": "Rx CRC register"}], "description": "RX CRC register", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "TXCRCR", "fields": [{"start": 0, "size": 16, "name": "TxCRC", "description": "Tx CRC register"}], "description": "TX CRC register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "I2SCFGR", "fields": [{"start": 11, "size": 1, "name": "I2SMOD", "description": "I2S mode selection"}, {"start": 10, "size": 1, "name": "I2SE", "description": "I2S Enable"}, {"start": 8, "size": 2, "name": "I2SCFG", "description": "I2S configuration mode"}, {"start": 7, "size": 1, "name": "PCMSYNC", "description": "PCM frame synchronization"}, {"start": 4, "size": 2, "name": "I2SSTD", "description": "I2S standard selection"}, {"start": 3, "size": 1, "name": "CKPOL", "description": "Steady state clock polarity"}, {"start": 1, "size": 2, "name": "DATLEN", "description": "Data length to be transferred"}, {"start": 0, "size": 1, "name": "CHLEN", "description": "Channel length (number of bits per audio channel)"}], "description": "I2S configuration register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 8, "name": "I2SPR", "fields": [{"start": 9, "size": 1, "name": "MCKOE", "description": "Master clock output enable"}, {"start": 8, "size": 1, "name": "ODD", "description": "Odd factor for the prescaler"}, {"start": 0, "size": 8, "name": "I2SDIV", "description": "I2S Linear prescaler"}], "description": "I2S prescaler register", "access": "read-write", "offset": 32, "size": 32}], "base": 1073819648, "description": "Serial peripheral interface"}, {"group": "SPI", "name": "SPI2", "interrupts": [{"name": "SPI2", "value": 36, "description": "SPI2 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "BIDIMODE", "description": "Bidirectional data mode enable"}, {"start": 14, "size": 1, "name": "BIDIOE", "description": "Output enable in bidirectional mode"}, {"start": 13, "size": 1, "name": "CRCEN", "description": "Hardware CRC calculation enable"}, {"start": 12, "size": 1, "name": "CRCNEXT", "description": "CRC transfer next"}, {"start": 11, "size": 1, "name": "DFF", "description": "Data frame format"}, {"start": 10, "size": 1, "name": "RXONLY", "description": "Receive only"}, {"start": 9, "size": 1, "name": "SSM", "description": "Software slave management"}, {"start": 8, "size": 1, "name": "SSI", "description": "Internal slave select"}, {"start": 7, "size": 1, "name": "LSBFIRST", "description": "Frame format"}, {"start": 6, "size": 1, "name": "SPE", "description": "SPI enable"}, {"start": 3, "size": 3, "name": "BR", "description": "Baud rate control"}, {"start": 2, "size": 1, "name": "MSTR", "description": "Master selection"}, {"start": 1, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 0, "size": 1, "name": "CPHA", "description": "Clock phase"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 7, "size": 1, "name": "TXEIE", "description": "Tx buffer empty interrupt enable"}, {"start": 6, "size": 1, "name": "RXNEIE", "description": "RX buffer not empty interrupt enable"}, {"start": 5, "size": 1, "name": "ERRIE", "description": "Error interrupt enable"}, {"start": 4, "size": 1, "name": "FRF", "description": "Frame format"}, {"start": 2, "size": 1, "name": "SSOE", "description": "SS output enable"}, {"start": 1, "size": 1, "name": "TXDMAEN", "description": "Tx buffer DMA enable"}, {"start": 0, "size": 1, "name": "RXDMAEN", "description": "Rx buffer DMA enable"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 2, "name": "SR", "fields": [{"start": 8, "size": 1, "name": "TIFRFE", "description": "TI frame format error"}, {"start": 7, "size": 1, "name": "BSY", "description": "Busy flag"}, {"start": 6, "size": 1, "name": "OVR", "description": "Overrun flag"}, {"start": 5, "size": 1, "name": "MODF", "description": "Mode fault"}, {"start": 4, "size": 1, "name": "CRCERR", "description": "CRC error flag"}, {"start": 3, "size": 1, "name": "UDR", "description": "Underrun flag"}, {"start": 2, "size": 1, "name": "CHSIDE", "description": "Channel side"}, {"start": 1, "size": 1, "name": "TXE", "description": "Transmit buffer empty"}, {"start": 0, "size": 1, "name": "RXNE", "description": "Receive buffer not empty"}], "description": "status register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "DR", "description": "Data register"}], "description": "data register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 7, "name": "CRCPR", "fields": [{"start": 0, "size": 16, "name": "CRCPOLY", "description": "CRC polynomial register"}], "description": "CRC polynomial register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RXCRCR", "fields": [{"start": 0, "size": 16, "name": "RxCRC", "description": "Rx CRC register"}], "description": "RX CRC register", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "TXCRCR", "fields": [{"start": 0, "size": 16, "name": "TxCRC", "description": "Tx CRC register"}], "description": "TX CRC register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "I2SCFGR", "fields": [{"start": 11, "size": 1, "name": "I2SMOD", "description": "I2S mode selection"}, {"start": 10, "size": 1, "name": "I2SE", "description": "I2S Enable"}, {"start": 8, "size": 2, "name": "I2SCFG", "description": "I2S configuration mode"}, {"start": 7, "size": 1, "name": "PCMSYNC", "description": "PCM frame synchronization"}, {"start": 4, "size": 2, "name": "I2SSTD", "description": "I2S standard selection"}, {"start": 3, "size": 1, "name": "CKPOL", "description": "Steady state clock polarity"}, {"start": 1, "size": 2, "name": "DATLEN", "description": "Data length to be transferred"}, {"start": 0, "size": 1, "name": "CHLEN", "description": "Channel length (number of bits per audio channel)"}], "description": "I2S configuration register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 8, "name": "I2SPR", "fields": [{"start": 9, "size": 1, "name": "MCKOE", "description": "Master clock output enable"}, {"start": 8, "size": 1, "name": "ODD", "description": "Odd factor for the prescaler"}, {"start": 0, "size": 8, "name": "I2SDIV", "description": "I2S Linear prescaler"}], "description": "I2S prescaler register", "access": "read-write", "offset": 32, "size": 32}], "base": 1073756160, "description": "Serial peripheral interface"}, {"group": "SPI", "name": "SPI3", "interrupts": [{"name": "SPI3", "value": 51, "description": "SPI3 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "BIDIMODE", "description": "Bidirectional data mode enable"}, {"start": 14, "size": 1, "name": "BIDIOE", "description": "Output enable in bidirectional mode"}, {"start": 13, "size": 1, "name": "CRCEN", "description": "Hardware CRC calculation enable"}, {"start": 12, "size": 1, "name": "CRCNEXT", "description": "CRC transfer next"}, {"start": 11, "size": 1, "name": "DFF", "description": "Data frame format"}, {"start": 10, "size": 1, "name": "RXONLY", "description": "Receive only"}, {"start": 9, "size": 1, "name": "SSM", "description": "Software slave management"}, {"start": 8, "size": 1, "name": "SSI", "description": "Internal slave select"}, {"start": 7, "size": 1, "name": "LSBFIRST", "description": "Frame format"}, {"start": 6, "size": 1, "name": "SPE", "description": "SPI enable"}, {"start": 3, "size": 3, "name": "BR", "description": "Baud rate control"}, {"start": 2, "size": 1, "name": "MSTR", "description": "Master selection"}, {"start": 1, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 0, "size": 1, "name": "CPHA", "description": "Clock phase"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 7, "size": 1, "name": "TXEIE", "description": "Tx buffer empty interrupt enable"}, {"start": 6, "size": 1, "name": "RXNEIE", "description": "RX buffer not empty interrupt enable"}, {"start": 5, "size": 1, "name": "ERRIE", "description": "Error interrupt enable"}, {"start": 4, "size": 1, "name": "FRF", "description": "Frame format"}, {"start": 2, "size": 1, "name": "SSOE", "description": "SS output enable"}, {"start": 1, "size": 1, "name": "TXDMAEN", "description": "Tx buffer DMA enable"}, {"start": 0, "size": 1, "name": "RXDMAEN", "description": "Rx buffer DMA enable"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 2, "name": "SR", "fields": [{"start": 8, "size": 1, "name": "TIFRFE", "description": "TI frame format error"}, {"start": 7, "size": 1, "name": "BSY", "description": "Busy flag"}, {"start": 6, "size": 1, "name": "OVR", "description": "Overrun flag"}, {"start": 5, "size": 1, "name": "MODF", "description": "Mode fault"}, {"start": 4, "size": 1, "name": "CRCERR", "description": "CRC error flag"}, {"start": 3, "size": 1, "name": "UDR", "description": "Underrun flag"}, {"start": 2, "size": 1, "name": "CHSIDE", "description": "Channel side"}, {"start": 1, "size": 1, "name": "TXE", "description": "Transmit buffer empty"}, {"start": 0, "size": 1, "name": "RXNE", "description": "Receive buffer not empty"}], "description": "status register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "DR", "description": "Data register"}], "description": "data register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 7, "name": "CRCPR", "fields": [{"start": 0, "size": 16, "name": "CRCPOLY", "description": "CRC polynomial register"}], "description": "CRC polynomial register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RXCRCR", "fields": [{"start": 0, "size": 16, "name": "RxCRC", "description": "Rx CRC register"}], "description": "RX CRC register", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "TXCRCR", "fields": [{"start": 0, "size": 16, "name": "TxCRC", "description": "Tx CRC register"}], "description": "TX CRC register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "I2SCFGR", "fields": [{"start": 11, "size": 1, "name": "I2SMOD", "description": "I2S mode selection"}, {"start": 10, "size": 1, "name": "I2SE", "description": "I2S Enable"}, {"start": 8, "size": 2, "name": "I2SCFG", "description": "I2S configuration mode"}, {"start": 7, "size": 1, "name": "PCMSYNC", "description": "PCM frame synchronization"}, {"start": 4, "size": 2, "name": "I2SSTD", "description": "I2S standard selection"}, {"start": 3, "size": 1, "name": "CKPOL", "description": "Steady state clock polarity"}, {"start": 1, "size": 2, "name": "DATLEN", "description": "Data length to be transferred"}, {"start": 0, "size": 1, "name": "CHLEN", "description": "Channel length (number of bits per audio channel)"}], "description": "I2S configuration register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 8, "name": "I2SPR", "fields": [{"start": 9, "size": 1, "name": "MCKOE", "description": "Master clock output enable"}, {"start": 8, "size": 1, "name": "ODD", "description": "Odd factor for the prescaler"}, {"start": 0, "size": 8, "name": "I2SDIV", "description": "I2S Linear prescaler"}], "description": "I2S prescaler register", "access": "read-write", "offset": 32, "size": 32}], "base": 1073757184, "description": "Serial peripheral interface"}, {"group": "SPI", "name": "I2S2ext", "interrupts": [], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "BIDIMODE", "description": "Bidirectional data mode enable"}, {"start": 14, "size": 1, "name": "BIDIOE", "description": "Output enable in bidirectional mode"}, {"start": 13, "size": 1, "name": "CRCEN", "description": "Hardware CRC calculation enable"}, {"start": 12, "size": 1, "name": "CRCNEXT", "description": "CRC transfer next"}, {"start": 11, "size": 1, "name": "DFF", "description": "Data frame format"}, {"start": 10, "size": 1, "name": "RXONLY", "description": "Receive only"}, {"start": 9, "size": 1, "name": "SSM", "description": "Software slave management"}, {"start": 8, "size": 1, "name": "SSI", "description": "Internal slave select"}, {"start": 7, "size": 1, "name": "LSBFIRST", "description": "Frame format"}, {"start": 6, "size": 1, "name": "SPE", "description": "SPI enable"}, {"start": 3, "size": 3, "name": "BR", "description": "Baud rate control"}, {"start": 2, "size": 1, "name": "MSTR", "description": "Master selection"}, {"start": 1, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 0, "size": 1, "name": "CPHA", "description": "Clock phase"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 7, "size": 1, "name": "TXEIE", "description": "Tx buffer empty interrupt enable"}, {"start": 6, "size": 1, "name": "RXNEIE", "description": "RX buffer not empty interrupt enable"}, {"start": 5, "size": 1, "name": "ERRIE", "description": "Error interrupt enable"}, {"start": 4, "size": 1, "name": "FRF", "description": "Frame format"}, {"start": 2, "size": 1, "name": "SSOE", "description": "SS output enable"}, {"start": 1, "size": 1, "name": "TXDMAEN", "description": "Tx buffer DMA enable"}, {"start": 0, "size": 1, "name": "RXDMAEN", "description": "Rx buffer DMA enable"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 2, "name": "SR", "fields": [{"start": 8, "size": 1, "name": "TIFRFE", "description": "TI frame format error"}, {"start": 7, "size": 1, "name": "BSY", "description": "Busy flag"}, {"start": 6, "size": 1, "name": "OVR", "description": "Overrun flag"}, {"start": 5, "size": 1, "name": "MODF", "description": "Mode fault"}, {"start": 4, "size": 1, "name": "CRCERR", "description": "CRC error flag"}, {"start": 3, "size": 1, "name": "UDR", "description": "Underrun flag"}, {"start": 2, "size": 1, "name": "CHSIDE", "description": "Channel side"}, {"start": 1, "size": 1, "name": "TXE", "description": "Transmit buffer empty"}, {"start": 0, "size": 1, "name": "RXNE", "description": "Receive buffer not empty"}], "description": "status register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "DR", "description": "Data register"}], "description": "data register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 7, "name": "CRCPR", "fields": [{"start": 0, "size": 16, "name": "CRCPOLY", "description": "CRC polynomial register"}], "description": "CRC polynomial register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RXCRCR", "fields": [{"start": 0, "size": 16, "name": "RxCRC", "description": "Rx CRC register"}], "description": "RX CRC register", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "TXCRCR", "fields": [{"start": 0, "size": 16, "name": "TxCRC", "description": "Tx CRC register"}], "description": "TX CRC register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "I2SCFGR", "fields": [{"start": 11, "size": 1, "name": "I2SMOD", "description": "I2S mode selection"}, {"start": 10, "size": 1, "name": "I2SE", "description": "I2S Enable"}, {"start": 8, "size": 2, "name": "I2SCFG", "description": "I2S configuration mode"}, {"start": 7, "size": 1, "name": "PCMSYNC", "description": "PCM frame synchronization"}, {"start": 4, "size": 2, "name": "I2SSTD", "description": "I2S standard selection"}, {"start": 3, "size": 1, "name": "CKPOL", "description": "Steady state clock polarity"}, {"start": 1, "size": 2, "name": "DATLEN", "description": "Data length to be transferred"}, {"start": 0, "size": 1, "name": "CHLEN", "description": "Channel length (number of bits per audio channel)"}], "description": "I2S configuration register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 8, "name": "I2SPR", "fields": [{"start": 9, "size": 1, "name": "MCKOE", "description": "Master clock output enable"}, {"start": 8, "size": 1, "name": "ODD", "description": "Odd factor for the prescaler"}, {"start": 0, "size": 8, "name": "I2SDIV", "description": "I2S Linear prescaler"}], "description": "I2S prescaler register", "access": "read-write", "offset": 32, "size": 32}], "base": 1073755136, "description": "Serial peripheral interface"}, {"group": "SPI", "name": "I2S3ext", "interrupts": [], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "BIDIMODE", "description": "Bidirectional data mode enable"}, {"start": 14, "size": 1, "name": "BIDIOE", "description": "Output enable in bidirectional mode"}, {"start": 13, "size": 1, "name": "CRCEN", "description": "Hardware CRC calculation enable"}, {"start": 12, "size": 1, "name": "CRCNEXT", "description": "CRC transfer next"}, {"start": 11, "size": 1, "name": "DFF", "description": "Data frame format"}, {"start": 10, "size": 1, "name": "RXONLY", "description": "Receive only"}, {"start": 9, "size": 1, "name": "SSM", "description": "Software slave management"}, {"start": 8, "size": 1, "name": "SSI", "description": "Internal slave select"}, {"start": 7, "size": 1, "name": "LSBFIRST", "description": "Frame format"}, {"start": 6, "size": 1, "name": "SPE", "description": "SPI enable"}, {"start": 3, "size": 3, "name": "BR", "description": "Baud rate control"}, {"start": 2, "size": 1, "name": "MSTR", "description": "Master selection"}, {"start": 1, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 0, "size": 1, "name": "CPHA", "description": "Clock phase"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 7, "size": 1, "name": "TXEIE", "description": "Tx buffer empty interrupt enable"}, {"start": 6, "size": 1, "name": "RXNEIE", "description": "RX buffer not empty interrupt enable"}, {"start": 5, "size": 1, "name": "ERRIE", "description": "Error interrupt enable"}, {"start": 4, "size": 1, "name": "FRF", "description": "Frame format"}, {"start": 2, "size": 1, "name": "SSOE", "description": "SS output enable"}, {"start": 1, "size": 1, "name": "TXDMAEN", "description": "Tx buffer DMA enable"}, {"start": 0, "size": 1, "name": "RXDMAEN", "description": "Rx buffer DMA enable"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 2, "name": "SR", "fields": [{"start": 8, "size": 1, "name": "TIFRFE", "description": "TI frame format error"}, {"start": 7, "size": 1, "name": "BSY", "description": "Busy flag"}, {"start": 6, "size": 1, "name": "OVR", "description": "Overrun flag"}, {"start": 5, "size": 1, "name": "MODF", "description": "Mode fault"}, {"start": 4, "size": 1, "name": "CRCERR", "description": "CRC error flag"}, {"start": 3, "size": 1, "name": "UDR", "description": "Underrun flag"}, {"start": 2, "size": 1, "name": "CHSIDE", "description": "Channel side"}, {"start": 1, "size": 1, "name": "TXE", "description": "Transmit buffer empty"}, {"start": 0, "size": 1, "name": "RXNE", "description": "Receive buffer not empty"}], "description": "status register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "DR", "description": "Data register"}], "description": "data register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 7, "name": "CRCPR", "fields": [{"start": 0, "size": 16, "name": "CRCPOLY", "description": "CRC polynomial register"}], "description": "CRC polynomial register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RXCRCR", "fields": [{"start": 0, "size": 16, "name": "RxCRC", "description": "Rx CRC register"}], "description": "RX CRC register", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "TXCRCR", "fields": [{"start": 0, "size": 16, "name": "TxCRC", "description": "Tx CRC register"}], "description": "TX CRC register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "I2SCFGR", "fields": [{"start": 11, "size": 1, "name": "I2SMOD", "description": "I2S mode selection"}, {"start": 10, "size": 1, "name": "I2SE", "description": "I2S Enable"}, {"start": 8, "size": 2, "name": "I2SCFG", "description": "I2S configuration mode"}, {"start": 7, "size": 1, "name": "PCMSYNC", "description": "PCM frame synchronization"}, {"start": 4, "size": 2, "name": "I2SSTD", "description": "I2S standard selection"}, {"start": 3, "size": 1, "name": "CKPOL", "description": "Steady state clock polarity"}, {"start": 1, "size": 2, "name": "DATLEN", "description": "Data length to be transferred"}, {"start": 0, "size": 1, "name": "CHLEN", "description": "Channel length (number of bits per audio channel)"}], "description": "I2S configuration register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 8, "name": "I2SPR", "fields": [{"start": 9, "size": 1, "name": "MCKOE", "description": "Master clock output enable"}, {"start": 8, "size": 1, "name": "ODD", "description": "Odd factor for the prescaler"}, {"start": 0, "size": 8, "name": "I2SDIV", "description": "I2S Linear prescaler"}], "description": "I2S prescaler register", "access": "read-write", "offset": 32, "size": 32}], "base": 1073758208, "description": "Serial peripheral interface"}, {"group": "SPI", "name": "SPI4", "interrupts": [{"name": "SPI1", "value": 35, "description": "SPI1 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "BIDIMODE", "description": "Bidirectional data mode enable"}, {"start": 14, "size": 1, "name": "BIDIOE", "description": "Output enable in bidirectional mode"}, {"start": 13, "size": 1, "name": "CRCEN", "description": "Hardware CRC calculation enable"}, {"start": 12, "size": 1, "name": "CRCNEXT", "description": "CRC transfer next"}, {"start": 11, "size": 1, "name": "DFF", "description": "Data frame format"}, {"start": 10, "size": 1, "name": "RXONLY", "description": "Receive only"}, {"start": 9, "size": 1, "name": "SSM", "description": "Software slave management"}, {"start": 8, "size": 1, "name": "SSI", "description": "Internal slave select"}, {"start": 7, "size": 1, "name": "LSBFIRST", "description": "Frame format"}, {"start": 6, "size": 1, "name": "SPE", "description": "SPI enable"}, {"start": 3, "size": 3, "name": "BR", "description": "Baud rate control"}, {"start": 2, "size": 1, "name": "MSTR", "description": "Master selection"}, {"start": 1, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 0, "size": 1, "name": "CPHA", "description": "Clock phase"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 7, "size": 1, "name": "TXEIE", "description": "Tx buffer empty interrupt enable"}, {"start": 6, "size": 1, "name": "RXNEIE", "description": "RX buffer not empty interrupt enable"}, {"start": 5, "size": 1, "name": "ERRIE", "description": "Error interrupt enable"}, {"start": 4, "size": 1, "name": "FRF", "description": "Frame format"}, {"start": 2, "size": 1, "name": "SSOE", "description": "SS output enable"}, {"start": 1, "size": 1, "name": "TXDMAEN", "description": "Tx buffer DMA enable"}, {"start": 0, "size": 1, "name": "RXDMAEN", "description": "Rx buffer DMA enable"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 2, "name": "SR", "fields": [{"start": 8, "size": 1, "name": "TIFRFE", "description": "TI frame format error"}, {"start": 7, "size": 1, "name": "BSY", "description": "Busy flag"}, {"start": 6, "size": 1, "name": "OVR", "description": "Overrun flag"}, {"start": 5, "size": 1, "name": "MODF", "description": "Mode fault"}, {"start": 4, "size": 1, "name": "CRCERR", "description": "CRC error flag"}, {"start": 3, "size": 1, "name": "UDR", "description": "Underrun flag"}, {"start": 2, "size": 1, "name": "CHSIDE", "description": "Channel side"}, {"start": 1, "size": 1, "name": "TXE", "description": "Transmit buffer empty"}, {"start": 0, "size": 1, "name": "RXNE", "description": "Receive buffer not empty"}], "description": "status register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "DR", "description": "Data register"}], "description": "data register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 7, "name": "CRCPR", "fields": [{"start": 0, "size": 16, "name": "CRCPOLY", "description": "CRC polynomial register"}], "description": "CRC polynomial register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RXCRCR", "fields": [{"start": 0, "size": 16, "name": "RxCRC", "description": "Rx CRC register"}], "description": "RX CRC register", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "TXCRCR", "fields": [{"start": 0, "size": 16, "name": "TxCRC", "description": "Tx CRC register"}], "description": "TX CRC register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "I2SCFGR", "fields": [{"start": 11, "size": 1, "name": "I2SMOD", "description": "I2S mode selection"}, {"start": 10, "size": 1, "name": "I2SE", "description": "I2S Enable"}, {"start": 8, "size": 2, "name": "I2SCFG", "description": "I2S configuration mode"}, {"start": 7, "size": 1, "name": "PCMSYNC", "description": "PCM frame synchronization"}, {"start": 4, "size": 2, "name": "I2SSTD", "description": "I2S standard selection"}, {"start": 3, "size": 1, "name": "CKPOL", "description": "Steady state clock polarity"}, {"start": 1, "size": 2, "name": "DATLEN", "description": "Data length to be transferred"}, {"start": 0, "size": 1, "name": "CHLEN", "description": "Channel length (number of bits per audio channel)"}], "description": "I2S configuration register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 8, "name": "I2SPR", "fields": [{"start": 9, "size": 1, "name": "MCKOE", "description": "Master clock output enable"}, {"start": 8, "size": 1, "name": "ODD", "description": "Odd factor for the prescaler"}, {"start": 0, "size": 8, "name": "I2SDIV", "description": "I2S Linear prescaler"}], "description": "I2S prescaler register", "access": "read-write", "offset": 32, "size": 32}], "base": 1073820672, "description": "Serial peripheral interface"}, {"group": "SPI", "name": "SPI5", "interrupts": [{"name": "SPI1", "value": 35, "description": "SPI1 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "BIDIMODE", "description": "Bidirectional data mode enable"}, {"start": 14, "size": 1, "name": "BIDIOE", "description": "Output enable in bidirectional mode"}, {"start": 13, "size": 1, "name": "CRCEN", "description": "Hardware CRC calculation enable"}, {"start": 12, "size": 1, "name": "CRCNEXT", "description": "CRC transfer next"}, {"start": 11, "size": 1, "name": "DFF", "description": "Data frame format"}, {"start": 10, "size": 1, "name": "RXONLY", "description": "Receive only"}, {"start": 9, "size": 1, "name": "SSM", "description": "Software slave management"}, {"start": 8, "size": 1, "name": "SSI", "description": "Internal slave select"}, {"start": 7, "size": 1, "name": "LSBFIRST", "description": "Frame format"}, {"start": 6, "size": 1, "name": "SPE", "description": "SPI enable"}, {"start": 3, "size": 3, "name": "BR", "description": "Baud rate control"}, {"start": 2, "size": 1, "name": "MSTR", "description": "Master selection"}, {"start": 1, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 0, "size": 1, "name": "CPHA", "description": "Clock phase"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 7, "size": 1, "name": "TXEIE", "description": "Tx buffer empty interrupt enable"}, {"start": 6, "size": 1, "name": "RXNEIE", "description": "RX buffer not empty interrupt enable"}, {"start": 5, "size": 1, "name": "ERRIE", "description": "Error interrupt enable"}, {"start": 4, "size": 1, "name": "FRF", "description": "Frame format"}, {"start": 2, "size": 1, "name": "SSOE", "description": "SS output enable"}, {"start": 1, "size": 1, "name": "TXDMAEN", "description": "Tx buffer DMA enable"}, {"start": 0, "size": 1, "name": "RXDMAEN", "description": "Rx buffer DMA enable"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 2, "name": "SR", "fields": [{"start": 8, "size": 1, "name": "TIFRFE", "description": "TI frame format error"}, {"start": 7, "size": 1, "name": "BSY", "description": "Busy flag"}, {"start": 6, "size": 1, "name": "OVR", "description": "Overrun flag"}, {"start": 5, "size": 1, "name": "MODF", "description": "Mode fault"}, {"start": 4, "size": 1, "name": "CRCERR", "description": "CRC error flag"}, {"start": 3, "size": 1, "name": "UDR", "description": "Underrun flag"}, {"start": 2, "size": 1, "name": "CHSIDE", "description": "Channel side"}, {"start": 1, "size": 1, "name": "TXE", "description": "Transmit buffer empty"}, {"start": 0, "size": 1, "name": "RXNE", "description": "Receive buffer not empty"}], "description": "status register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "DR", "description": "Data register"}], "description": "data register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 7, "name": "CRCPR", "fields": [{"start": 0, "size": 16, "name": "CRCPOLY", "description": "CRC polynomial register"}], "description": "CRC polynomial register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RXCRCR", "fields": [{"start": 0, "size": 16, "name": "RxCRC", "description": "Rx CRC register"}], "description": "RX CRC register", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "TXCRCR", "fields": [{"start": 0, "size": 16, "name": "TxCRC", "description": "Tx CRC register"}], "description": "TX CRC register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "I2SCFGR", "fields": [{"start": 11, "size": 1, "name": "I2SMOD", "description": "I2S mode selection"}, {"start": 10, "size": 1, "name": "I2SE", "description": "I2S Enable"}, {"start": 8, "size": 2, "name": "I2SCFG", "description": "I2S configuration mode"}, {"start": 7, "size": 1, "name": "PCMSYNC", "description": "PCM frame synchronization"}, {"start": 4, "size": 2, "name": "I2SSTD", "description": "I2S standard selection"}, {"start": 3, "size": 1, "name": "CKPOL", "description": "Steady state clock polarity"}, {"start": 1, "size": 2, "name": "DATLEN", "description": "Data length to be transferred"}, {"start": 0, "size": 1, "name": "CHLEN", "description": "Channel length (number of bits per audio channel)"}], "description": "I2S configuration register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 8, "name": "I2SPR", "fields": [{"start": 9, "size": 1, "name": "MCKOE", "description": "Master clock output enable"}, {"start": 8, "size": 1, "name": "ODD", "description": "Odd factor for the prescaler"}, {"start": 0, "size": 8, "name": "I2SDIV", "description": "I2S Linear prescaler"}], "description": "I2S prescaler register", "access": "read-write", "offset": 32, "size": 32}], "base": 1073827840, "description": "Serial peripheral interface"}, {"group": "SPI", "name": "SPI6", "interrupts": [{"name": "SPI3", "value": 51, "description": "SPI3 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "BIDIMODE", "description": "Bidirectional data mode enable"}, {"start": 14, "size": 1, "name": "BIDIOE", "description": "Output enable in bidirectional mode"}, {"start": 13, "size": 1, "name": "CRCEN", "description": "Hardware CRC calculation enable"}, {"start": 12, "size": 1, "name": "CRCNEXT", "description": "CRC transfer next"}, {"start": 11, "size": 1, "name": "DFF", "description": "Data frame format"}, {"start": 10, "size": 1, "name": "RXONLY", "description": "Receive only"}, {"start": 9, "size": 1, "name": "SSM", "description": "Software slave management"}, {"start": 8, "size": 1, "name": "SSI", "description": "Internal slave select"}, {"start": 7, "size": 1, "name": "LSBFIRST", "description": "Frame format"}, {"start": 6, "size": 1, "name": "SPE", "description": "SPI enable"}, {"start": 3, "size": 3, "name": "BR", "description": "Baud rate control"}, {"start": 2, "size": 1, "name": "MSTR", "description": "Master selection"}, {"start": 1, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 0, "size": 1, "name": "CPHA", "description": "Clock phase"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 7, "size": 1, "name": "TXEIE", "description": "Tx buffer empty interrupt enable"}, {"start": 6, "size": 1, "name": "RXNEIE", "description": "RX buffer not empty interrupt enable"}, {"start": 5, "size": 1, "name": "ERRIE", "description": "Error interrupt enable"}, {"start": 4, "size": 1, "name": "FRF", "description": "Frame format"}, {"start": 2, "size": 1, "name": "SSOE", "description": "SS output enable"}, {"start": 1, "size": 1, "name": "TXDMAEN", "description": "Tx buffer DMA enable"}, {"start": 0, "size": 1, "name": "RXDMAEN", "description": "Rx buffer DMA enable"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 2, "name": "SR", "fields": [{"start": 8, "size": 1, "name": "TIFRFE", "description": "TI frame format error"}, {"start": 7, "size": 1, "name": "BSY", "description": "Busy flag"}, {"start": 6, "size": 1, "name": "OVR", "description": "Overrun flag"}, {"start": 5, "size": 1, "name": "MODF", "description": "Mode fault"}, {"start": 4, "size": 1, "name": "CRCERR", "description": "CRC error flag"}, {"start": 3, "size": 1, "name": "UDR", "description": "Underrun flag"}, {"start": 2, "size": 1, "name": "CHSIDE", "description": "Channel side"}, {"start": 1, "size": 1, "name": "TXE", "description": "Transmit buffer empty"}, {"start": 0, "size": 1, "name": "RXNE", "description": "Receive buffer not empty"}], "description": "status register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "DR", "description": "Data register"}], "description": "data register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 7, "name": "CRCPR", "fields": [{"start": 0, "size": 16, "name": "CRCPOLY", "description": "CRC polynomial register"}], "description": "CRC polynomial register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "RXCRCR", "fields": [{"start": 0, "size": 16, "name": "RxCRC", "description": "Rx CRC register"}], "description": "RX CRC register", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "TXCRCR", "fields": [{"start": 0, "size": 16, "name": "TxCRC", "description": "Tx CRC register"}], "description": "TX CRC register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "I2SCFGR", "fields": [{"start": 11, "size": 1, "name": "I2SMOD", "description": "I2S mode selection"}, {"start": 10, "size": 1, "name": "I2SE", "description": "I2S Enable"}, {"start": 8, "size": 2, "name": "I2SCFG", "description": "I2S configuration mode"}, {"start": 7, "size": 1, "name": "PCMSYNC", "description": "PCM frame synchronization"}, {"start": 4, "size": 2, "name": "I2SSTD", "description": "I2S standard selection"}, {"start": 3, "size": 1, "name": "CKPOL", "description": "Steady state clock polarity"}, {"start": 1, "size": 2, "name": "DATLEN", "description": "Data length to be transferred"}, {"start": 0, "size": 1, "name": "CHLEN", "description": "Channel length (number of bits per audio channel)"}], "description": "I2S configuration register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 8, "name": "I2SPR", "fields": [{"start": 9, "size": 1, "name": "MCKOE", "description": "Master clock output enable"}, {"start": 8, "size": 1, "name": "ODD", "description": "Odd factor for the prescaler"}, {"start": 0, "size": 8, "name": "I2SDIV", "description": "I2S Linear prescaler"}], "description": "I2S prescaler register", "access": "read-write", "offset": 32, "size": 32}], "base": 1073828864, "description": "Serial peripheral interface"}, {"group": "SDIO", "name": "SDIO", "interrupts": [{"name": "SDIO", "value": 49, "description": "SDIO global interrupt"}], "registers": [{"reset": 0, "name": "POWER", "fields": [{"start": 0, "size": 2, "name": "PWRCTRL", "description": "PWRCTRL"}], "description": "power control register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CLKCR", "fields": [{"start": 14, "size": 1, "name": "HWFC_EN", "description": "HW Flow Control enable"}, {"start": 13, "size": 1, "name": "NEGEDGE", "description": "SDIO_CK dephasing selection bit"}, {"start": 11, "size": 2, "name": "WIDBUS", "description": "Wide bus mode enable bit"}, {"start": 10, "size": 1, "name": "BYPASS", "description": "Clock divider bypass enable bit"}, {"start": 9, "size": 1, "name": "PWRSAV", "description": "Power saving configuration bit"}, {"start": 8, "size": 1, "name": "CLKEN", "description": "Clock enable bit"}, {"start": 0, "size": 8, "name": "CLKDIV", "description": "Clock divide factor"}], "description": "SDI clock control register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "ARG", "fields": [{"start": 0, "size": 32, "name": "CMDARG", "description": "Command argument"}], "description": "argument register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "CMD", "fields": [{"start": 14, "size": 1, "name": "CE_ATACMD", "description": "CE-ATA command"}, {"start": 13, "size": 1, "name": "nIEN", "description": "not Interrupt Enable"}, {"start": 12, "size": 1, "name": "ENCMDcompl", "description": "Enable CMD completion"}, {"start": 11, "size": 1, "name": "SDIOSuspend", "description": "SD I/O suspend command"}, {"start": 10, "size": 1, "name": "CPSMEN", "description": "Command path state machine (CPSM) Enable bit"}, {"start": 9, "size": 1, "name": "WAITPEND", "description": "CPSM Waits for ends of data transfer (CmdPend internal signal)."}, {"start": 8, "size": 1, "name": "WAITINT", "description": "CPSM waits for interrupt request"}, {"start": 6, "size": 2, "name": "WAITRESP", "description": "Wait for response bits"}, {"start": 0, "size": 6, "name": "CMDINDEX", "description": "Command index"}], "description": "command register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "RESPCMD", "fields": [{"start": 0, "size": 6, "name": "RESPCMD", "description": "Response command index"}], "description": "command response register", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "RESP1", "fields": [{"start": 0, "size": 32, "name": "CARDSTATUS1", "description": "see Table 132."}], "description": "response 1..4 register", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "RESP2", "fields": [{"start": 0, "size": 32, "name": "CARDSTATUS2", "description": "see Table 132."}], "description": "response 1..4 register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "RESP3", "fields": [{"start": 0, "size": 32, "name": "CARDSTATUS3", "description": "see Table 132."}], "description": "response 1..4 register", "access": "read-only", "offset": 28, "size": 32}, {"reset": 0, "name": "RESP4", "fields": [{"start": 0, "size": 32, "name": "CARDSTATUS4", "description": "see Table 132."}], "description": "response 1..4 register", "access": "read-only", "offset": 32, "size": 32}, {"reset": 0, "name": "DTIMER", "fields": [{"start": 0, "size": 32, "name": "DATATIME", "description": "Data timeout period"}], "description": "data timer register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "DLEN", "fields": [{"start": 0, "size": 25, "name": "DATALENGTH", "description": "Data length value"}], "description": "data length register", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "DCTRL", "fields": [{"start": 11, "size": 1, "name": "SDIOEN", "description": "SD I/O enable functions"}, {"start": 10, "size": 1, "name": "RWMOD", "description": "Read wait mode"}, {"start": 9, "size": 1, "name": "RWSTOP", "description": "Read wait stop"}, {"start": 8, "size": 1, "name": "RWSTART", "description": "Read wait start"}, {"start": 4, "size": 4, "name": "DBLOCKSIZE", "description": "Data block size"}, {"start": 3, "size": 1, "name": "DMAEN", "description": "DMA enable bit"}, {"start": 2, "size": 1, "name": "DTMODE", "description": "Data transfer mode selection 1: Stream or SDIO multibyte data transfer."}, {"start": 1, "size": 1, "name": "DTDIR", "description": "Data transfer direction selection"}, {"start": 0, "size": 1, "name": "DTEN", "description": "DTEN"}], "description": "data control register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "DCOUNT", "fields": [{"start": 0, "size": 25, "name": "DATACOUNT", "description": "Data count value"}], "description": "data counter register", "access": "read-only", "offset": 48, "size": 32}, {"reset": 0, "name": "STA", "fields": [{"start": 23, "size": 1, "name": "CEATAEND", "description": "CE-ATA command completion signal received for CMD61"}, {"start": 22, "size": 1, "name": "SDIOIT", "description": "SDIO interrupt received"}, {"start": 21, "size": 1, "name": "RXDAVL", "description": "Data available in receive FIFO"}, {"start": 20, "size": 1, "name": "TXDAVL", "description": "Data available in transmit FIFO"}, {"start": 19, "size": 1, "name": "RXFIFOE", "description": "Receive FIFO empty"}, {"start": 18, "size": 1, "name": "TXFIFOE", "description": "Transmit FIFO empty"}, {"start": 17, "size": 1, "name": "RXFIFOF", "description": "Receive FIFO full"}, {"start": 16, "size": 1, "name": "TXFIFOF", "description": "Transmit FIFO full"}, {"start": 15, "size": 1, "name": "RXFIFOHF", "description": "Receive FIFO half full: there are at least 8 words in the FIFO"}, {"start": 14, "size": 1, "name": "TXFIFOHE", "description": "Transmit FIFO half empty: at least 8 words can be written into the FIFO"}, {"start": 13, "size": 1, "name": "RXACT", "description": "Data receive in progress"}, {"start": 12, "size": 1, "name": "TXACT", "description": "Data transmit in progress"}, {"start": 11, "size": 1, "name": "CMDACT", "description": "Command transfer in progress"}, {"start": 10, "size": 1, "name": "DBCKEND", "description": "Data block sent/received (CRC check passed)"}, {"start": 9, "size": 1, "name": "STBITERR", "description": "Start bit not detected on all data signals in wide bus mode"}, {"start": 8, "size": 1, "name": "DATAEND", "description": "Data end (data counter, SDIDCOUNT, is zero)"}, {"start": 7, "size": 1, "name": "CMDSENT", "description": "Command sent (no response required)"}, {"start": 6, "size": 1, "name": "CMDREND", "description": "Command response received (CRC check passed)"}, {"start": 5, "size": 1, "name": "RXOVERR", "description": "Received FIFO overrun error"}, {"start": 4, "size": 1, "name": "TXUNDERR", "description": "Transmit FIFO underrun error"}, {"start": 3, "size": 1, "name": "DTIMEOUT", "description": "Data timeout"}, {"start": 2, "size": 1, "name": "CTIMEOUT", "description": "Command response timeout"}, {"start": 1, "size": 1, "name": "DCRCFAIL", "description": "Data block sent/received (CRC check failed)"}, {"start": 0, "size": 1, "name": "CCRCFAIL", "description": "Command response received (CRC check failed)"}], "description": "status register", "access": "read-only", "offset": 52, "size": 32}, {"reset": 0, "name": "ICR", "fields": [{"start": 23, "size": 1, "name": "CEATAENDC", "description": "CEATAEND flag clear bit"}, {"start": 22, "size": 1, "name": "SDIOITC", "description": "SDIOIT flag clear bit"}, {"start": 10, "size": 1, "name": "DBCKENDC", "description": "DBCKEND flag clear bit"}, {"start": 9, "size": 1, "name": "STBITERRC", "description": "STBITERR flag clear bit"}, {"start": 8, "size": 1, "name": "DATAENDC", "description": "DATAEND flag clear bit"}, {"start": 7, "size": 1, "name": "CMDSENTC", "description": "CMDSENT flag clear bit"}, {"start": 6, "size": 1, "name": "CMDRENDC", "description": "CMDREND flag clear bit"}, {"start": 5, "size": 1, "name": "RXOVERRC", "description": "RXOVERR flag clear bit"}, {"start": 4, "size": 1, "name": "TXUNDERRC", "description": "TXUNDERR flag clear bit"}, {"start": 3, "size": 1, "name": "DTIMEOUTC", "description": "DTIMEOUT flag clear bit"}, {"start": 2, "size": 1, "name": "CTIMEOUTC", "description": "CTIMEOUT flag clear bit"}, {"start": 1, "size": 1, "name": "DCRCFAILC", "description": "DCRCFAIL flag clear bit"}, {"start": 0, "size": 1, "name": "CCRCFAILC", "description": "CCRCFAIL flag clear bit"}], "description": "interrupt clear register", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "MASK", "fields": [{"start": 23, "size": 1, "name": "CEATAENDIE", "description": "CE-ATA command completion signal received interrupt enable"}, {"start": 22, "size": 1, "name": "SDIOITIE", "description": "SDIO mode interrupt received interrupt enable"}, {"start": 21, "size": 1, "name": "RXDAVLIE", "description": "Data available in Rx FIFO interrupt enable"}, {"start": 20, "size": 1, "name": "TXDAVLIE", "description": "Data available in Tx FIFO interrupt enable"}, {"start": 19, "size": 1, "name": "RXFIFOEIE", "description": "Rx FIFO empty interrupt enable"}, {"start": 18, "size": 1, "name": "TXFIFOEIE", "description": "Tx FIFO empty interrupt enable"}, {"start": 17, "size": 1, "name": "RXFIFOFIE", "description": "Rx FIFO full interrupt enable"}, {"start": 16, "size": 1, "name": "TXFIFOFIE", "description": "Tx FIFO full interrupt enable"}, {"start": 15, "size": 1, "name": "RXFIFOHFIE", "description": "Rx FIFO half full interrupt enable"}, {"start": 14, "size": 1, "name": "TXFIFOHEIE", "description": "Tx FIFO half empty interrupt enable"}, {"start": 13, "size": 1, "name": "RXACTIE", "description": "Data receive acting interrupt enable"}, {"start": 12, "size": 1, "name": "TXACTIE", "description": "Data transmit acting interrupt enable"}, {"start": 11, "size": 1, "name": "CMDACTIE", "description": "Command acting interrupt enable"}, {"start": 10, "size": 1, "name": "DBCKENDIE", "description": "Data block end interrupt enable"}, {"start": 9, "size": 1, "name": "STBITERRIE", "description": "Start bit error interrupt enable"}, {"start": 8, "size": 1, "name": "DATAENDIE", "description": "Data end interrupt enable"}, {"start": 7, "size": 1, "name": "CMDSENTIE", "description": "Command sent interrupt enable"}, {"start": 6, "size": 1, "name": "CMDRENDIE", "description": "Command response received interrupt enable"}, {"start": 5, "size": 1, "name": "RXOVERRIE", "description": "Rx FIFO overrun error interrupt enable"}, {"start": 4, "size": 1, "name": "TXUNDERRIE", "description": "Tx FIFO underrun error interrupt enable"}, {"start": 3, "size": 1, "name": "DTIMEOUTIE", "description": "Data timeout interrupt enable"}, {"start": 2, "size": 1, "name": "CTIMEOUTIE", "description": "Command timeout interrupt enable"}, {"start": 1, "size": 1, "name": "DCRCFAILIE", "description": "Data CRC fail interrupt enable"}, {"start": 0, "size": 1, "name": "CCRCFAILIE", "description": "Command CRC fail interrupt enable"}], "description": "mask register", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "FIFOCNT", "fields": [{"start": 0, "size": 24, "name": "FIFOCOUNT", "description": "Remaining number of words to be written to or read from the FIFO."}], "description": "FIFO counter register", "access": "read-only", "offset": 72, "size": 32}, {"reset": 0, "name": "FIFO", "fields": [{"start": 0, "size": 32, "name": "FIFOData", "description": "Receive and transmit FIFO data"}], "description": "data FIFO register", "access": "read-write", "offset": 128, "size": 32}], "base": 1073818624, "description": "Secure digital input/output interface"}, {"group": "ADC", "name": "ADC1", "interrupts": [{"name": "ADC", "value": 18, "description": "ADC1 global interrupt"}], "registers": [{"reset": 0, "name": "SR", "fields": [{"start": 5, "size": 1, "name": "OVR", "description": "Overrun"}, {"start": 4, "size": 1, "name": "STRT", "description": "Regular channel start flag"}, {"start": 3, "size": 1, "name": "JSTRT", "description": "Injected channel start flag"}, {"start": 2, "size": 1, "name": "JEOC", "description": "Injected channel end of conversion"}, {"start": 1, "size": 1, "name": "EOC", "description": "Regular channel end of conversion"}, {"start": 0, "size": 1, "name": "AWD", "description": "Analog watchdog flag"}], "description": "status register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR1", "fields": [{"start": 26, "size": 1, "name": "OVRIE", "description": "Overrun interrupt enable"}, {"start": 24, "size": 2, "name": "RES", "description": "Resolution"}, {"start": 23, "size": 1, "name": "AWDEN", "description": "Analog watchdog enable on regular channels"}, {"start": 22, "size": 1, "name": "JAWDEN", "description": "Analog watchdog enable on injected channels"}, {"start": 13, "size": 3, "name": "DISCNUM", "description": "Discontinuous mode channel count"}, {"start": 12, "size": 1, "name": "JDISCEN", "description": "Discontinuous mode on injected channels"}, {"start": 11, "size": 1, "name": "DISCEN", "description": "Discontinuous mode on regular channels"}, {"start": 10, "size": 1, "name": "JAUTO", "description": "Automatic injected group conversion"}, {"start": 9, "size": 1, "name": "AWDSGL", "description": "Enable the watchdog on a single channel in scan mode"}, {"start": 8, "size": 1, "name": "SCAN", "description": "Scan mode"}, {"start": 7, "size": 1, "name": "JEOCIE", "description": "Interrupt enable for injected channels"}, {"start": 6, "size": 1, "name": "AWDIE", "description": "Analog watchdog interrupt enable"}, {"start": 5, "size": 1, "name": "EOCIE", "description": "Interrupt enable for EOC"}, {"start": 0, "size": 5, "name": "AWDCH", "description": "Analog watchdog channel select bits"}], "description": "control register 1", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 30, "size": 1, "name": "SWSTART", "description": "Start conversion of regular channels"}, {"start": 28, "size": 2, "name": "EXTEN", "description": "External trigger enable for regular channels"}, {"start": 24, "size": 4, "name": "EXTSEL", "description": "External event select for regular group"}, {"start": 22, "size": 1, "name": "JSWSTART", "description": "Start conversion of injected channels"}, {"start": 20, "size": 2, "name": "JEXTEN", "description": "External trigger enable for injected channels"}, {"start": 16, "size": 4, "name": "JEXTSEL", "description": "External event select for injected group"}, {"start": 11, "size": 1, "name": "ALIGN", "description": "Data alignment"}, {"start": 10, "size": 1, "name": "EOCS", "description": "End of conversion selection"}, {"start": 9, "size": 1, "name": "DDS", "description": "DMA disable selection (for single ADC mode)"}, {"start": 8, "size": 1, "name": "DMA", "description": "Direct memory access mode (for single ADC mode)"}, {"start": 1, "size": 1, "name": "CONT", "description": "Continuous conversion"}, {"start": 0, "size": 1, "name": "ADON", "description": "A/D Converter ON / OFF"}], "description": "control register 2", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "SMPR1", "fields": [{"start": 0, "size": 32, "name": "SMPx_x", "description": "Sample time bits"}], "description": "sample time register 1", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SMPR2", "fields": [{"start": 0, "size": 32, "name": "SMPx_x", "description": "Sample time bits"}], "description": "sample time register 2", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "JOFR1", "fields": [{"start": 0, "size": 12, "name": "JOFFSET1", "description": "Data offset for injected channel x"}], "description": "injected channel data offset register x", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "JOFR2", "fields": [{"start": 0, "size": 12, "name": "JOFFSET2", "description": "Data offset for injected channel x"}], "description": "injected channel data offset register x", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "JOFR3", "fields": [{"start": 0, "size": 12, "name": "JOFFSET3", "description": "Data offset for injected channel x"}], "description": "injected channel data offset register x", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "JOFR4", "fields": [{"start": 0, "size": 12, "name": "JOFFSET4", "description": "Data offset for injected channel x"}], "description": "injected channel data offset register x", "access": "read-write", "offset": 32, "size": 32}, {"reset": 4095, "name": "HTR", "fields": [{"start": 0, "size": 12, "name": "HT", "description": "Analog watchdog higher threshold"}], "description": "watchdog higher threshold register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "LTR", "fields": [{"start": 0, "size": 12, "name": "LT", "description": "Analog watchdog lower threshold"}], "description": "watchdog lower threshold register", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "SQR1", "fields": [{"start": 20, "size": 4, "name": "L", "description": "Regular channel sequence length"}, {"start": 15, "size": 5, "name": "SQ16", "description": "16th conversion in regular sequence"}, {"start": 10, "size": 5, "name": "SQ15", "description": "15th conversion in regular sequence"}, {"start": 5, "size": 5, "name": "SQ14", "description": "14th conversion in regular sequence"}, {"start": 0, "size": 5, "name": "SQ13", "description": "13th conversion in regular sequence"}], "description": "regular sequence register 1", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "SQR2", "fields": [{"start": 25, "size": 5, "name": "SQ12", "description": "12th conversion in regular sequence"}, {"start": 20, "size": 5, "name": "SQ11", "description": "11th conversion in regular sequence"}, {"start": 15, "size": 5, "name": "SQ10", "description": "10th conversion in regular sequence"}, {"start": 10, "size": 5, "name": "SQ9", "description": "9th conversion in regular sequence"}, {"start": 5, "size": 5, "name": "SQ8", "description": "8th conversion in regular sequence"}, {"start": 0, "size": 5, "name": "SQ7", "description": "7th conversion in regular sequence"}], "description": "regular sequence register 2", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "SQR3", "fields": [{"start": 25, "size": 5, "name": "SQ6", "description": "6th conversion in regular sequence"}, {"start": 20, "size": 5, "name": "SQ5", "description": "5th conversion in regular sequence"}, {"start": 15, "size": 5, "name": "SQ4", "description": "4th conversion in regular sequence"}, {"start": 10, "size": 5, "name": "SQ3", "description": "3rd conversion in regular sequence"}, {"start": 5, "size": 5, "name": "SQ2", "description": "2nd conversion in regular sequence"}, {"start": 0, "size": 5, "name": "SQ1", "description": "1st conversion in regular sequence"}], "description": "regular sequence register 3", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "JSQR", "fields": [{"start": 20, "size": 2, "name": "JL", "description": "Injected sequence length"}, {"start": 15, "size": 5, "name": "JSQ4", "description": "4th conversion in injected sequence"}, {"start": 10, "size": 5, "name": "JSQ3", "description": "3rd conversion in injected sequence"}, {"start": 5, "size": 5, "name": "JSQ2", "description": "2nd conversion in injected sequence"}, {"start": 0, "size": 5, "name": "JSQ1", "description": "1st conversion in injected sequence"}], "description": "injected sequence register", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "JDR1", "fields": [{"start": 0, "size": 16, "name": "JDATA", "description": "Injected data"}], "description": "injected data register x", "access": "read-only", "offset": 60, "size": 32}, {"reset": 0, "name": "JDR2", "fields": [{"start": 0, "size": 16, "name": "JDATA", "description": "Injected data"}], "description": "injected data register x", "access": "read-only", "offset": 64, "size": 32}, {"reset": 0, "name": "JDR3", "fields": [{"start": 0, "size": 16, "name": "JDATA", "description": "Injected data"}], "description": "injected data register x", "access": "read-only", "offset": 68, "size": 32}, {"reset": 0, "name": "JDR4", "fields": [{"start": 0, "size": 16, "name": "JDATA", "description": "Injected data"}], "description": "injected data register x", "access": "read-only", "offset": 72, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "DATA", "description": "Regular data"}], "description": "regular data register", "access": "read-only", "offset": 76, "size": 32}], "base": 1073815552, "description": "Analog-to-digital converter"}, {"group": "ADC", "name": "ADC2", "interrupts": [{"name": "ADC", "value": 18, "description": "ADC2 global interrupts"}], "registers": [{"reset": 0, "name": "SR", "fields": [{"start": 5, "size": 1, "name": "OVR", "description": "Overrun"}, {"start": 4, "size": 1, "name": "STRT", "description": "Regular channel start flag"}, {"start": 3, "size": 1, "name": "JSTRT", "description": "Injected channel start flag"}, {"start": 2, "size": 1, "name": "JEOC", "description": "Injected channel end of conversion"}, {"start": 1, "size": 1, "name": "EOC", "description": "Regular channel end of conversion"}, {"start": 0, "size": 1, "name": "AWD", "description": "Analog watchdog flag"}], "description": "status register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR1", "fields": [{"start": 26, "size": 1, "name": "OVRIE", "description": "Overrun interrupt enable"}, {"start": 24, "size": 2, "name": "RES", "description": "Resolution"}, {"start": 23, "size": 1, "name": "AWDEN", "description": "Analog watchdog enable on regular channels"}, {"start": 22, "size": 1, "name": "JAWDEN", "description": "Analog watchdog enable on injected channels"}, {"start": 13, "size": 3, "name": "DISCNUM", "description": "Discontinuous mode channel count"}, {"start": 12, "size": 1, "name": "JDISCEN", "description": "Discontinuous mode on injected channels"}, {"start": 11, "size": 1, "name": "DISCEN", "description": "Discontinuous mode on regular channels"}, {"start": 10, "size": 1, "name": "JAUTO", "description": "Automatic injected group conversion"}, {"start": 9, "size": 1, "name": "AWDSGL", "description": "Enable the watchdog on a single channel in scan mode"}, {"start": 8, "size": 1, "name": "SCAN", "description": "Scan mode"}, {"start": 7, "size": 1, "name": "JEOCIE", "description": "Interrupt enable for injected channels"}, {"start": 6, "size": 1, "name": "AWDIE", "description": "Analog watchdog interrupt enable"}, {"start": 5, "size": 1, "name": "EOCIE", "description": "Interrupt enable for EOC"}, {"start": 0, "size": 5, "name": "AWDCH", "description": "Analog watchdog channel select bits"}], "description": "control register 1", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 30, "size": 1, "name": "SWSTART", "description": "Start conversion of regular channels"}, {"start": 28, "size": 2, "name": "EXTEN", "description": "External trigger enable for regular channels"}, {"start": 24, "size": 4, "name": "EXTSEL", "description": "External event select for regular group"}, {"start": 22, "size": 1, "name": "JSWSTART", "description": "Start conversion of injected channels"}, {"start": 20, "size": 2, "name": "JEXTEN", "description": "External trigger enable for injected channels"}, {"start": 16, "size": 4, "name": "JEXTSEL", "description": "External event select for injected group"}, {"start": 11, "size": 1, "name": "ALIGN", "description": "Data alignment"}, {"start": 10, "size": 1, "name": "EOCS", "description": "End of conversion selection"}, {"start": 9, "size": 1, "name": "DDS", "description": "DMA disable selection (for single ADC mode)"}, {"start": 8, "size": 1, "name": "DMA", "description": "Direct memory access mode (for single ADC mode)"}, {"start": 1, "size": 1, "name": "CONT", "description": "Continuous conversion"}, {"start": 0, "size": 1, "name": "ADON", "description": "A/D Converter ON / OFF"}], "description": "control register 2", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "SMPR1", "fields": [{"start": 0, "size": 32, "name": "SMPx_x", "description": "Sample time bits"}], "description": "sample time register 1", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SMPR2", "fields": [{"start": 0, "size": 32, "name": "SMPx_x", "description": "Sample time bits"}], "description": "sample time register 2", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "JOFR1", "fields": [{"start": 0, "size": 12, "name": "JOFFSET1", "description": "Data offset for injected channel x"}], "description": "injected channel data offset register x", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "JOFR2", "fields": [{"start": 0, "size": 12, "name": "JOFFSET2", "description": "Data offset for injected channel x"}], "description": "injected channel data offset register x", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "JOFR3", "fields": [{"start": 0, "size": 12, "name": "JOFFSET3", "description": "Data offset for injected channel x"}], "description": "injected channel data offset register x", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "JOFR4", "fields": [{"start": 0, "size": 12, "name": "JOFFSET4", "description": "Data offset for injected channel x"}], "description": "injected channel data offset register x", "access": "read-write", "offset": 32, "size": 32}, {"reset": 4095, "name": "HTR", "fields": [{"start": 0, "size": 12, "name": "HT", "description": "Analog watchdog higher threshold"}], "description": "watchdog higher threshold register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "LTR", "fields": [{"start": 0, "size": 12, "name": "LT", "description": "Analog watchdog lower threshold"}], "description": "watchdog lower threshold register", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "SQR1", "fields": [{"start": 20, "size": 4, "name": "L", "description": "Regular channel sequence length"}, {"start": 15, "size": 5, "name": "SQ16", "description": "16th conversion in regular sequence"}, {"start": 10, "size": 5, "name": "SQ15", "description": "15th conversion in regular sequence"}, {"start": 5, "size": 5, "name": "SQ14", "description": "14th conversion in regular sequence"}, {"start": 0, "size": 5, "name": "SQ13", "description": "13th conversion in regular sequence"}], "description": "regular sequence register 1", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "SQR2", "fields": [{"start": 25, "size": 5, "name": "SQ12", "description": "12th conversion in regular sequence"}, {"start": 20, "size": 5, "name": "SQ11", "description": "11th conversion in regular sequence"}, {"start": 15, "size": 5, "name": "SQ10", "description": "10th conversion in regular sequence"}, {"start": 10, "size": 5, "name": "SQ9", "description": "9th conversion in regular sequence"}, {"start": 5, "size": 5, "name": "SQ8", "description": "8th conversion in regular sequence"}, {"start": 0, "size": 5, "name": "SQ7", "description": "7th conversion in regular sequence"}], "description": "regular sequence register 2", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "SQR3", "fields": [{"start": 25, "size": 5, "name": "SQ6", "description": "6th conversion in regular sequence"}, {"start": 20, "size": 5, "name": "SQ5", "description": "5th conversion in regular sequence"}, {"start": 15, "size": 5, "name": "SQ4", "description": "4th conversion in regular sequence"}, {"start": 10, "size": 5, "name": "SQ3", "description": "3rd conversion in regular sequence"}, {"start": 5, "size": 5, "name": "SQ2", "description": "2nd conversion in regular sequence"}, {"start": 0, "size": 5, "name": "SQ1", "description": "1st conversion in regular sequence"}], "description": "regular sequence register 3", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "JSQR", "fields": [{"start": 20, "size": 2, "name": "JL", "description": "Injected sequence length"}, {"start": 15, "size": 5, "name": "JSQ4", "description": "4th conversion in injected sequence"}, {"start": 10, "size": 5, "name": "JSQ3", "description": "3rd conversion in injected sequence"}, {"start": 5, "size": 5, "name": "JSQ2", "description": "2nd conversion in injected sequence"}, {"start": 0, "size": 5, "name": "JSQ1", "description": "1st conversion in injected sequence"}], "description": "injected sequence register", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "JDR1", "fields": [{"start": 0, "size": 16, "name": "JDATA", "description": "Injected data"}], "description": "injected data register x", "access": "read-only", "offset": 60, "size": 32}, {"reset": 0, "name": "JDR2", "fields": [{"start": 0, "size": 16, "name": "JDATA", "description": "Injected data"}], "description": "injected data register x", "access": "read-only", "offset": 64, "size": 32}, {"reset": 0, "name": "JDR3", "fields": [{"start": 0, "size": 16, "name": "JDATA", "description": "Injected data"}], "description": "injected data register x", "access": "read-only", "offset": 68, "size": 32}, {"reset": 0, "name": "JDR4", "fields": [{"start": 0, "size": 16, "name": "JDATA", "description": "Injected data"}], "description": "injected data register x", "access": "read-only", "offset": 72, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "DATA", "description": "Regular data"}], "description": "regular data register", "access": "read-only", "offset": 76, "size": 32}], "base": 1073815808, "description": "Analog-to-digital converter"}, {"group": "ADC", "name": "ADC3", "interrupts": [{"name": "ADC", "value": 18, "description": "ADC3 global interrupts"}], "registers": [{"reset": 0, "name": "SR", "fields": [{"start": 5, "size": 1, "name": "OVR", "description": "Overrun"}, {"start": 4, "size": 1, "name": "STRT", "description": "Regular channel start flag"}, {"start": 3, "size": 1, "name": "JSTRT", "description": "Injected channel start flag"}, {"start": 2, "size": 1, "name": "JEOC", "description": "Injected channel end of conversion"}, {"start": 1, "size": 1, "name": "EOC", "description": "Regular channel end of conversion"}, {"start": 0, "size": 1, "name": "AWD", "description": "Analog watchdog flag"}], "description": "status register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR1", "fields": [{"start": 26, "size": 1, "name": "OVRIE", "description": "Overrun interrupt enable"}, {"start": 24, "size": 2, "name": "RES", "description": "Resolution"}, {"start": 23, "size": 1, "name": "AWDEN", "description": "Analog watchdog enable on regular channels"}, {"start": 22, "size": 1, "name": "JAWDEN", "description": "Analog watchdog enable on injected channels"}, {"start": 13, "size": 3, "name": "DISCNUM", "description": "Discontinuous mode channel count"}, {"start": 12, "size": 1, "name": "JDISCEN", "description": "Discontinuous mode on injected channels"}, {"start": 11, "size": 1, "name": "DISCEN", "description": "Discontinuous mode on regular channels"}, {"start": 10, "size": 1, "name": "JAUTO", "description": "Automatic injected group conversion"}, {"start": 9, "size": 1, "name": "AWDSGL", "description": "Enable the watchdog on a single channel in scan mode"}, {"start": 8, "size": 1, "name": "SCAN", "description": "Scan mode"}, {"start": 7, "size": 1, "name": "JEOCIE", "description": "Interrupt enable for injected channels"}, {"start": 6, "size": 1, "name": "AWDIE", "description": "Analog watchdog interrupt enable"}, {"start": 5, "size": 1, "name": "EOCIE", "description": "Interrupt enable for EOC"}, {"start": 0, "size": 5, "name": "AWDCH", "description": "Analog watchdog channel select bits"}], "description": "control register 1", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 30, "size": 1, "name": "SWSTART", "description": "Start conversion of regular channels"}, {"start": 28, "size": 2, "name": "EXTEN", "description": "External trigger enable for regular channels"}, {"start": 24, "size": 4, "name": "EXTSEL", "description": "External event select for regular group"}, {"start": 22, "size": 1, "name": "JSWSTART", "description": "Start conversion of injected channels"}, {"start": 20, "size": 2, "name": "JEXTEN", "description": "External trigger enable for injected channels"}, {"start": 16, "size": 4, "name": "JEXTSEL", "description": "External event select for injected group"}, {"start": 11, "size": 1, "name": "ALIGN", "description": "Data alignment"}, {"start": 10, "size": 1, "name": "EOCS", "description": "End of conversion selection"}, {"start": 9, "size": 1, "name": "DDS", "description": "DMA disable selection (for single ADC mode)"}, {"start": 8, "size": 1, "name": "DMA", "description": "Direct memory access mode (for single ADC mode)"}, {"start": 1, "size": 1, "name": "CONT", "description": "Continuous conversion"}, {"start": 0, "size": 1, "name": "ADON", "description": "A/D Converter ON / OFF"}], "description": "control register 2", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "SMPR1", "fields": [{"start": 0, "size": 32, "name": "SMPx_x", "description": "Sample time bits"}], "description": "sample time register 1", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SMPR2", "fields": [{"start": 0, "size": 32, "name": "SMPx_x", "description": "Sample time bits"}], "description": "sample time register 2", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "JOFR1", "fields": [{"start": 0, "size": 12, "name": "JOFFSET1", "description": "Data offset for injected channel x"}], "description": "injected channel data offset register x", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "JOFR2", "fields": [{"start": 0, "size": 12, "name": "JOFFSET2", "description": "Data offset for injected channel x"}], "description": "injected channel data offset register x", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "JOFR3", "fields": [{"start": 0, "size": 12, "name": "JOFFSET3", "description": "Data offset for injected channel x"}], "description": "injected channel data offset register x", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "JOFR4", "fields": [{"start": 0, "size": 12, "name": "JOFFSET4", "description": "Data offset for injected channel x"}], "description": "injected channel data offset register x", "access": "read-write", "offset": 32, "size": 32}, {"reset": 4095, "name": "HTR", "fields": [{"start": 0, "size": 12, "name": "HT", "description": "Analog watchdog higher threshold"}], "description": "watchdog higher threshold register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "LTR", "fields": [{"start": 0, "size": 12, "name": "LT", "description": "Analog watchdog lower threshold"}], "description": "watchdog lower threshold register", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "SQR1", "fields": [{"start": 20, "size": 4, "name": "L", "description": "Regular channel sequence length"}, {"start": 15, "size": 5, "name": "SQ16", "description": "16th conversion in regular sequence"}, {"start": 10, "size": 5, "name": "SQ15", "description": "15th conversion in regular sequence"}, {"start": 5, "size": 5, "name": "SQ14", "description": "14th conversion in regular sequence"}, {"start": 0, "size": 5, "name": "SQ13", "description": "13th conversion in regular sequence"}], "description": "regular sequence register 1", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "SQR2", "fields": [{"start": 25, "size": 5, "name": "SQ12", "description": "12th conversion in regular sequence"}, {"start": 20, "size": 5, "name": "SQ11", "description": "11th conversion in regular sequence"}, {"start": 15, "size": 5, "name": "SQ10", "description": "10th conversion in regular sequence"}, {"start": 10, "size": 5, "name": "SQ9", "description": "9th conversion in regular sequence"}, {"start": 5, "size": 5, "name": "SQ8", "description": "8th conversion in regular sequence"}, {"start": 0, "size": 5, "name": "SQ7", "description": "7th conversion in regular sequence"}], "description": "regular sequence register 2", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "SQR3", "fields": [{"start": 25, "size": 5, "name": "SQ6", "description": "6th conversion in regular sequence"}, {"start": 20, "size": 5, "name": "SQ5", "description": "5th conversion in regular sequence"}, {"start": 15, "size": 5, "name": "SQ4", "description": "4th conversion in regular sequence"}, {"start": 10, "size": 5, "name": "SQ3", "description": "3rd conversion in regular sequence"}, {"start": 5, "size": 5, "name": "SQ2", "description": "2nd conversion in regular sequence"}, {"start": 0, "size": 5, "name": "SQ1", "description": "1st conversion in regular sequence"}], "description": "regular sequence register 3", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "JSQR", "fields": [{"start": 20, "size": 2, "name": "JL", "description": "Injected sequence length"}, {"start": 15, "size": 5, "name": "JSQ4", "description": "4th conversion in injected sequence"}, {"start": 10, "size": 5, "name": "JSQ3", "description": "3rd conversion in injected sequence"}, {"start": 5, "size": 5, "name": "JSQ2", "description": "2nd conversion in injected sequence"}, {"start": 0, "size": 5, "name": "JSQ1", "description": "1st conversion in injected sequence"}], "description": "injected sequence register", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "JDR1", "fields": [{"start": 0, "size": 16, "name": "JDATA", "description": "Injected data"}], "description": "injected data register x", "access": "read-only", "offset": 60, "size": 32}, {"reset": 0, "name": "JDR2", "fields": [{"start": 0, "size": 16, "name": "JDATA", "description": "Injected data"}], "description": "injected data register x", "access": "read-only", "offset": 64, "size": 32}, {"reset": 0, "name": "JDR3", "fields": [{"start": 0, "size": 16, "name": "JDATA", "description": "Injected data"}], "description": "injected data register x", "access": "read-only", "offset": 68, "size": 32}, {"reset": 0, "name": "JDR4", "fields": [{"start": 0, "size": 16, "name": "JDATA", "description": "Injected data"}], "description": "injected data register x", "access": "read-only", "offset": 72, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 16, "name": "DATA", "description": "Regular data"}], "description": "regular data register", "access": "read-only", "offset": 76, "size": 32}], "base": 1073816064, "description": "Analog-to-digital converter"}, {"group": "USART", "name": "USART6", "interrupts": [{"name": "USART6", "value": 71, "description": "USART6 global interrupt"}], "registers": [{"reset": 12582912, "name": "SR", "fields": [{"start": 9, "size": 1, "name": "CTS", "description": "CTS flag"}, {"start": 8, "size": 1, "name": "LBD", "description": "LIN break detection flag"}, {"start": 7, "size": 1, "name": "TXE", "description": "Transmit data register empty"}, {"start": 6, "size": 1, "name": "TC", "description": "Transmission complete"}, {"start": 5, "size": 1, "name": "RXNE", "description": "Read data register not empty"}, {"start": 4, "size": 1, "name": "IDLE", "description": "IDLE line detected"}, {"start": 3, "size": 1, "name": "ORE", "description": "Overrun error"}, {"start": 2, "size": 1, "name": "NF", "description": "Noise detected flag"}, {"start": 1, "size": 1, "name": "FE", "description": "Framing error"}, {"start": 0, "size": 1, "name": "PE", "description": "Parity error"}], "description": "Status register", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 9, "name": "DR", "description": "Data value"}], "description": "Data register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 4, "size": 12, "name": "DIV_Mantissa", "description": "mantissa of USARTDIV"}, {"start": 0, "size": 4, "name": "DIV_Fraction", "description": "fraction of USARTDIV"}], "description": "Baud rate register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "OVER8", "description": "Oversampling mode"}, {"start": 13, "size": 1, "name": "UE", "description": "USART enable"}, {"start": 12, "size": 1, "name": "M", "description": "Word length"}, {"start": 11, "size": 1, "name": "WAKE", "description": "Wakeup method"}, {"start": 10, "size": 1, "name": "PCE", "description": "Parity control enable"}, {"start": 9, "size": 1, "name": "PS", "description": "Parity selection"}, {"start": 8, "size": 1, "name": "PEIE", "description": "PE interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "TXE interrupt enable"}, {"start": 6, "size": 1, "name": "TCIE", "description": "Transmission complete interrupt enable"}, {"start": 5, "size": 1, "name": "RXNEIE", "description": "RXNE interrupt enable"}, {"start": 4, "size": 1, "name": "IDLEIE", "description": "IDLE interrupt enable"}, {"start": 3, "size": 1, "name": "TE", "description": "Transmitter enable"}, {"start": 2, "size": 1, "name": "RE", "description": "Receiver enable"}, {"start": 1, "size": 1, "name": "RWU", "description": "Receiver wakeup"}, {"start": 0, "size": 1, "name": "SBK", "description": "Send break"}], "description": "Control register 1", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 14, "size": 1, "name": "LINEN", "description": "LIN mode enable"}, {"start": 12, "size": 2, "name": "STOP", "description": "STOP bits"}, {"start": 11, "size": 1, "name": "CLKEN", "description": "Clock enable"}, {"start": 10, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 9, "size": 1, "name": "CPHA", "description": "Clock phase"}, {"start": 8, "size": 1, "name": "LBCL", "description": "Last bit clock pulse"}, {"start": 6, "size": 1, "name": "LBDIE", "description": "LIN break detection interrupt enable"}, {"start": 5, "size": 1, "name": "LBDL", "description": "lin break detection length"}, {"start": 0, "size": 4, "name": "ADD", "description": "Address of the USART node"}], "description": "Control register 2", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "CR3", "fields": [{"start": 11, "size": 1, "name": "ONEBIT", "description": "One sample bit method enable"}, {"start": 10, "size": 1, "name": "CTSIE", "description": "CTS interrupt enable"}, {"start": 9, "size": 1, "name": "CTSE", "description": "CTS enable"}, {"start": 8, "size": 1, "name": "RTSE", "description": "RTS enable"}, {"start": 7, "size": 1, "name": "DMAT", "description": "DMA enable transmitter"}, {"start": 6, "size": 1, "name": "DMAR", "description": "DMA enable receiver"}, {"start": 5, "size": 1, "name": "SCEN", "description": "Smartcard mode enable"}, {"start": 4, "size": 1, "name": "NACK", "description": "Smartcard NACK enable"}, {"start": 3, "size": 1, "name": "HDSEL", "description": "Half-duplex selection"}, {"start": 2, "size": 1, "name": "IRLP", "description": "IrDA low-power"}, {"start": 1, "size": 1, "name": "IREN", "description": "IrDA mode enable"}, {"start": 0, "size": 1, "name": "EIE", "description": "Error interrupt enable"}], "description": "Control register 3", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "GTPR", "fields": [{"start": 8, "size": 8, "name": "GT", "description": "Guard time value"}, {"start": 0, "size": 8, "name": "PSC", "description": "Prescaler value"}], "description": "Guard time and prescaler register", "access": "read-write", "offset": 24, "size": 32}], "base": 1073812480, "description": "Universal synchronous asynchronous receiver transmitter"}, {"group": "USART", "name": "USART1", "interrupts": [{"name": "USART1", "value": 37, "description": "USART1 global interrupt"}], "registers": [{"reset": 12582912, "name": "SR", "fields": [{"start": 9, "size": 1, "name": "CTS", "description": "CTS flag"}, {"start": 8, "size": 1, "name": "LBD", "description": "LIN break detection flag"}, {"start": 7, "size": 1, "name": "TXE", "description": "Transmit data register empty"}, {"start": 6, "size": 1, "name": "TC", "description": "Transmission complete"}, {"start": 5, "size": 1, "name": "RXNE", "description": "Read data register not empty"}, {"start": 4, "size": 1, "name": "IDLE", "description": "IDLE line detected"}, {"start": 3, "size": 1, "name": "ORE", "description": "Overrun error"}, {"start": 2, "size": 1, "name": "NF", "description": "Noise detected flag"}, {"start": 1, "size": 1, "name": "FE", "description": "Framing error"}, {"start": 0, "size": 1, "name": "PE", "description": "Parity error"}], "description": "Status register", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 9, "name": "DR", "description": "Data value"}], "description": "Data register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 4, "size": 12, "name": "DIV_Mantissa", "description": "mantissa of USARTDIV"}, {"start": 0, "size": 4, "name": "DIV_Fraction", "description": "fraction of USARTDIV"}], "description": "Baud rate register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "OVER8", "description": "Oversampling mode"}, {"start": 13, "size": 1, "name": "UE", "description": "USART enable"}, {"start": 12, "size": 1, "name": "M", "description": "Word length"}, {"start": 11, "size": 1, "name": "WAKE", "description": "Wakeup method"}, {"start": 10, "size": 1, "name": "PCE", "description": "Parity control enable"}, {"start": 9, "size": 1, "name": "PS", "description": "Parity selection"}, {"start": 8, "size": 1, "name": "PEIE", "description": "PE interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "TXE interrupt enable"}, {"start": 6, "size": 1, "name": "TCIE", "description": "Transmission complete interrupt enable"}, {"start": 5, "size": 1, "name": "RXNEIE", "description": "RXNE interrupt enable"}, {"start": 4, "size": 1, "name": "IDLEIE", "description": "IDLE interrupt enable"}, {"start": 3, "size": 1, "name": "TE", "description": "Transmitter enable"}, {"start": 2, "size": 1, "name": "RE", "description": "Receiver enable"}, {"start": 1, "size": 1, "name": "RWU", "description": "Receiver wakeup"}, {"start": 0, "size": 1, "name": "SBK", "description": "Send break"}], "description": "Control register 1", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 14, "size": 1, "name": "LINEN", "description": "LIN mode enable"}, {"start": 12, "size": 2, "name": "STOP", "description": "STOP bits"}, {"start": 11, "size": 1, "name": "CLKEN", "description": "Clock enable"}, {"start": 10, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 9, "size": 1, "name": "CPHA", "description": "Clock phase"}, {"start": 8, "size": 1, "name": "LBCL", "description": "Last bit clock pulse"}, {"start": 6, "size": 1, "name": "LBDIE", "description": "LIN break detection interrupt enable"}, {"start": 5, "size": 1, "name": "LBDL", "description": "lin break detection length"}, {"start": 0, "size": 4, "name": "ADD", "description": "Address of the USART node"}], "description": "Control register 2", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "CR3", "fields": [{"start": 11, "size": 1, "name": "ONEBIT", "description": "One sample bit method enable"}, {"start": 10, "size": 1, "name": "CTSIE", "description": "CTS interrupt enable"}, {"start": 9, "size": 1, "name": "CTSE", "description": "CTS enable"}, {"start": 8, "size": 1, "name": "RTSE", "description": "RTS enable"}, {"start": 7, "size": 1, "name": "DMAT", "description": "DMA enable transmitter"}, {"start": 6, "size": 1, "name": "DMAR", "description": "DMA enable receiver"}, {"start": 5, "size": 1, "name": "SCEN", "description": "Smartcard mode enable"}, {"start": 4, "size": 1, "name": "NACK", "description": "Smartcard NACK enable"}, {"start": 3, "size": 1, "name": "HDSEL", "description": "Half-duplex selection"}, {"start": 2, "size": 1, "name": "IRLP", "description": "IrDA low-power"}, {"start": 1, "size": 1, "name": "IREN", "description": "IrDA mode enable"}, {"start": 0, "size": 1, "name": "EIE", "description": "Error interrupt enable"}], "description": "Control register 3", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "GTPR", "fields": [{"start": 8, "size": 8, "name": "GT", "description": "Guard time value"}, {"start": 0, "size": 8, "name": "PSC", "description": "Prescaler value"}], "description": "Guard time and prescaler register", "access": "read-write", "offset": 24, "size": 32}], "base": 1073811456, "description": "Universal synchronous asynchronous receiver transmitter"}, {"group": "USART", "name": "USART2", "interrupts": [{"name": "USART2", "value": 38, "description": "USART2 global interrupt"}], "registers": [{"reset": 12582912, "name": "SR", "fields": [{"start": 9, "size": 1, "name": "CTS", "description": "CTS flag"}, {"start": 8, "size": 1, "name": "LBD", "description": "LIN break detection flag"}, {"start": 7, "size": 1, "name": "TXE", "description": "Transmit data register empty"}, {"start": 6, "size": 1, "name": "TC", "description": "Transmission complete"}, {"start": 5, "size": 1, "name": "RXNE", "description": "Read data register not empty"}, {"start": 4, "size": 1, "name": "IDLE", "description": "IDLE line detected"}, {"start": 3, "size": 1, "name": "ORE", "description": "Overrun error"}, {"start": 2, "size": 1, "name": "NF", "description": "Noise detected flag"}, {"start": 1, "size": 1, "name": "FE", "description": "Framing error"}, {"start": 0, "size": 1, "name": "PE", "description": "Parity error"}], "description": "Status register", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 9, "name": "DR", "description": "Data value"}], "description": "Data register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 4, "size": 12, "name": "DIV_Mantissa", "description": "mantissa of USARTDIV"}, {"start": 0, "size": 4, "name": "DIV_Fraction", "description": "fraction of USARTDIV"}], "description": "Baud rate register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "OVER8", "description": "Oversampling mode"}, {"start": 13, "size": 1, "name": "UE", "description": "USART enable"}, {"start": 12, "size": 1, "name": "M", "description": "Word length"}, {"start": 11, "size": 1, "name": "WAKE", "description": "Wakeup method"}, {"start": 10, "size": 1, "name": "PCE", "description": "Parity control enable"}, {"start": 9, "size": 1, "name": "PS", "description": "Parity selection"}, {"start": 8, "size": 1, "name": "PEIE", "description": "PE interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "TXE interrupt enable"}, {"start": 6, "size": 1, "name": "TCIE", "description": "Transmission complete interrupt enable"}, {"start": 5, "size": 1, "name": "RXNEIE", "description": "RXNE interrupt enable"}, {"start": 4, "size": 1, "name": "IDLEIE", "description": "IDLE interrupt enable"}, {"start": 3, "size": 1, "name": "TE", "description": "Transmitter enable"}, {"start": 2, "size": 1, "name": "RE", "description": "Receiver enable"}, {"start": 1, "size": 1, "name": "RWU", "description": "Receiver wakeup"}, {"start": 0, "size": 1, "name": "SBK", "description": "Send break"}], "description": "Control register 1", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 14, "size": 1, "name": "LINEN", "description": "LIN mode enable"}, {"start": 12, "size": 2, "name": "STOP", "description": "STOP bits"}, {"start": 11, "size": 1, "name": "CLKEN", "description": "Clock enable"}, {"start": 10, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 9, "size": 1, "name": "CPHA", "description": "Clock phase"}, {"start": 8, "size": 1, "name": "LBCL", "description": "Last bit clock pulse"}, {"start": 6, "size": 1, "name": "LBDIE", "description": "LIN break detection interrupt enable"}, {"start": 5, "size": 1, "name": "LBDL", "description": "lin break detection length"}, {"start": 0, "size": 4, "name": "ADD", "description": "Address of the USART node"}], "description": "Control register 2", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "CR3", "fields": [{"start": 11, "size": 1, "name": "ONEBIT", "description": "One sample bit method enable"}, {"start": 10, "size": 1, "name": "CTSIE", "description": "CTS interrupt enable"}, {"start": 9, "size": 1, "name": "CTSE", "description": "CTS enable"}, {"start": 8, "size": 1, "name": "RTSE", "description": "RTS enable"}, {"start": 7, "size": 1, "name": "DMAT", "description": "DMA enable transmitter"}, {"start": 6, "size": 1, "name": "DMAR", "description": "DMA enable receiver"}, {"start": 5, "size": 1, "name": "SCEN", "description": "Smartcard mode enable"}, {"start": 4, "size": 1, "name": "NACK", "description": "Smartcard NACK enable"}, {"start": 3, "size": 1, "name": "HDSEL", "description": "Half-duplex selection"}, {"start": 2, "size": 1, "name": "IRLP", "description": "IrDA low-power"}, {"start": 1, "size": 1, "name": "IREN", "description": "IrDA mode enable"}, {"start": 0, "size": 1, "name": "EIE", "description": "Error interrupt enable"}], "description": "Control register 3", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "GTPR", "fields": [{"start": 8, "size": 8, "name": "GT", "description": "Guard time value"}, {"start": 0, "size": 8, "name": "PSC", "description": "Prescaler value"}], "description": "Guard time and prescaler register", "access": "read-write", "offset": 24, "size": 32}], "base": 1073759232, "description": "Universal synchronous asynchronous receiver transmitter"}, {"group": "USART", "name": "USART3", "interrupts": [{"name": "USART3", "value": 39, "description": "USART3 global interrupt"}], "registers": [{"reset": 12582912, "name": "SR", "fields": [{"start": 9, "size": 1, "name": "CTS", "description": "CTS flag"}, {"start": 8, "size": 1, "name": "LBD", "description": "LIN break detection flag"}, {"start": 7, "size": 1, "name": "TXE", "description": "Transmit data register empty"}, {"start": 6, "size": 1, "name": "TC", "description": "Transmission complete"}, {"start": 5, "size": 1, "name": "RXNE", "description": "Read data register not empty"}, {"start": 4, "size": 1, "name": "IDLE", "description": "IDLE line detected"}, {"start": 3, "size": 1, "name": "ORE", "description": "Overrun error"}, {"start": 2, "size": 1, "name": "NF", "description": "Noise detected flag"}, {"start": 1, "size": 1, "name": "FE", "description": "Framing error"}, {"start": 0, "size": 1, "name": "PE", "description": "Parity error"}], "description": "Status register", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 9, "name": "DR", "description": "Data value"}], "description": "Data register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 4, "size": 12, "name": "DIV_Mantissa", "description": "mantissa of USARTDIV"}, {"start": 0, "size": 4, "name": "DIV_Fraction", "description": "fraction of USARTDIV"}], "description": "Baud rate register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "OVER8", "description": "Oversampling mode"}, {"start": 13, "size": 1, "name": "UE", "description": "USART enable"}, {"start": 12, "size": 1, "name": "M", "description": "Word length"}, {"start": 11, "size": 1, "name": "WAKE", "description": "Wakeup method"}, {"start": 10, "size": 1, "name": "PCE", "description": "Parity control enable"}, {"start": 9, "size": 1, "name": "PS", "description": "Parity selection"}, {"start": 8, "size": 1, "name": "PEIE", "description": "PE interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "TXE interrupt enable"}, {"start": 6, "size": 1, "name": "TCIE", "description": "Transmission complete interrupt enable"}, {"start": 5, "size": 1, "name": "RXNEIE", "description": "RXNE interrupt enable"}, {"start": 4, "size": 1, "name": "IDLEIE", "description": "IDLE interrupt enable"}, {"start": 3, "size": 1, "name": "TE", "description": "Transmitter enable"}, {"start": 2, "size": 1, "name": "RE", "description": "Receiver enable"}, {"start": 1, "size": 1, "name": "RWU", "description": "Receiver wakeup"}, {"start": 0, "size": 1, "name": "SBK", "description": "Send break"}], "description": "Control register 1", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 14, "size": 1, "name": "LINEN", "description": "LIN mode enable"}, {"start": 12, "size": 2, "name": "STOP", "description": "STOP bits"}, {"start": 11, "size": 1, "name": "CLKEN", "description": "Clock enable"}, {"start": 10, "size": 1, "name": "CPOL", "description": "Clock polarity"}, {"start": 9, "size": 1, "name": "CPHA", "description": "Clock phase"}, {"start": 8, "size": 1, "name": "LBCL", "description": "Last bit clock pulse"}, {"start": 6, "size": 1, "name": "LBDIE", "description": "LIN break detection interrupt enable"}, {"start": 5, "size": 1, "name": "LBDL", "description": "lin break detection length"}, {"start": 0, "size": 4, "name": "ADD", "description": "Address of the USART node"}], "description": "Control register 2", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "CR3", "fields": [{"start": 11, "size": 1, "name": "ONEBIT", "description": "One sample bit method enable"}, {"start": 10, "size": 1, "name": "CTSIE", "description": "CTS interrupt enable"}, {"start": 9, "size": 1, "name": "CTSE", "description": "CTS enable"}, {"start": 8, "size": 1, "name": "RTSE", "description": "RTS enable"}, {"start": 7, "size": 1, "name": "DMAT", "description": "DMA enable transmitter"}, {"start": 6, "size": 1, "name": "DMAR", "description": "DMA enable receiver"}, {"start": 5, "size": 1, "name": "SCEN", "description": "Smartcard mode enable"}, {"start": 4, "size": 1, "name": "NACK", "description": "Smartcard NACK enable"}, {"start": 3, "size": 1, "name": "HDSEL", "description": "Half-duplex selection"}, {"start": 2, "size": 1, "name": "IRLP", "description": "IrDA low-power"}, {"start": 1, "size": 1, "name": "IREN", "description": "IrDA mode enable"}, {"start": 0, "size": 1, "name": "EIE", "description": "Error interrupt enable"}], "description": "Control register 3", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "GTPR", "fields": [{"start": 8, "size": 8, "name": "GT", "description": "Guard time value"}, {"start": 0, "size": 8, "name": "PSC", "description": "Prescaler value"}], "description": "Guard time and prescaler register", "access": "read-write", "offset": 24, "size": 32}], "base": 1073760256, "description": "Universal synchronous asynchronous receiver transmitter"}, {"group": "DAC", "name": "DAC", "interrupts": [{"name": "TIM6_DAC", "value": 54, "description": "TIM6 global interrupt, DAC1 and DAC2 underrun error interrupt"}], "registers": [{"reset": 0, "name": "CR", "fields": [{"start": 29, "size": 1, "name": "DMAUDRIE2", "description": "DAC channel2 DMA underrun interrupt enable"}, {"start": 28, "size": 1, "name": "DMAEN2", "description": "DAC channel2 DMA enable"}, {"start": 24, "size": 4, "name": "MAMP2", "description": "DAC channel2 mask/amplitude selector"}, {"start": 22, "size": 2, "name": "WAVE2", "description": "DAC channel2 noise/triangle wave generation enable"}, {"start": 19, "size": 3, "name": "TSEL2", "description": "DAC channel2 trigger selection"}, {"start": 18, "size": 1, "name": "TEN2", "description": "DAC channel2 trigger enable"}, {"start": 17, "size": 1, "name": "BOFF2", "description": "DAC channel2 output buffer disable"}, {"start": 16, "size": 1, "name": "EN2", "description": "DAC channel2 enable"}, {"start": 13, "size": 1, "name": "DMAUDRIE1", "description": "DAC channel1 DMA Underrun Interrupt enable"}, {"start": 12, "size": 1, "name": "DMAEN1", "description": "DAC channel1 DMA enable"}, {"start": 8, "size": 4, "name": "MAMP1", "description": "DAC channel1 mask/amplitude selector"}, {"start": 6, "size": 2, "name": "WAVE1", "description": "DAC channel1 noise/triangle wave generation enable"}, {"start": 3, "size": 3, "name": "TSEL1", "description": "DAC channel1 trigger selection"}, {"start": 2, "size": 1, "name": "TEN1", "description": "DAC channel1 trigger enable"}, {"start": 1, "size": 1, "name": "BOFF1", "description": "DAC channel1 output buffer disable"}, {"start": 0, "size": 1, "name": "EN1", "description": "DAC channel1 enable"}], "description": "control register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "SWTRIGR", "fields": [{"start": 1, "size": 1, "name": "SWTRIG2", "description": "DAC channel2 software trigger"}, {"start": 0, "size": 1, "name": "SWTRIG1", "description": "DAC channel1 software trigger"}], "description": "software trigger register", "access": "write-only", "offset": 4, "size": 32}, {"reset": 0, "name": "DHR12R1", "fields": [{"start": 0, "size": 12, "name": "DACC1DHR", "description": "DAC channel1 12-bit right-aligned data"}], "description": "channel1 12-bit right-aligned data holding register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DHR12L1", "fields": [{"start": 4, "size": 12, "name": "DACC1DHR", "description": "DAC channel1 12-bit left-aligned data"}], "description": "channel1 12-bit left aligned data holding register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "DHR8R1", "fields": [{"start": 0, "size": 8, "name": "DACC1DHR", "description": "DAC channel1 8-bit right-aligned data"}], "description": "channel1 8-bit right aligned data holding register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "DHR12R2", "fields": [{"start": 0, "size": 12, "name": "DACC2DHR", "description": "DAC channel2 12-bit right-aligned data"}], "description": "channel2 12-bit right aligned data holding register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "DHR12L2", "fields": [{"start": 4, "size": 12, "name": "DACC2DHR", "description": "DAC channel2 12-bit left-aligned data"}], "description": "channel2 12-bit left aligned data holding register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "DHR8R2", "fields": [{"start": 0, "size": 8, "name": "DACC2DHR", "description": "DAC channel2 8-bit right-aligned data"}], "description": "channel2 8-bit right-aligned data holding register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "DHR12RD", "fields": [{"start": 16, "size": 12, "name": "DACC2DHR", "description": "DAC channel2 12-bit right-aligned data"}, {"start": 0, "size": 12, "name": "DACC1DHR", "description": "DAC channel1 12-bit right-aligned data"}], "description": "Dual DAC 12-bit right-aligned data holding register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "DHR12LD", "fields": [{"start": 20, "size": 12, "name": "DACC2DHR", "description": "DAC channel2 12-bit left-aligned data"}, {"start": 4, "size": 12, "name": "DACC1DHR", "description": "DAC channel1 12-bit left-aligned data"}], "description": "DUAL DAC 12-bit left aligned data holding register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "DHR8RD", "fields": [{"start": 8, "size": 8, "name": "DACC2DHR", "description": "DAC channel2 8-bit right-aligned data"}, {"start": 0, "size": 8, "name": "DACC1DHR", "description": "DAC channel1 8-bit right-aligned data"}], "description": "DUAL DAC 8-bit right aligned data holding register", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "DOR1", "fields": [{"start": 0, "size": 12, "name": "DACC1DOR", "description": "DAC channel1 data output"}], "description": "channel1 data output register", "access": "read-only", "offset": 44, "size": 32}, {"reset": 0, "name": "DOR2", "fields": [{"start": 0, "size": 12, "name": "DACC2DOR", "description": "DAC channel2 data output"}], "description": "channel2 data output register", "access": "read-only", "offset": 48, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 29, "size": 1, "name": "DMAUDR2", "description": "DAC channel2 DMA underrun flag"}, {"start": 13, "size": 1, "name": "DMAUDR1", "description": "DAC channel1 DMA underrun flag"}], "description": "status register", "access": "read-write", "offset": 52, "size": 32}], "base": 1073771520, "description": "Digital-to-analog converter"}, {"group": "PWR", "name": "PWR", "interrupts": [{"name": "PVD", "value": 1, "description": "PVD through EXTI line detection interrupt"}], "registers": [{"reset": 0, "name": "CR", "fields": [{"start": 9, "size": 1, "name": "FPDS", "description": "Flash power down in Stop mode"}, {"start": 8, "size": 1, "name": "DBP", "description": "Disable backup domain write protection"}, {"start": 5, "size": 3, "name": "PLS", "description": "PVD level selection"}, {"start": 4, "size": 1, "name": "PVDE", "description": "Power voltage detector enable"}, {"start": 3, "size": 1, "name": "CSBF", "description": "Clear standby flag"}, {"start": 2, "size": 1, "name": "CWUF", "description": "Clear wakeup flag"}, {"start": 1, "size": 1, "name": "PDDS", "description": "Power down deepsleep"}, {"start": 0, "size": 1, "name": "LPDS", "description": "Low-power deep sleep"}], "description": "power control register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CSR", "fields": [{"start": 0, "size": 1, "name": "WUF", "description": "Wakeup flag"}, {"start": 1, "size": 1, "name": "SBF", "description": "Standby flag"}, {"start": 2, "size": 1, "name": "PVDO", "description": "PVD output"}, {"start": 3, "size": 1, "name": "BRR", "description": "Backup regulator ready"}, {"start": 8, "size": 1, "name": "EWUP", "description": "Enable WKUP pin"}, {"start": 9, "size": 1, "name": "BRE", "description": "Backup regulator enable"}, {"start": 14, "size": 1, "name": "VOSRDY", "description": "Regulator voltage scaling output selection ready bit"}], "description": "power control/status register", "access": "", "offset": 4, "size": 32}], "base": 1073770496, "description": "Power control"}, {"group": "I2C", "name": "I2C3", "interrupts": [{"name": "I2C3_EV", "value": 72, "description": "I2C3 event interrupt"}, {"name": "I2C3_ER", "value": 73, "description": "I2C3 error interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "SWRST", "description": "Software reset"}, {"start": 13, "size": 1, "name": "ALERT", "description": "SMBus alert"}, {"start": 12, "size": 1, "name": "PEC", "description": "Packet error checking"}, {"start": 11, "size": 1, "name": "POS", "description": "Acknowledge/PEC Position (for data reception)"}, {"start": 10, "size": 1, "name": "ACK", "description": "Acknowledge enable"}, {"start": 9, "size": 1, "name": "STOP", "description": "Stop generation"}, {"start": 8, "size": 1, "name": "START", "description": "Start generation"}, {"start": 7, "size": 1, "name": "NOSTRETCH", "description": "Clock stretching disable (Slave mode)"}, {"start": 6, "size": 1, "name": "ENGC", "description": "General call enable"}, {"start": 5, "size": 1, "name": "ENPEC", "description": "PEC enable"}, {"start": 4, "size": 1, "name": "ENARP", "description": "ARP enable"}, {"start": 3, "size": 1, "name": "SMBTYPE", "description": "SMBus type"}, {"start": 1, "size": 1, "name": "SMBUS", "description": "SMBus mode"}, {"start": 0, "size": 1, "name": "PE", "description": "Peripheral enable"}], "description": "Control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 12, "size": 1, "name": "LAST", "description": "DMA last transfer"}, {"start": 11, "size": 1, "name": "DMAEN", "description": "DMA requests enable"}, {"start": 10, "size": 1, "name": "ITBUFEN", "description": "Buffer interrupt enable"}, {"start": 9, "size": 1, "name": "ITEVTEN", "description": "Event interrupt enable"}, {"start": 8, "size": 1, "name": "ITERREN", "description": "Error interrupt enable"}, {"start": 0, "size": 6, "name": "FREQ", "description": "Peripheral clock frequency"}], "description": "Control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OAR1", "fields": [{"start": 15, "size": 1, "name": "ADDMODE", "description": "Addressing mode (slave mode)"}, {"start": 8, "size": 2, "name": "ADD10", "description": "Interface address"}, {"start": 1, "size": 7, "name": "ADD7", "description": "Interface address"}, {"start": 0, "size": 1, "name": "ADD0", "description": "Interface address"}], "description": "Own address register 1", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "OAR2", "fields": [{"start": 1, "size": 7, "name": "ADD2", "description": "Interface address"}, {"start": 0, "size": 1, "name": "ENDUAL", "description": "Dual addressing mode enable"}], "description": "Own address register 2", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 8, "name": "DR", "description": "8-bit data register"}], "description": "Data register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "SR1", "fields": [{"start": 15, "size": 1, "name": "SMBALERT", "description": "SMBus alert"}, {"start": 14, "size": 1, "name": "TIMEOUT", "description": "Timeout or Tlow error"}, {"start": 12, "size": 1, "name": "PECERR", "description": "PEC Error in reception"}, {"start": 11, "size": 1, "name": "OVR", "description": "Overrun/Underrun"}, {"start": 10, "size": 1, "name": "AF", "description": "Acknowledge failure"}, {"start": 9, "size": 1, "name": "ARLO", "description": "Arbitration lost (master mode)"}, {"start": 8, "size": 1, "name": "BERR", "description": "Bus error"}, {"start": 7, "size": 1, "name": "TxE", "description": "Data register empty (transmitters)"}, {"start": 6, "size": 1, "name": "RxNE", "description": "Data register not empty (receivers)"}, {"start": 4, "size": 1, "name": "STOPF", "description": "Stop detection (slave mode)"}, {"start": 3, "size": 1, "name": "ADD10", "description": "10-bit header sent (Master mode)"}, {"start": 2, "size": 1, "name": "BTF", "description": "Byte transfer finished"}, {"start": 1, "size": 1, "name": "ADDR", "description": "Address sent (master mode)/matched (slave mode)"}, {"start": 0, "size": 1, "name": "SB", "description": "Start bit (Master mode)"}], "description": "Status register 1", "access": "", "offset": 20, "size": 32}, {"reset": 0, "name": "SR2", "fields": [{"start": 8, "size": 8, "name": "PEC", "description": "acket error checking register"}, {"start": 7, "size": 1, "name": "DUALF", "description": "Dual flag (Slave mode)"}, {"start": 6, "size": 1, "name": "SMBHOST", "description": "SMBus host header (Slave mode)"}, {"start": 5, "size": 1, "name": "SMBDEFAULT", "description": "SMBus device default address (Slave mode)"}, {"start": 4, "size": 1, "name": "GENCALL", "description": "General call address (Slave mode)"}, {"start": 2, "size": 1, "name": "TRA", "description": "Transmitter/receiver"}, {"start": 1, "size": 1, "name": "BUSY", "description": "Bus busy"}, {"start": 0, "size": 1, "name": "MSL", "description": "Master/slave"}], "description": "Status register 2", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "CCR", "fields": [{"start": 15, "size": 1, "name": "F_S", "description": "I2C master mode selection"}, {"start": 14, "size": 1, "name": "DUTY", "description": "Fast mode duty cycle"}, {"start": 0, "size": 12, "name": "CCR", "description": "Clock control register in Fast/Standard mode (Master mode)"}], "description": "Clock control register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 2, "name": "TRISE", "fields": [{"start": 0, "size": 6, "name": "TRISE", "description": "Maximum rise time in Fast/Standard mode (Master mode)"}], "description": "TRISE register", "access": "read-write", "offset": 32, "size": 32}], "base": 1073765376, "description": "Inter-integrated circuit"}, {"group": "I2C", "name": "I2C2", "interrupts": [{"name": "I2C2_EV", "value": 33, "description": "I2C2 event interrupt"}, {"name": "I2C2_ER", "value": 34, "description": "I2C2 error interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "SWRST", "description": "Software reset"}, {"start": 13, "size": 1, "name": "ALERT", "description": "SMBus alert"}, {"start": 12, "size": 1, "name": "PEC", "description": "Packet error checking"}, {"start": 11, "size": 1, "name": "POS", "description": "Acknowledge/PEC Position (for data reception)"}, {"start": 10, "size": 1, "name": "ACK", "description": "Acknowledge enable"}, {"start": 9, "size": 1, "name": "STOP", "description": "Stop generation"}, {"start": 8, "size": 1, "name": "START", "description": "Start generation"}, {"start": 7, "size": 1, "name": "NOSTRETCH", "description": "Clock stretching disable (Slave mode)"}, {"start": 6, "size": 1, "name": "ENGC", "description": "General call enable"}, {"start": 5, "size": 1, "name": "ENPEC", "description": "PEC enable"}, {"start": 4, "size": 1, "name": "ENARP", "description": "ARP enable"}, {"start": 3, "size": 1, "name": "SMBTYPE", "description": "SMBus type"}, {"start": 1, "size": 1, "name": "SMBUS", "description": "SMBus mode"}, {"start": 0, "size": 1, "name": "PE", "description": "Peripheral enable"}], "description": "Control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 12, "size": 1, "name": "LAST", "description": "DMA last transfer"}, {"start": 11, "size": 1, "name": "DMAEN", "description": "DMA requests enable"}, {"start": 10, "size": 1, "name": "ITBUFEN", "description": "Buffer interrupt enable"}, {"start": 9, "size": 1, "name": "ITEVTEN", "description": "Event interrupt enable"}, {"start": 8, "size": 1, "name": "ITERREN", "description": "Error interrupt enable"}, {"start": 0, "size": 6, "name": "FREQ", "description": "Peripheral clock frequency"}], "description": "Control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OAR1", "fields": [{"start": 15, "size": 1, "name": "ADDMODE", "description": "Addressing mode (slave mode)"}, {"start": 8, "size": 2, "name": "ADD10", "description": "Interface address"}, {"start": 1, "size": 7, "name": "ADD7", "description": "Interface address"}, {"start": 0, "size": 1, "name": "ADD0", "description": "Interface address"}], "description": "Own address register 1", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "OAR2", "fields": [{"start": 1, "size": 7, "name": "ADD2", "description": "Interface address"}, {"start": 0, "size": 1, "name": "ENDUAL", "description": "Dual addressing mode enable"}], "description": "Own address register 2", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 8, "name": "DR", "description": "8-bit data register"}], "description": "Data register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "SR1", "fields": [{"start": 15, "size": 1, "name": "SMBALERT", "description": "SMBus alert"}, {"start": 14, "size": 1, "name": "TIMEOUT", "description": "Timeout or Tlow error"}, {"start": 12, "size": 1, "name": "PECERR", "description": "PEC Error in reception"}, {"start": 11, "size": 1, "name": "OVR", "description": "Overrun/Underrun"}, {"start": 10, "size": 1, "name": "AF", "description": "Acknowledge failure"}, {"start": 9, "size": 1, "name": "ARLO", "description": "Arbitration lost (master mode)"}, {"start": 8, "size": 1, "name": "BERR", "description": "Bus error"}, {"start": 7, "size": 1, "name": "TxE", "description": "Data register empty (transmitters)"}, {"start": 6, "size": 1, "name": "RxNE", "description": "Data register not empty (receivers)"}, {"start": 4, "size": 1, "name": "STOPF", "description": "Stop detection (slave mode)"}, {"start": 3, "size": 1, "name": "ADD10", "description": "10-bit header sent (Master mode)"}, {"start": 2, "size": 1, "name": "BTF", "description": "Byte transfer finished"}, {"start": 1, "size": 1, "name": "ADDR", "description": "Address sent (master mode)/matched (slave mode)"}, {"start": 0, "size": 1, "name": "SB", "description": "Start bit (Master mode)"}], "description": "Status register 1", "access": "", "offset": 20, "size": 32}, {"reset": 0, "name": "SR2", "fields": [{"start": 8, "size": 8, "name": "PEC", "description": "acket error checking register"}, {"start": 7, "size": 1, "name": "DUALF", "description": "Dual flag (Slave mode)"}, {"start": 6, "size": 1, "name": "SMBHOST", "description": "SMBus host header (Slave mode)"}, {"start": 5, "size": 1, "name": "SMBDEFAULT", "description": "SMBus device default address (Slave mode)"}, {"start": 4, "size": 1, "name": "GENCALL", "description": "General call address (Slave mode)"}, {"start": 2, "size": 1, "name": "TRA", "description": "Transmitter/receiver"}, {"start": 1, "size": 1, "name": "BUSY", "description": "Bus busy"}, {"start": 0, "size": 1, "name": "MSL", "description": "Master/slave"}], "description": "Status register 2", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "CCR", "fields": [{"start": 15, "size": 1, "name": "F_S", "description": "I2C master mode selection"}, {"start": 14, "size": 1, "name": "DUTY", "description": "Fast mode duty cycle"}, {"start": 0, "size": 12, "name": "CCR", "description": "Clock control register in Fast/Standard mode (Master mode)"}], "description": "Clock control register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 2, "name": "TRISE", "fields": [{"start": 0, "size": 6, "name": "TRISE", "description": "Maximum rise time in Fast/Standard mode (Master mode)"}], "description": "TRISE register", "access": "read-write", "offset": 32, "size": 32}], "base": 1073764352, "description": "Inter-integrated circuit"}, {"group": "I2C", "name": "I2C1", "interrupts": [{"name": "I2C1_EV", "value": 31, "description": "I2C1 event interrupt"}, {"name": "I2C1_ER", "value": 32, "description": "I2C1 error interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "SWRST", "description": "Software reset"}, {"start": 13, "size": 1, "name": "ALERT", "description": "SMBus alert"}, {"start": 12, "size": 1, "name": "PEC", "description": "Packet error checking"}, {"start": 11, "size": 1, "name": "POS", "description": "Acknowledge/PEC Position (for data reception)"}, {"start": 10, "size": 1, "name": "ACK", "description": "Acknowledge enable"}, {"start": 9, "size": 1, "name": "STOP", "description": "Stop generation"}, {"start": 8, "size": 1, "name": "START", "description": "Start generation"}, {"start": 7, "size": 1, "name": "NOSTRETCH", "description": "Clock stretching disable (Slave mode)"}, {"start": 6, "size": 1, "name": "ENGC", "description": "General call enable"}, {"start": 5, "size": 1, "name": "ENPEC", "description": "PEC enable"}, {"start": 4, "size": 1, "name": "ENARP", "description": "ARP enable"}, {"start": 3, "size": 1, "name": "SMBTYPE", "description": "SMBus type"}, {"start": 1, "size": 1, "name": "SMBUS", "description": "SMBus mode"}, {"start": 0, "size": 1, "name": "PE", "description": "Peripheral enable"}], "description": "Control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 12, "size": 1, "name": "LAST", "description": "DMA last transfer"}, {"start": 11, "size": 1, "name": "DMAEN", "description": "DMA requests enable"}, {"start": 10, "size": 1, "name": "ITBUFEN", "description": "Buffer interrupt enable"}, {"start": 9, "size": 1, "name": "ITEVTEN", "description": "Event interrupt enable"}, {"start": 8, "size": 1, "name": "ITERREN", "description": "Error interrupt enable"}, {"start": 0, "size": 6, "name": "FREQ", "description": "Peripheral clock frequency"}], "description": "Control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OAR1", "fields": [{"start": 15, "size": 1, "name": "ADDMODE", "description": "Addressing mode (slave mode)"}, {"start": 8, "size": 2, "name": "ADD10", "description": "Interface address"}, {"start": 1, "size": 7, "name": "ADD7", "description": "Interface address"}, {"start": 0, "size": 1, "name": "ADD0", "description": "Interface address"}], "description": "Own address register 1", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "OAR2", "fields": [{"start": 1, "size": 7, "name": "ADD2", "description": "Interface address"}, {"start": 0, "size": 1, "name": "ENDUAL", "description": "Dual addressing mode enable"}], "description": "Own address register 2", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 8, "name": "DR", "description": "8-bit data register"}], "description": "Data register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "SR1", "fields": [{"start": 15, "size": 1, "name": "SMBALERT", "description": "SMBus alert"}, {"start": 14, "size": 1, "name": "TIMEOUT", "description": "Timeout or Tlow error"}, {"start": 12, "size": 1, "name": "PECERR", "description": "PEC Error in reception"}, {"start": 11, "size": 1, "name": "OVR", "description": "Overrun/Underrun"}, {"start": 10, "size": 1, "name": "AF", "description": "Acknowledge failure"}, {"start": 9, "size": 1, "name": "ARLO", "description": "Arbitration lost (master mode)"}, {"start": 8, "size": 1, "name": "BERR", "description": "Bus error"}, {"start": 7, "size": 1, "name": "TxE", "description": "Data register empty (transmitters)"}, {"start": 6, "size": 1, "name": "RxNE", "description": "Data register not empty (receivers)"}, {"start": 4, "size": 1, "name": "STOPF", "description": "Stop detection (slave mode)"}, {"start": 3, "size": 1, "name": "ADD10", "description": "10-bit header sent (Master mode)"}, {"start": 2, "size": 1, "name": "BTF", "description": "Byte transfer finished"}, {"start": 1, "size": 1, "name": "ADDR", "description": "Address sent (master mode)/matched (slave mode)"}, {"start": 0, "size": 1, "name": "SB", "description": "Start bit (Master mode)"}], "description": "Status register 1", "access": "", "offset": 20, "size": 32}, {"reset": 0, "name": "SR2", "fields": [{"start": 8, "size": 8, "name": "PEC", "description": "acket error checking register"}, {"start": 7, "size": 1, "name": "DUALF", "description": "Dual flag (Slave mode)"}, {"start": 6, "size": 1, "name": "SMBHOST", "description": "SMBus host header (Slave mode)"}, {"start": 5, "size": 1, "name": "SMBDEFAULT", "description": "SMBus device default address (Slave mode)"}, {"start": 4, "size": 1, "name": "GENCALL", "description": "General call address (Slave mode)"}, {"start": 2, "size": 1, "name": "TRA", "description": "Transmitter/receiver"}, {"start": 1, "size": 1, "name": "BUSY", "description": "Bus busy"}, {"start": 0, "size": 1, "name": "MSL", "description": "Master/slave"}], "description": "Status register 2", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "CCR", "fields": [{"start": 15, "size": 1, "name": "F_S", "description": "I2C master mode selection"}, {"start": 14, "size": 1, "name": "DUTY", "description": "Fast mode duty cycle"}, {"start": 0, "size": 12, "name": "CCR", "description": "Clock control register in Fast/Standard mode (Master mode)"}], "description": "Clock control register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 2, "name": "TRISE", "fields": [{"start": 0, "size": 6, "name": "TRISE", "description": "Maximum rise time in Fast/Standard mode (Master mode)"}], "description": "TRISE register", "access": "read-write", "offset": 32, "size": 32}], "base": 1073763328, "description": "Inter-integrated circuit"}, {"group": "IWDG", "name": "IWDG", "interrupts": [], "registers": [{"reset": 0, "name": "KR", "fields": [{"start": 0, "size": 16, "name": "KEY", "description": "Key value (write only, read 0000h)"}], "description": "Key register", "access": "write-only", "offset": 0, "size": 32}, {"reset": 0, "name": "PR", "fields": [{"start": 0, "size": 3, "name": "PR", "description": "Prescaler divider"}], "description": "Prescaler register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 4095, "name": "RLR", "fields": [{"start": 0, "size": 12, "name": "RL", "description": "Watchdog counter reload value"}], "description": "Reload register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 1, "size": 1, "name": "RVU", "description": "Watchdog counter reload value update"}, {"start": 0, "size": 1, "name": "PVU", "description": "Watchdog prescaler value update"}], "description": "Status register", "access": "read-only", "offset": 12, "size": 32}], "base": 1073754112, "description": "Independent watchdog"}, {"group": "WWDG", "name": "WWDG", "interrupts": [{"name": "WWDG", "value": 0, "description": "Window Watchdog interrupt"}], "registers": [{"reset": 127, "name": "CR", "fields": [{"start": 7, "size": 1, "name": "WDGA", "description": "Activation bit"}, {"start": 0, "size": 7, "name": "T", "description": "7-bit counter (MSB to LSB)"}], "description": "Control register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 127, "name": "CFR", "fields": [{"start": 9, "size": 1, "name": "EWI", "description": "Early wakeup interrupt"}, {"start": 8, "size": 1, "name": "WDGTB1", "description": "Timer base"}, {"start": 7, "size": 1, "name": "WDGTB0", "description": "Timer base"}, {"start": 0, "size": 7, "name": "W", "description": "7-bit window value"}], "description": "Configuration register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 0, "size": 1, "name": "EWIF", "description": "Early wakeup interrupt flag"}], "description": "Status register", "access": "read-write", "offset": 8, "size": 32}], "base": 1073753088, "description": "Window watchdog"}, {"group": "RTC", "name": "RTC", "interrupts": [{"name": "RTC_WKUP", "value": 3, "description": "RTC Wakeup interrupt through the EXTI line"}, {"name": "RTC_Alarm", "value": 41, "description": "RTC Alarms (A and B) through EXTI line interrupt"}], "registers": [{"reset": 0, "name": "TR", "fields": [{"start": 22, "size": 1, "name": "PM", "description": "AM/PM notation"}, {"start": 20, "size": 2, "name": "HT", "description": "Hour tens in BCD format"}, {"start": 16, "size": 4, "name": "HU", "description": "Hour units in BCD format"}, {"start": 12, "size": 3, "name": "MNT", "description": "Minute tens in BCD format"}, {"start": 8, "size": 4, "name": "MNU", "description": "Minute units in BCD format"}, {"start": 4, "size": 3, "name": "ST", "description": "Second tens in BCD format"}, {"start": 0, "size": 4, "name": "SU", "description": "Second units in BCD format"}], "description": "time register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 8449, "name": "DR", "fields": [{"start": 20, "size": 4, "name": "YT", "description": "Year tens in BCD format"}, {"start": 16, "size": 4, "name": "YU", "description": "Year units in BCD format"}, {"start": 13, "size": 3, "name": "WDU", "description": "Week day units"}, {"start": 12, "size": 1, "name": "MT", "description": "Month tens in BCD format"}, {"start": 8, "size": 4, "name": "MU", "description": "Month units in BCD format"}, {"start": 4, "size": 2, "name": "DT", "description": "Date tens in BCD format"}, {"start": 0, "size": 4, "name": "DU", "description": "Date units in BCD format"}], "description": "date register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CR", "fields": [{"start": 23, "size": 1, "name": "COE", "description": "Calibration output enable"}, {"start": 21, "size": 2, "name": "OSEL", "description": "Output selection"}, {"start": 20, "size": 1, "name": "POL", "description": "Output polarity"}, {"start": 18, "size": 1, "name": "BKP", "description": "Backup"}, {"start": 17, "size": 1, "name": "SUB1H", "description": "Subtract 1 hour (winter time change)"}, {"start": 16, "size": 1, "name": "ADD1H", "description": "Add 1 hour (summer time change)"}, {"start": 15, "size": 1, "name": "TSIE", "description": "Time-stamp interrupt enable"}, {"start": 14, "size": 1, "name": "WUTIE", "description": "Wakeup timer interrupt enable"}, {"start": 13, "size": 1, "name": "ALRBIE", "description": "Alarm B interrupt enable"}, {"start": 12, "size": 1, "name": "ALRAIE", "description": "Alarm A interrupt enable"}, {"start": 11, "size": 1, "name": "TSE", "description": "Time stamp enable"}, {"start": 10, "size": 1, "name": "WUTE", "description": "Wakeup timer enable"}, {"start": 9, "size": 1, "name": "ALRBE", "description": "Alarm B enable"}, {"start": 8, "size": 1, "name": "ALRAE", "description": "Alarm A enable"}, {"start": 7, "size": 1, "name": "DCE", "description": "Coarse digital calibration enable"}, {"start": 6, "size": 1, "name": "FMT", "description": "Hour format"}, {"start": 4, "size": 1, "name": "REFCKON", "description": "Reference clock detection enable (50 or 60 Hz)"}, {"start": 3, "size": 1, "name": "TSEDGE", "description": "Time-stamp event active edge"}, {"start": 0, "size": 3, "name": "WCKSEL", "description": "Wakeup clock selection"}], "description": "control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 7, "name": "ISR", "fields": [{"start": 0, "size": 1, "name": "ALRAWF", "description": "Alarm A write flag"}, {"start": 1, "size": 1, "name": "ALRBWF", "description": "Alarm B write flag"}, {"start": 2, "size": 1, "name": "WUTWF", "description": "Wakeup timer write flag"}, {"start": 3, "size": 1, "name": "SHPF", "description": "Shift operation pending"}, {"start": 4, "size": 1, "name": "INITS", "description": "Initialization status flag"}, {"start": 5, "size": 1, "name": "RSF", "description": "Registers synchronization flag"}, {"start": 6, "size": 1, "name": "INITF", "description": "Initialization flag"}, {"start": 7, "size": 1, "name": "INIT", "description": "Initialization mode"}, {"start": 8, "size": 1, "name": "ALRAF", "description": "Alarm A flag"}, {"start": 9, "size": 1, "name": "ALRBF", "description": "Alarm B flag"}, {"start": 10, "size": 1, "name": "WUTF", "description": "Wakeup timer flag"}, {"start": 11, "size": 1, "name": "TSF", "description": "Time-stamp flag"}, {"start": 12, "size": 1, "name": "TSOVF", "description": "Time-stamp overflow flag"}, {"start": 13, "size": 1, "name": "TAMP1F", "description": "Tamper detection flag"}, {"start": 14, "size": 1, "name": "TAMP2F", "description": "TAMPER2 detection flag"}, {"start": 16, "size": 1, "name": "RECALPF", "description": "Recalibration pending Flag"}], "description": "initialization and status register", "access": "", "offset": 12, "size": 32}, {"reset": 8323327, "name": "PRER", "fields": [{"start": 16, "size": 7, "name": "PREDIV_A", "description": "Asynchronous prescaler factor"}, {"start": 0, "size": 15, "name": "PREDIV_S", "description": "Synchronous prescaler factor"}], "description": "prescaler register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 65535, "name": "WUTR", "fields": [{"start": 0, "size": 16, "name": "WUT", "description": "Wakeup auto-reload value bits"}], "description": "wakeup timer register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "CALIBR", "fields": [{"start": 7, "size": 1, "name": "DCS", "description": "Digital calibration sign"}, {"start": 0, "size": 5, "name": "DC", "description": "Digital calibration"}], "description": "calibration register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "ALRMAR", "fields": [{"start": 31, "size": 1, "name": "MSK4", "description": "Alarm A date mask"}, {"start": 30, "size": 1, "name": "WDSEL", "description": "Week day selection"}, {"start": 28, "size": 2, "name": "DT", "description": "Date tens in BCD format"}, {"start": 24, "size": 4, "name": "DU", "description": "Date units or day in BCD format"}, {"start": 23, "size": 1, "name": "MSK3", "description": "Alarm A hours mask"}, {"start": 22, "size": 1, "name": "PM", "description": "AM/PM notation"}, {"start": 20, "size": 2, "name": "HT", "description": "Hour tens in BCD format"}, {"start": 16, "size": 4, "name": "HU", "description": "Hour units in BCD format"}, {"start": 15, "size": 1, "name": "MSK2", "description": "Alarm A minutes mask"}, {"start": 12, "size": 3, "name": "MNT", "description": "Minute tens in BCD format"}, {"start": 8, "size": 4, "name": "MNU", "description": "Minute units in BCD format"}, {"start": 7, "size": 1, "name": "MSK1", "description": "Alarm A seconds mask"}, {"start": 4, "size": 3, "name": "ST", "description": "Second tens in BCD format"}, {"start": 0, "size": 4, "name": "SU", "description": "Second units in BCD format"}], "description": "alarm A register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "ALRMBR", "fields": [{"start": 31, "size": 1, "name": "MSK4", "description": "Alarm B date mask"}, {"start": 30, "size": 1, "name": "WDSEL", "description": "Week day selection"}, {"start": 28, "size": 2, "name": "DT", "description": "Date tens in BCD format"}, {"start": 24, "size": 4, "name": "DU", "description": "Date units or day in BCD format"}, {"start": 23, "size": 1, "name": "MSK3", "description": "Alarm B hours mask"}, {"start": 22, "size": 1, "name": "PM", "description": "AM/PM notation"}, {"start": 20, "size": 2, "name": "HT", "description": "Hour tens in BCD format"}, {"start": 16, "size": 4, "name": "HU", "description": "Hour units in BCD format"}, {"start": 15, "size": 1, "name": "MSK2", "description": "Alarm B minutes mask"}, {"start": 12, "size": 3, "name": "MNT", "description": "Minute tens in BCD format"}, {"start": 8, "size": 4, "name": "MNU", "description": "Minute units in BCD format"}, {"start": 7, "size": 1, "name": "MSK1", "description": "Alarm B seconds mask"}, {"start": 4, "size": 3, "name": "ST", "description": "Second tens in BCD format"}, {"start": 0, "size": 4, "name": "SU", "description": "Second units in BCD format"}], "description": "alarm B register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "WPR", "fields": [{"start": 0, "size": 8, "name": "KEY", "description": "Write protection key"}], "description": "write protection register", "access": "write-only", "offset": 36, "size": 32}, {"reset": 0, "name": "SSR", "fields": [{"start": 0, "size": 16, "name": "SS", "description": "Sub second value"}], "description": "sub second register", "access": "read-only", "offset": 40, "size": 32}, {"reset": 0, "name": "SHIFTR", "fields": [{"start": 31, "size": 1, "name": "ADD1S", "description": "Add one second"}, {"start": 0, "size": 15, "name": "SUBFS", "description": "Subtract a fraction of a second"}], "description": "shift control register", "access": "write-only", "offset": 44, "size": 32}, {"reset": 0, "name": "TSTR", "fields": [{"start": 18, "size": 1, "name": "ALARMOUTTYPE", "description": "AFO_ALARM output type"}, {"start": 17, "size": 1, "name": "TSINSEL", "description": "TIMESTAMP mapping"}, {"start": 16, "size": 1, "name": "TAMP1INSEL", "description": "TAMPER1 mapping"}, {"start": 2, "size": 1, "name": "TAMPIE", "description": "Tamper interrupt enable"}, {"start": 1, "size": 1, "name": "TAMP1TRG", "description": "Active level for tamper 1"}, {"start": 0, "size": 1, "name": "TAMP1E", "description": "Tamper 1 detection enable"}], "description": "time stamp time register", "access": "read-only", "offset": 48, "size": 32}, {"reset": 0, "name": "TSDR", "fields": [{"start": 13, "size": 3, "name": "WDU", "description": "Week day units"}, {"start": 12, "size": 1, "name": "MT", "description": "Month tens in BCD format"}, {"start": 8, "size": 4, "name": "MU", "description": "Month units in BCD format"}, {"start": 4, "size": 2, "name": "DT", "description": "Date tens in BCD format"}, {"start": 0, "size": 4, "name": "DU", "description": "Date units in BCD format"}], "description": "time stamp date register", "access": "read-only", "offset": 52, "size": 32}, {"reset": 0, "name": "TSSSR", "fields": [{"start": 0, "size": 16, "name": "SS", "description": "Sub second value"}], "description": "timestamp sub second register", "access": "read-only", "offset": 56, "size": 32}, {"reset": 0, "name": "CALR", "fields": [{"start": 15, "size": 1, "name": "CALP", "description": "Increase frequency of RTC by 488.5 ppm"}, {"start": 14, "size": 1, "name": "CALW8", "description": "Use an 8-second calibration cycle period"}, {"start": 13, "size": 1, "name": "CALW16", "description": "Use a 16-second calibration cycle period"}, {"start": 0, "size": 9, "name": "CALM", "description": "Calibration minus"}], "description": "calibration register", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "TAFCR", "fields": [{"start": 18, "size": 1, "name": "ALARMOUTTYPE", "description": "AFO_ALARM output type"}, {"start": 17, "size": 1, "name": "TSINSEL", "description": "TIMESTAMP mapping"}, {"start": 16, "size": 1, "name": "TAMP1INSEL", "description": "TAMPER1 mapping"}, {"start": 15, "size": 1, "name": "TAMPPUDIS", "description": "TAMPER pull-up disable"}, {"start": 13, "size": 2, "name": "TAMPPRCH", "description": "Tamper precharge duration"}, {"start": 11, "size": 2, "name": "TAMPFLT", "description": "Tamper filter count"}, {"start": 8, "size": 3, "name": "TAMPFREQ", "description": "Tamper sampling frequency"}, {"start": 7, "size": 1, "name": "TAMPTS", "description": "Activate timestamp on tamper detection event"}, {"start": 4, "size": 1, "name": "TAMP2TRG", "description": "Active level for tamper 2"}, {"start": 3, "size": 1, "name": "TAMP2E", "description": "Tamper 2 detection enable"}, {"start": 2, "size": 1, "name": "TAMPIE", "description": "Tamper interrupt enable"}, {"start": 1, "size": 1, "name": "TAMP1TRG", "description": "Active level for tamper 1"}, {"start": 0, "size": 1, "name": "TAMP1E", "description": "Tamper 1 detection enable"}], "description": "tamper and alternate function configuration register", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "ALRMASSR", "fields": [{"start": 24, "size": 4, "name": "MASKSS", "description": "Mask the most-significant bits starting at this bit"}, {"start": 0, "size": 15, "name": "SS", "description": "Sub seconds value"}], "description": "alarm A sub second register", "access": "read-write", "offset": 68, "size": 32}, {"reset": 0, "name": "ALRMBSSR", "fields": [{"start": 24, "size": 4, "name": "MASKSS", "description": "Mask the most-significant bits starting at this bit"}, {"start": 0, "size": 15, "name": "SS", "description": "Sub seconds value"}], "description": "alarm B sub second register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "BKP0R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 80, "size": 32}, {"reset": 0, "name": "BKP1R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 84, "size": 32}, {"reset": 0, "name": "BKP2R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 88, "size": 32}, {"reset": 0, "name": "BKP3R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 92, "size": 32}, {"reset": 0, "name": "BKP4R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 96, "size": 32}, {"reset": 0, "name": "BKP5R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 100, "size": 32}, {"reset": 0, "name": "BKP6R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 104, "size": 32}, {"reset": 0, "name": "BKP7R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 108, "size": 32}, {"reset": 0, "name": "BKP8R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 112, "size": 32}, {"reset": 0, "name": "BKP9R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 116, "size": 32}, {"reset": 0, "name": "BKP10R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 120, "size": 32}, {"reset": 0, "name": "BKP11R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 124, "size": 32}, {"reset": 0, "name": "BKP12R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 128, "size": 32}, {"reset": 0, "name": "BKP13R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 132, "size": 32}, {"reset": 0, "name": "BKP14R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 136, "size": 32}, {"reset": 0, "name": "BKP15R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 140, "size": 32}, {"reset": 0, "name": "BKP16R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 144, "size": 32}, {"reset": 0, "name": "BKP17R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 148, "size": 32}, {"reset": 0, "name": "BKP18R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 152, "size": 32}, {"reset": 0, "name": "BKP19R", "fields": [{"start": 0, "size": 32, "name": "BKP", "description": "BKP"}], "description": "backup register", "access": "read-write", "offset": 156, "size": 32}], "base": 1073752064, "description": "Real-time clock"}, {"group": "USART", "name": "UART4", "interrupts": [{"name": "UART4", "value": 52, "description": "UART4 global interrupt"}], "registers": [{"reset": 12582912, "name": "SR", "fields": [{"start": 8, "size": 1, "name": "LBD", "description": "LIN break detection flag"}, {"start": 7, "size": 1, "name": "TXE", "description": "Transmit data register empty"}, {"start": 6, "size": 1, "name": "TC", "description": "Transmission complete"}, {"start": 5, "size": 1, "name": "RXNE", "description": "Read data register not empty"}, {"start": 4, "size": 1, "name": "IDLE", "description": "IDLE line detected"}, {"start": 3, "size": 1, "name": "ORE", "description": "Overrun error"}, {"start": 2, "size": 1, "name": "NF", "description": "Noise detected flag"}, {"start": 1, "size": 1, "name": "FE", "description": "Framing error"}, {"start": 0, "size": 1, "name": "PE", "description": "Parity error"}], "description": "Status register", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 9, "name": "DR", "description": "Data value"}], "description": "Data register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 4, "size": 12, "name": "DIV_Mantissa", "description": "mantissa of USARTDIV"}, {"start": 0, "size": 4, "name": "DIV_Fraction", "description": "fraction of USARTDIV"}], "description": "Baud rate register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "OVER8", "description": "Oversampling mode"}, {"start": 13, "size": 1, "name": "UE", "description": "USART enable"}, {"start": 12, "size": 1, "name": "M", "description": "Word length"}, {"start": 11, "size": 1, "name": "WAKE", "description": "Wakeup method"}, {"start": 10, "size": 1, "name": "PCE", "description": "Parity control enable"}, {"start": 9, "size": 1, "name": "PS", "description": "Parity selection"}, {"start": 8, "size": 1, "name": "PEIE", "description": "PE interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "TXE interrupt enable"}, {"start": 6, "size": 1, "name": "TCIE", "description": "Transmission complete interrupt enable"}, {"start": 5, "size": 1, "name": "RXNEIE", "description": "RXNE interrupt enable"}, {"start": 4, "size": 1, "name": "IDLEIE", "description": "IDLE interrupt enable"}, {"start": 3, "size": 1, "name": "TE", "description": "Transmitter enable"}, {"start": 2, "size": 1, "name": "RE", "description": "Receiver enable"}, {"start": 1, "size": 1, "name": "RWU", "description": "Receiver wakeup"}, {"start": 0, "size": 1, "name": "SBK", "description": "Send break"}], "description": "Control register 1", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 14, "size": 1, "name": "LINEN", "description": "LIN mode enable"}, {"start": 12, "size": 2, "name": "STOP", "description": "STOP bits"}, {"start": 6, "size": 1, "name": "LBDIE", "description": "LIN break detection interrupt enable"}, {"start": 5, "size": 1, "name": "LBDL", "description": "lin break detection length"}, {"start": 0, "size": 4, "name": "ADD", "description": "Address of the USART node"}], "description": "Control register 2", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "CR3", "fields": [{"start": 11, "size": 1, "name": "ONEBIT", "description": "One sample bit method enable"}, {"start": 7, "size": 1, "name": "DMAT", "description": "DMA enable transmitter"}, {"start": 6, "size": 1, "name": "DMAR", "description": "DMA enable receiver"}, {"start": 3, "size": 1, "name": "HDSEL", "description": "Half-duplex selection"}, {"start": 2, "size": 1, "name": "IRLP", "description": "IrDA low-power"}, {"start": 1, "size": 1, "name": "IREN", "description": "IrDA mode enable"}, {"start": 0, "size": 1, "name": "EIE", "description": "Error interrupt enable"}], "description": "Control register 3", "access": "read-write", "offset": 20, "size": 32}], "base": 1073761280, "description": "Universal synchronous asynchronous receiver transmitter"}, {"group": "USART", "name": "UART5", "interrupts": [{"name": "UART5", "value": 53, "description": "UART5 global interrupt"}], "registers": [{"reset": 12582912, "name": "SR", "fields": [{"start": 8, "size": 1, "name": "LBD", "description": "LIN break detection flag"}, {"start": 7, "size": 1, "name": "TXE", "description": "Transmit data register empty"}, {"start": 6, "size": 1, "name": "TC", "description": "Transmission complete"}, {"start": 5, "size": 1, "name": "RXNE", "description": "Read data register not empty"}, {"start": 4, "size": 1, "name": "IDLE", "description": "IDLE line detected"}, {"start": 3, "size": 1, "name": "ORE", "description": "Overrun error"}, {"start": 2, "size": 1, "name": "NF", "description": "Noise detected flag"}, {"start": 1, "size": 1, "name": "FE", "description": "Framing error"}, {"start": 0, "size": 1, "name": "PE", "description": "Parity error"}], "description": "Status register", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 9, "name": "DR", "description": "Data value"}], "description": "Data register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 4, "size": 12, "name": "DIV_Mantissa", "description": "mantissa of USARTDIV"}, {"start": 0, "size": 4, "name": "DIV_Fraction", "description": "fraction of USARTDIV"}], "description": "Baud rate register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "OVER8", "description": "Oversampling mode"}, {"start": 13, "size": 1, "name": "UE", "description": "USART enable"}, {"start": 12, "size": 1, "name": "M", "description": "Word length"}, {"start": 11, "size": 1, "name": "WAKE", "description": "Wakeup method"}, {"start": 10, "size": 1, "name": "PCE", "description": "Parity control enable"}, {"start": 9, "size": 1, "name": "PS", "description": "Parity selection"}, {"start": 8, "size": 1, "name": "PEIE", "description": "PE interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "TXE interrupt enable"}, {"start": 6, "size": 1, "name": "TCIE", "description": "Transmission complete interrupt enable"}, {"start": 5, "size": 1, "name": "RXNEIE", "description": "RXNE interrupt enable"}, {"start": 4, "size": 1, "name": "IDLEIE", "description": "IDLE interrupt enable"}, {"start": 3, "size": 1, "name": "TE", "description": "Transmitter enable"}, {"start": 2, "size": 1, "name": "RE", "description": "Receiver enable"}, {"start": 1, "size": 1, "name": "RWU", "description": "Receiver wakeup"}, {"start": 0, "size": 1, "name": "SBK", "description": "Send break"}], "description": "Control register 1", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 14, "size": 1, "name": "LINEN", "description": "LIN mode enable"}, {"start": 12, "size": 2, "name": "STOP", "description": "STOP bits"}, {"start": 6, "size": 1, "name": "LBDIE", "description": "LIN break detection interrupt enable"}, {"start": 5, "size": 1, "name": "LBDL", "description": "lin break detection length"}, {"start": 0, "size": 4, "name": "ADD", "description": "Address of the USART node"}], "description": "Control register 2", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "CR3", "fields": [{"start": 11, "size": 1, "name": "ONEBIT", "description": "One sample bit method enable"}, {"start": 7, "size": 1, "name": "DMAT", "description": "DMA enable transmitter"}, {"start": 6, "size": 1, "name": "DMAR", "description": "DMA enable receiver"}, {"start": 3, "size": 1, "name": "HDSEL", "description": "Half-duplex selection"}, {"start": 2, "size": 1, "name": "IRLP", "description": "IrDA low-power"}, {"start": 1, "size": 1, "name": "IREN", "description": "IrDA mode enable"}, {"start": 0, "size": 1, "name": "EIE", "description": "Error interrupt enable"}], "description": "Control register 3", "access": "read-write", "offset": 20, "size": 32}], "base": 1073762304, "description": "Universal synchronous asynchronous receiver transmitter"}, {"group": "USART", "name": "UART7", "interrupts": [{"name": "UART4", "value": 52, "description": "UART4 global interrupt"}], "registers": [{"reset": 12582912, "name": "SR", "fields": [{"start": 8, "size": 1, "name": "LBD", "description": "LIN break detection flag"}, {"start": 7, "size": 1, "name": "TXE", "description": "Transmit data register empty"}, {"start": 6, "size": 1, "name": "TC", "description": "Transmission complete"}, {"start": 5, "size": 1, "name": "RXNE", "description": "Read data register not empty"}, {"start": 4, "size": 1, "name": "IDLE", "description": "IDLE line detected"}, {"start": 3, "size": 1, "name": "ORE", "description": "Overrun error"}, {"start": 2, "size": 1, "name": "NF", "description": "Noise detected flag"}, {"start": 1, "size": 1, "name": "FE", "description": "Framing error"}, {"start": 0, "size": 1, "name": "PE", "description": "Parity error"}], "description": "Status register", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 9, "name": "DR", "description": "Data value"}], "description": "Data register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 4, "size": 12, "name": "DIV_Mantissa", "description": "mantissa of USARTDIV"}, {"start": 0, "size": 4, "name": "DIV_Fraction", "description": "fraction of USARTDIV"}], "description": "Baud rate register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "OVER8", "description": "Oversampling mode"}, {"start": 13, "size": 1, "name": "UE", "description": "USART enable"}, {"start": 12, "size": 1, "name": "M", "description": "Word length"}, {"start": 11, "size": 1, "name": "WAKE", "description": "Wakeup method"}, {"start": 10, "size": 1, "name": "PCE", "description": "Parity control enable"}, {"start": 9, "size": 1, "name": "PS", "description": "Parity selection"}, {"start": 8, "size": 1, "name": "PEIE", "description": "PE interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "TXE interrupt enable"}, {"start": 6, "size": 1, "name": "TCIE", "description": "Transmission complete interrupt enable"}, {"start": 5, "size": 1, "name": "RXNEIE", "description": "RXNE interrupt enable"}, {"start": 4, "size": 1, "name": "IDLEIE", "description": "IDLE interrupt enable"}, {"start": 3, "size": 1, "name": "TE", "description": "Transmitter enable"}, {"start": 2, "size": 1, "name": "RE", "description": "Receiver enable"}, {"start": 1, "size": 1, "name": "RWU", "description": "Receiver wakeup"}, {"start": 0, "size": 1, "name": "SBK", "description": "Send break"}], "description": "Control register 1", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 14, "size": 1, "name": "LINEN", "description": "LIN mode enable"}, {"start": 12, "size": 2, "name": "STOP", "description": "STOP bits"}, {"start": 6, "size": 1, "name": "LBDIE", "description": "LIN break detection interrupt enable"}, {"start": 5, "size": 1, "name": "LBDL", "description": "lin break detection length"}, {"start": 0, "size": 4, "name": "ADD", "description": "Address of the USART node"}], "description": "Control register 2", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "CR3", "fields": [{"start": 11, "size": 1, "name": "ONEBIT", "description": "One sample bit method enable"}, {"start": 7, "size": 1, "name": "DMAT", "description": "DMA enable transmitter"}, {"start": 6, "size": 1, "name": "DMAR", "description": "DMA enable receiver"}, {"start": 3, "size": 1, "name": "HDSEL", "description": "Half-duplex selection"}, {"start": 2, "size": 1, "name": "IRLP", "description": "IrDA low-power"}, {"start": 1, "size": 1, "name": "IREN", "description": "IrDA mode enable"}, {"start": 0, "size": 1, "name": "EIE", "description": "Error interrupt enable"}], "description": "Control register 3", "access": "read-write", "offset": 20, "size": 32}], "base": 1073772544, "description": "Universal synchronous asynchronous receiver transmitter"}, {"group": "USART", "name": "UART8", "interrupts": [{"name": "UART5", "value": 53, "description": "UART5 global interrupt"}], "registers": [{"reset": 12582912, "name": "SR", "fields": [{"start": 8, "size": 1, "name": "LBD", "description": "LIN break detection flag"}, {"start": 7, "size": 1, "name": "TXE", "description": "Transmit data register empty"}, {"start": 6, "size": 1, "name": "TC", "description": "Transmission complete"}, {"start": 5, "size": 1, "name": "RXNE", "description": "Read data register not empty"}, {"start": 4, "size": 1, "name": "IDLE", "description": "IDLE line detected"}, {"start": 3, "size": 1, "name": "ORE", "description": "Overrun error"}, {"start": 2, "size": 1, "name": "NF", "description": "Noise detected flag"}, {"start": 1, "size": 1, "name": "FE", "description": "Framing error"}, {"start": 0, "size": 1, "name": "PE", "description": "Parity error"}], "description": "Status register", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "DR", "fields": [{"start": 0, "size": 9, "name": "DR", "description": "Data value"}], "description": "Data register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "BRR", "fields": [{"start": 4, "size": 12, "name": "DIV_Mantissa", "description": "mantissa of USARTDIV"}, {"start": 0, "size": 4, "name": "DIV_Fraction", "description": "fraction of USARTDIV"}], "description": "Baud rate register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "CR1", "fields": [{"start": 15, "size": 1, "name": "OVER8", "description": "Oversampling mode"}, {"start": 13, "size": 1, "name": "UE", "description": "USART enable"}, {"start": 12, "size": 1, "name": "M", "description": "Word length"}, {"start": 11, "size": 1, "name": "WAKE", "description": "Wakeup method"}, {"start": 10, "size": 1, "name": "PCE", "description": "Parity control enable"}, {"start": 9, "size": 1, "name": "PS", "description": "Parity selection"}, {"start": 8, "size": 1, "name": "PEIE", "description": "PE interrupt enable"}, {"start": 7, "size": 1, "name": "TXEIE", "description": "TXE interrupt enable"}, {"start": 6, "size": 1, "name": "TCIE", "description": "Transmission complete interrupt enable"}, {"start": 5, "size": 1, "name": "RXNEIE", "description": "RXNE interrupt enable"}, {"start": 4, "size": 1, "name": "IDLEIE", "description": "IDLE interrupt enable"}, {"start": 3, "size": 1, "name": "TE", "description": "Transmitter enable"}, {"start": 2, "size": 1, "name": "RE", "description": "Receiver enable"}, {"start": 1, "size": 1, "name": "RWU", "description": "Receiver wakeup"}, {"start": 0, "size": 1, "name": "SBK", "description": "Send break"}], "description": "Control register 1", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 14, "size": 1, "name": "LINEN", "description": "LIN mode enable"}, {"start": 12, "size": 2, "name": "STOP", "description": "STOP bits"}, {"start": 6, "size": 1, "name": "LBDIE", "description": "LIN break detection interrupt enable"}, {"start": 5, "size": 1, "name": "LBDL", "description": "lin break detection length"}, {"start": 0, "size": 4, "name": "ADD", "description": "Address of the USART node"}], "description": "Control register 2", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "CR3", "fields": [{"start": 11, "size": 1, "name": "ONEBIT", "description": "One sample bit method enable"}, {"start": 7, "size": 1, "name": "DMAT", "description": "DMA enable transmitter"}, {"start": 6, "size": 1, "name": "DMAR", "description": "DMA enable receiver"}, {"start": 3, "size": 1, "name": "HDSEL", "description": "Half-duplex selection"}, {"start": 2, "size": 1, "name": "IRLP", "description": "IrDA low-power"}, {"start": 1, "size": 1, "name": "IREN", "description": "IrDA mode enable"}, {"start": 0, "size": 1, "name": "EIE", "description": "Error interrupt enable"}], "description": "Control register 3", "access": "read-write", "offset": 20, "size": 32}], "base": 1073773568, "description": "Universal synchronous asynchronous receiver transmitter"}, {"group": "ADC", "name": "C_ADC", "interrupts": [], "registers": [{"reset": 0, "name": "CSR", "fields": [{"start": 21, "size": 1, "name": "OVR3", "description": "Overrun flag of ADC3"}, {"start": 20, "size": 1, "name": "STRT3", "description": "Regular channel Start flag of ADC 3"}, {"start": 19, "size": 1, "name": "JSTRT3", "description": "Injected channel Start flag of ADC 3"}, {"start": 18, "size": 1, "name": "JEOC3", "description": "Injected channel end of conversion of ADC 3"}, {"start": 17, "size": 1, "name": "EOC3", "description": "End of conversion of ADC 3"}, {"start": 16, "size": 1, "name": "AWD3", "description": "Analog watchdog flag of ADC 3"}, {"start": 13, "size": 1, "name": "OVR2", "description": "Overrun flag of ADC 2"}, {"start": 12, "size": 1, "name": "STRT2", "description": "Regular channel Start flag of ADC 2"}, {"start": 11, "size": 1, "name": "JSTRT2", "description": "Injected channel Start flag of ADC 2"}, {"start": 10, "size": 1, "name": "JEOC2", "description": "Injected channel end of conversion of ADC 2"}, {"start": 9, "size": 1, "name": "EOC2", "description": "End of conversion of ADC 2"}, {"start": 8, "size": 1, "name": "AWD2", "description": "Analog watchdog flag of ADC 2"}, {"start": 5, "size": 1, "name": "OVR1", "description": "Overrun flag of ADC 1"}, {"start": 4, "size": 1, "name": "STRT1", "description": "Regular channel Start flag of ADC 1"}, {"start": 3, "size": 1, "name": "JSTRT1", "description": "Injected channel Start flag of ADC 1"}, {"start": 2, "size": 1, "name": "JEOC1", "description": "Injected channel end of conversion of ADC 1"}, {"start": 1, "size": 1, "name": "EOC1", "description": "End of conversion of ADC 1"}, {"start": 0, "size": 1, "name": "AWD1", "description": "Analog watchdog flag of ADC 1"}], "description": "ADC Common status register", "access": "read-only", "offset": 0, "size": 32}, {"reset": 0, "name": "CCR", "fields": [{"start": 23, "size": 1, "name": "TSVREFE", "description": "Temperature sensor and VREFINT enable"}, {"start": 22, "size": 1, "name": "VBATE", "description": "VBAT enable"}, {"start": 16, "size": 2, "name": "ADCPRE", "description": "ADC prescaler"}, {"start": 14, "size": 2, "name": "DMA", "description": "Direct memory access mode for multi ADC mode"}, {"start": 13, "size": 1, "name": "DDS", "description": "DMA disable selection for multi-ADC mode"}, {"start": 8, "size": 4, "name": "DELAY", "description": "Delay between 2 sampling phases"}, {"start": 0, "size": 5, "name": "MULT", "description": "Multi ADC mode selection"}], "description": "ADC common control register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CDR", "fields": [{"start": 16, "size": 16, "name": "DATA2", "description": "2nd data item of a pair of regular conversions"}, {"start": 0, "size": 16, "name": "DATA1", "description": "1st data item of a pair of regular conversions"}], "description": "ADC common regular data register for dual and triple modes", "access": "read-only", "offset": 8, "size": 32}], "base": 1073816320, "description": "Common ADC registers"}, {"group": "TIM", "name": "TIM1", "interrupts": [{"name": "TIM1_BRK_TIM9", "value": 24, "description": "TIM1 Break interrupt and TIM9 global interrupt"}, {"name": "TIM1_UP_TIM10", "value": 25, "description": "TIM1 Update interrupt and TIM10 global interrupt"}, {"name": "TIM1_TRG_COM_TIM11", "value": 26, "description": "TIM1 Trigger and Commutation interrupts and TIM11 global interrupt"}, {"name": "TIM1_CC", "value": 27, "description": "TIM1 Capture Compare interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 5, "size": 2, "name": "CMS", "description": "Center-aligned mode selection"}, {"start": 4, "size": 1, "name": "DIR", "description": "Direction"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 14, "size": 1, "name": "OIS4", "description": "Output Idle state 4"}, {"start": 13, "size": 1, "name": "OIS3N", "description": "Output Idle state 3"}, {"start": 12, "size": 1, "name": "OIS3", "description": "Output Idle state 3"}, {"start": 11, "size": 1, "name": "OIS2N", "description": "Output Idle state 2"}, {"start": 10, "size": 1, "name": "OIS2", "description": "Output Idle state 2"}, {"start": 9, "size": 1, "name": "OIS1N", "description": "Output Idle state 1"}, {"start": 8, "size": 1, "name": "OIS1", "description": "Output Idle state 1"}, {"start": 7, "size": 1, "name": "TI1S", "description": "TI1 selection"}, {"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}, {"start": 3, "size": 1, "name": "CCDS", "description": "Capture/compare DMA selection"}, {"start": 2, "size": 1, "name": "CCUS", "description": "Capture/compare control update selection"}, {"start": 0, "size": 1, "name": "CCPC", "description": "Capture/compare preloaded control"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "SMCR", "fields": [{"start": 15, "size": 1, "name": "ETP", "description": "External trigger polarity"}, {"start": 14, "size": 1, "name": "ECE", "description": "External clock enable"}, {"start": 12, "size": 2, "name": "ETPS", "description": "External trigger prescaler"}, {"start": 8, "size": 4, "name": "ETF", "description": "External trigger filter"}, {"start": 7, "size": 1, "name": "MSM", "description": "Master/Slave mode"}, {"start": 4, "size": 3, "name": "TS", "description": "Trigger selection"}, {"start": 0, "size": 3, "name": "SMS", "description": "Slave mode selection"}], "description": "slave mode control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 14, "size": 1, "name": "TDE", "description": "Trigger DMA request enable"}, {"start": 13, "size": 1, "name": "COMDE", "description": "COM DMA request enable"}, {"start": 12, "size": 1, "name": "CC4DE", "description": "Capture/Compare 4 DMA request enable"}, {"start": 11, "size": 1, "name": "CC3DE", "description": "Capture/Compare 3 DMA request enable"}, {"start": 10, "size": 1, "name": "CC2DE", "description": "Capture/Compare 2 DMA request enable"}, {"start": 9, "size": 1, "name": "CC1DE", "description": "Capture/Compare 1 DMA request enable"}, {"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 6, "size": 1, "name": "TIE", "description": "Trigger interrupt enable"}, {"start": 4, "size": 1, "name": "CC4IE", "description": "Capture/Compare 4 interrupt enable"}, {"start": 3, "size": 1, "name": "CC3IE", "description": "Capture/Compare 3 interrupt enable"}, {"start": 2, "size": 1, "name": "CC2IE", "description": "Capture/Compare 2 interrupt enable"}, {"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}, {"start": 7, "size": 1, "name": "BIE", "description": "Break interrupt enable"}, {"start": 5, "size": 1, "name": "COMIE", "description": "COM interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 12, "size": 1, "name": "CC4OF", "description": "Capture/Compare 4 overcapture flag"}, {"start": 11, "size": 1, "name": "CC3OF", "description": "Capture/Compare 3 overcapture flag"}, {"start": 10, "size": 1, "name": "CC2OF", "description": "Capture/compare 2 overcapture flag"}, {"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 7, "size": 1, "name": "BIF", "description": "Break interrupt flag"}, {"start": 6, "size": 1, "name": "TIF", "description": "Trigger interrupt flag"}, {"start": 5, "size": 1, "name": "COMIF", "description": "COM interrupt flag"}, {"start": 4, "size": 1, "name": "CC4IF", "description": "Capture/Compare 4 interrupt flag"}, {"start": 3, "size": 1, "name": "CC3IF", "description": "Capture/Compare 3 interrupt flag"}, {"start": 2, "size": 1, "name": "CC2IF", "description": "Capture/Compare 2 interrupt flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 7, "size": 1, "name": "BG", "description": "Break generation"}, {"start": 6, "size": 1, "name": "TG", "description": "Trigger generation"}, {"start": 5, "size": 1, "name": "COMG", "description": "Capture/Compare control update generation"}, {"start": 4, "size": 1, "name": "CC4G", "description": "Capture/compare 4 generation"}, {"start": 3, "size": 1, "name": "CC3G", "description": "Capture/compare 3 generation"}, {"start": 2, "size": 1, "name": "CC2G", "description": "Capture/compare 2 generation"}, {"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 15, "size": 1, "name": "OC2CE", "description": "Output Compare 2 clear enable"}, {"start": 12, "size": 3, "name": "OC2M", "description": "Output Compare 2 mode"}, {"start": 11, "size": 1, "name": "OC2PE", "description": "Output Compare 2 preload enable"}, {"start": 10, "size": 1, "name": "OC2FE", "description": "Output Compare 2 fast enable"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 7, "size": 1, "name": "OC1CE", "description": "Output Compare 1 clear enable"}, {"start": 4, "size": 3, "name": "OC1M", "description": "Output Compare 1 mode"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "Output Compare 1 preload enable"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "Output Compare 1 fast enable"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 12, "size": 4, "name": "IC2F", "description": "Input capture 2 filter"}, {"start": 10, "size": 2, "name": "IC2PCS", "description": "Input capture 2 prescaler"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "ICPCS", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR2_Output", "fields": [{"start": 15, "size": 1, "name": "OC4CE", "description": "Output compare 4 clear enable"}, {"start": 12, "size": 3, "name": "OC4M", "description": "Output compare 4 mode"}, {"start": 11, "size": 1, "name": "OC4PE", "description": "Output compare 4 preload enable"}, {"start": 10, "size": 1, "name": "OC4FE", "description": "Output compare 4 fast enable"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 7, "size": 1, "name": "OC3CE", "description": "Output compare 3 clear enable"}, {"start": 4, "size": 3, "name": "OC3M", "description": "Output compare 3 mode"}, {"start": 3, "size": 1, "name": "OC3PE", "description": "Output compare 3 preload enable"}, {"start": 2, "size": 1, "name": "OC3FE", "description": "Output compare 3 fast enable"}, {"start": 0, "size": 2, "name": "CC3S", "description": "Capture/Compare 3 selection"}], "description": "capture/compare mode register 2 (output mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCMR2_Input", "fields": [{"start": 12, "size": 4, "name": "IC4F", "description": "Input capture 4 filter"}, {"start": 10, "size": 2, "name": "IC4PSC", "description": "Input capture 4 prescaler"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 4, "size": 4, "name": "IC3F", "description": "Input capture 3 filter"}, {"start": 2, "size": 2, "name": "IC3PSC", "description": "Input capture 3 prescaler"}, {"start": 0, "size": 2, "name": "CC3S", "description": "Capture/compare 3 selection"}], "description": "capture/compare mode register 2 (input mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 13, "size": 1, "name": "CC4P", "description": "Capture/Compare 3 output Polarity"}, {"start": 12, "size": 1, "name": "CC4E", "description": "Capture/Compare 4 output enable"}, {"start": 11, "size": 1, "name": "CC3NP", "description": "Capture/Compare 3 output Polarity"}, {"start": 10, "size": 1, "name": "CC3NE", "description": "Capture/Compare 3 complementary output enable"}, {"start": 9, "size": 1, "name": "CC3P", "description": "Capture/Compare 3 output Polarity"}, {"start": 8, "size": 1, "name": "CC3E", "description": "Capture/Compare 3 output enable"}, {"start": 7, "size": 1, "name": "CC2NP", "description": "Capture/Compare 2 output Polarity"}, {"start": 6, "size": 1, "name": "CC2NE", "description": "Capture/Compare 2 complementary output enable"}, {"start": 5, "size": 1, "name": "CC2P", "description": "Capture/Compare 2 output Polarity"}, {"start": 4, "size": 1, "name": "CC2E", "description": "Capture/Compare 2 output enable"}, {"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 2, "size": 1, "name": "CC1NE", "description": "Capture/Compare 1 complementary output enable"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "counter value"}], "description": "counter", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 16, "name": "CCR1", "description": "Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "CCR2", "fields": [{"start": 0, "size": 16, "name": "CCR2", "description": "Capture/Compare 2 value"}], "description": "capture/compare register 2", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "CCR3", "fields": [{"start": 0, "size": 16, "name": "CCR3", "description": "Capture/Compare value"}], "description": "capture/compare register 3", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "CCR4", "fields": [{"start": 0, "size": 16, "name": "CCR4", "description": "Capture/Compare value"}], "description": "capture/compare register 4", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "DCR", "fields": [{"start": 8, "size": 5, "name": "DBL", "description": "DMA burst length"}, {"start": 0, "size": 5, "name": "DBA", "description": "DMA base address"}], "description": "DMA control register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "DMAR", "fields": [{"start": 0, "size": 16, "name": "DMAB", "description": "DMA register for burst accesses"}], "description": "DMA address for full transfer", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "RCR", "fields": [{"start": 0, "size": 8, "name": "REP", "description": "Repetition counter value"}], "description": "repetition counter register", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "BDTR", "fields": [{"start": 15, "size": 1, "name": "MOE", "description": "Main output enable"}, {"start": 14, "size": 1, "name": "AOE", "description": "Automatic output enable"}, {"start": 13, "size": 1, "name": "BKP", "description": "Break polarity"}, {"start": 12, "size": 1, "name": "BKE", "description": "Break enable"}, {"start": 11, "size": 1, "name": "OSSR", "description": "Off-state selection for Run mode"}, {"start": 10, "size": 1, "name": "OSSI", "description": "Off-state selection for Idle mode"}, {"start": 8, "size": 2, "name": "LOCK", "description": "Lock configuration"}, {"start": 0, "size": 8, "name": "DTG", "description": "Dead-time generator setup"}], "description": "break and dead-time register", "access": "read-write", "offset": 68, "size": 32}], "base": 1073807360, "description": "Advanced-timers"}, {"group": "TIM", "name": "TIM8", "interrupts": [{"name": "TIM8_BRK_TIM12", "value": 43, "description": "TIM8 Break interrupt and TIM12 global interrupt"}, {"name": "TIM8_UP_TIM13", "value": 44, "description": "TIM8 Update interrupt and TIM13 global interrupt"}, {"name": "TIM8_TRG_COM_TIM14", "value": 45, "description": "TIM8 Trigger and Commutation interrupts and TIM14 global interrupt"}, {"name": "TIM8_CC", "value": 46, "description": "TIM8 Capture Compare interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 5, "size": 2, "name": "CMS", "description": "Center-aligned mode selection"}, {"start": 4, "size": 1, "name": "DIR", "description": "Direction"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 14, "size": 1, "name": "OIS4", "description": "Output Idle state 4"}, {"start": 13, "size": 1, "name": "OIS3N", "description": "Output Idle state 3"}, {"start": 12, "size": 1, "name": "OIS3", "description": "Output Idle state 3"}, {"start": 11, "size": 1, "name": "OIS2N", "description": "Output Idle state 2"}, {"start": 10, "size": 1, "name": "OIS2", "description": "Output Idle state 2"}, {"start": 9, "size": 1, "name": "OIS1N", "description": "Output Idle state 1"}, {"start": 8, "size": 1, "name": "OIS1", "description": "Output Idle state 1"}, {"start": 7, "size": 1, "name": "TI1S", "description": "TI1 selection"}, {"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}, {"start": 3, "size": 1, "name": "CCDS", "description": "Capture/compare DMA selection"}, {"start": 2, "size": 1, "name": "CCUS", "description": "Capture/compare control update selection"}, {"start": 0, "size": 1, "name": "CCPC", "description": "Capture/compare preloaded control"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "SMCR", "fields": [{"start": 15, "size": 1, "name": "ETP", "description": "External trigger polarity"}, {"start": 14, "size": 1, "name": "ECE", "description": "External clock enable"}, {"start": 12, "size": 2, "name": "ETPS", "description": "External trigger prescaler"}, {"start": 8, "size": 4, "name": "ETF", "description": "External trigger filter"}, {"start": 7, "size": 1, "name": "MSM", "description": "Master/Slave mode"}, {"start": 4, "size": 3, "name": "TS", "description": "Trigger selection"}, {"start": 0, "size": 3, "name": "SMS", "description": "Slave mode selection"}], "description": "slave mode control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 14, "size": 1, "name": "TDE", "description": "Trigger DMA request enable"}, {"start": 13, "size": 1, "name": "COMDE", "description": "COM DMA request enable"}, {"start": 12, "size": 1, "name": "CC4DE", "description": "Capture/Compare 4 DMA request enable"}, {"start": 11, "size": 1, "name": "CC3DE", "description": "Capture/Compare 3 DMA request enable"}, {"start": 10, "size": 1, "name": "CC2DE", "description": "Capture/Compare 2 DMA request enable"}, {"start": 9, "size": 1, "name": "CC1DE", "description": "Capture/Compare 1 DMA request enable"}, {"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 6, "size": 1, "name": "TIE", "description": "Trigger interrupt enable"}, {"start": 4, "size": 1, "name": "CC4IE", "description": "Capture/Compare 4 interrupt enable"}, {"start": 3, "size": 1, "name": "CC3IE", "description": "Capture/Compare 3 interrupt enable"}, {"start": 2, "size": 1, "name": "CC2IE", "description": "Capture/Compare 2 interrupt enable"}, {"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}, {"start": 7, "size": 1, "name": "BIE", "description": "Break interrupt enable"}, {"start": 5, "size": 1, "name": "COMIE", "description": "COM interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 12, "size": 1, "name": "CC4OF", "description": "Capture/Compare 4 overcapture flag"}, {"start": 11, "size": 1, "name": "CC3OF", "description": "Capture/Compare 3 overcapture flag"}, {"start": 10, "size": 1, "name": "CC2OF", "description": "Capture/compare 2 overcapture flag"}, {"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 7, "size": 1, "name": "BIF", "description": "Break interrupt flag"}, {"start": 6, "size": 1, "name": "TIF", "description": "Trigger interrupt flag"}, {"start": 5, "size": 1, "name": "COMIF", "description": "COM interrupt flag"}, {"start": 4, "size": 1, "name": "CC4IF", "description": "Capture/Compare 4 interrupt flag"}, {"start": 3, "size": 1, "name": "CC3IF", "description": "Capture/Compare 3 interrupt flag"}, {"start": 2, "size": 1, "name": "CC2IF", "description": "Capture/Compare 2 interrupt flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 7, "size": 1, "name": "BG", "description": "Break generation"}, {"start": 6, "size": 1, "name": "TG", "description": "Trigger generation"}, {"start": 5, "size": 1, "name": "COMG", "description": "Capture/Compare control update generation"}, {"start": 4, "size": 1, "name": "CC4G", "description": "Capture/compare 4 generation"}, {"start": 3, "size": 1, "name": "CC3G", "description": "Capture/compare 3 generation"}, {"start": 2, "size": 1, "name": "CC2G", "description": "Capture/compare 2 generation"}, {"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 15, "size": 1, "name": "OC2CE", "description": "Output Compare 2 clear enable"}, {"start": 12, "size": 3, "name": "OC2M", "description": "Output Compare 2 mode"}, {"start": 11, "size": 1, "name": "OC2PE", "description": "Output Compare 2 preload enable"}, {"start": 10, "size": 1, "name": "OC2FE", "description": "Output Compare 2 fast enable"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 7, "size": 1, "name": "OC1CE", "description": "Output Compare 1 clear enable"}, {"start": 4, "size": 3, "name": "OC1M", "description": "Output Compare 1 mode"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "Output Compare 1 preload enable"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "Output Compare 1 fast enable"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 12, "size": 4, "name": "IC2F", "description": "Input capture 2 filter"}, {"start": 10, "size": 2, "name": "IC2PCS", "description": "Input capture 2 prescaler"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "ICPCS", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR2_Output", "fields": [{"start": 15, "size": 1, "name": "OC4CE", "description": "Output compare 4 clear enable"}, {"start": 12, "size": 3, "name": "OC4M", "description": "Output compare 4 mode"}, {"start": 11, "size": 1, "name": "OC4PE", "description": "Output compare 4 preload enable"}, {"start": 10, "size": 1, "name": "OC4FE", "description": "Output compare 4 fast enable"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 7, "size": 1, "name": "OC3CE", "description": "Output compare 3 clear enable"}, {"start": 4, "size": 3, "name": "OC3M", "description": "Output compare 3 mode"}, {"start": 3, "size": 1, "name": "OC3PE", "description": "Output compare 3 preload enable"}, {"start": 2, "size": 1, "name": "OC3FE", "description": "Output compare 3 fast enable"}, {"start": 0, "size": 2, "name": "CC3S", "description": "Capture/Compare 3 selection"}], "description": "capture/compare mode register 2 (output mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCMR2_Input", "fields": [{"start": 12, "size": 4, "name": "IC4F", "description": "Input capture 4 filter"}, {"start": 10, "size": 2, "name": "IC4PSC", "description": "Input capture 4 prescaler"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 4, "size": 4, "name": "IC3F", "description": "Input capture 3 filter"}, {"start": 2, "size": 2, "name": "IC3PSC", "description": "Input capture 3 prescaler"}, {"start": 0, "size": 2, "name": "CC3S", "description": "Capture/compare 3 selection"}], "description": "capture/compare mode register 2 (input mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 13, "size": 1, "name": "CC4P", "description": "Capture/Compare 3 output Polarity"}, {"start": 12, "size": 1, "name": "CC4E", "description": "Capture/Compare 4 output enable"}, {"start": 11, "size": 1, "name": "CC3NP", "description": "Capture/Compare 3 output Polarity"}, {"start": 10, "size": 1, "name": "CC3NE", "description": "Capture/Compare 3 complementary output enable"}, {"start": 9, "size": 1, "name": "CC3P", "description": "Capture/Compare 3 output Polarity"}, {"start": 8, "size": 1, "name": "CC3E", "description": "Capture/Compare 3 output enable"}, {"start": 7, "size": 1, "name": "CC2NP", "description": "Capture/Compare 2 output Polarity"}, {"start": 6, "size": 1, "name": "CC2NE", "description": "Capture/Compare 2 complementary output enable"}, {"start": 5, "size": 1, "name": "CC2P", "description": "Capture/Compare 2 output Polarity"}, {"start": 4, "size": 1, "name": "CC2E", "description": "Capture/Compare 2 output enable"}, {"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 2, "size": 1, "name": "CC1NE", "description": "Capture/Compare 1 complementary output enable"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "counter value"}], "description": "counter", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 16, "name": "CCR1", "description": "Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "CCR2", "fields": [{"start": 0, "size": 16, "name": "CCR2", "description": "Capture/Compare 2 value"}], "description": "capture/compare register 2", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "CCR3", "fields": [{"start": 0, "size": 16, "name": "CCR3", "description": "Capture/Compare value"}], "description": "capture/compare register 3", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "CCR4", "fields": [{"start": 0, "size": 16, "name": "CCR4", "description": "Capture/Compare value"}], "description": "capture/compare register 4", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "DCR", "fields": [{"start": 8, "size": 5, "name": "DBL", "description": "DMA burst length"}, {"start": 0, "size": 5, "name": "DBA", "description": "DMA base address"}], "description": "DMA control register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "DMAR", "fields": [{"start": 0, "size": 16, "name": "DMAB", "description": "DMA register for burst accesses"}], "description": "DMA address for full transfer", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "RCR", "fields": [{"start": 0, "size": 8, "name": "REP", "description": "Repetition counter value"}], "description": "repetition counter register", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "BDTR", "fields": [{"start": 15, "size": 1, "name": "MOE", "description": "Main output enable"}, {"start": 14, "size": 1, "name": "AOE", "description": "Automatic output enable"}, {"start": 13, "size": 1, "name": "BKP", "description": "Break polarity"}, {"start": 12, "size": 1, "name": "BKE", "description": "Break enable"}, {"start": 11, "size": 1, "name": "OSSR", "description": "Off-state selection for Run mode"}, {"start": 10, "size": 1, "name": "OSSI", "description": "Off-state selection for Idle mode"}, {"start": 8, "size": 2, "name": "LOCK", "description": "Lock configuration"}, {"start": 0, "size": 8, "name": "DTG", "description": "Dead-time generator setup"}], "description": "break and dead-time register", "access": "read-write", "offset": 68, "size": 32}], "base": 1073808384, "description": "Advanced-timers"}, {"group": "TIM", "name": "TIM2", "interrupts": [{"name": "TIM2", "value": 28, "description": "TIM2 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 5, "size": 2, "name": "CMS", "description": "Center-aligned mode selection"}, {"start": 4, "size": 1, "name": "DIR", "description": "Direction"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 7, "size": 1, "name": "TI1S", "description": "TI1 selection"}, {"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}, {"start": 3, "size": 1, "name": "CCDS", "description": "Capture/compare DMA selection"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "SMCR", "fields": [{"start": 15, "size": 1, "name": "ETP", "description": "External trigger polarity"}, {"start": 14, "size": 1, "name": "ECE", "description": "External clock enable"}, {"start": 12, "size": 2, "name": "ETPS", "description": "External trigger prescaler"}, {"start": 8, "size": 4, "name": "ETF", "description": "External trigger filter"}, {"start": 7, "size": 1, "name": "MSM", "description": "Master/Slave mode"}, {"start": 4, "size": 3, "name": "TS", "description": "Trigger selection"}, {"start": 0, "size": 3, "name": "SMS", "description": "Slave mode selection"}], "description": "slave mode control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 14, "size": 1, "name": "TDE", "description": "Trigger DMA request enable"}, {"start": 12, "size": 1, "name": "CC4DE", "description": "Capture/Compare 4 DMA request enable"}, {"start": 11, "size": 1, "name": "CC3DE", "description": "Capture/Compare 3 DMA request enable"}, {"start": 10, "size": 1, "name": "CC2DE", "description": "Capture/Compare 2 DMA request enable"}, {"start": 9, "size": 1, "name": "CC1DE", "description": "Capture/Compare 1 DMA request enable"}, {"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 6, "size": 1, "name": "TIE", "description": "Trigger interrupt enable"}, {"start": 4, "size": 1, "name": "CC4IE", "description": "Capture/Compare 4 interrupt enable"}, {"start": 3, "size": 1, "name": "CC3IE", "description": "Capture/Compare 3 interrupt enable"}, {"start": 2, "size": 1, "name": "CC2IE", "description": "Capture/Compare 2 interrupt enable"}, {"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 12, "size": 1, "name": "CC4OF", "description": "Capture/Compare 4 overcapture flag"}, {"start": 11, "size": 1, "name": "CC3OF", "description": "Capture/Compare 3 overcapture flag"}, {"start": 10, "size": 1, "name": "CC2OF", "description": "Capture/compare 2 overcapture flag"}, {"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 6, "size": 1, "name": "TIF", "description": "Trigger interrupt flag"}, {"start": 4, "size": 1, "name": "CC4IF", "description": "Capture/Compare 4 interrupt flag"}, {"start": 3, "size": 1, "name": "CC3IF", "description": "Capture/Compare 3 interrupt flag"}, {"start": 2, "size": 1, "name": "CC2IF", "description": "Capture/Compare 2 interrupt flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 6, "size": 1, "name": "TG", "description": "Trigger generation"}, {"start": 4, "size": 1, "name": "CC4G", "description": "Capture/compare 4 generation"}, {"start": 3, "size": 1, "name": "CC3G", "description": "Capture/compare 3 generation"}, {"start": 2, "size": 1, "name": "CC2G", "description": "Capture/compare 2 generation"}, {"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 15, "size": 1, "name": "OC2CE", "description": "OC2CE"}, {"start": 12, "size": 3, "name": "OC2M", "description": "OC2M"}, {"start": 11, "size": 1, "name": "OC2PE", "description": "OC2PE"}, {"start": 10, "size": 1, "name": "OC2FE", "description": "OC2FE"}, {"start": 8, "size": 2, "name": "CC2S", "description": "CC2S"}, {"start": 7, "size": 1, "name": "OC1CE", "description": "OC1CE"}, {"start": 4, "size": 3, "name": "OC1M", "description": "OC1M"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "OC1PE"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "OC1FE"}, {"start": 0, "size": 2, "name": "CC1S", "description": "CC1S"}], "description": "capture/compare mode register 1 (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 12, "size": 4, "name": "IC2F", "description": "Input capture 2 filter"}, {"start": 10, "size": 2, "name": "IC2PCS", "description": "Input capture 2 prescaler"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "ICPCS", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR2_Output", "fields": [{"start": 15, "size": 1, "name": "O24CE", "description": "O24CE"}, {"start": 12, "size": 3, "name": "OC4M", "description": "OC4M"}, {"start": 11, "size": 1, "name": "OC4PE", "description": "OC4PE"}, {"start": 10, "size": 1, "name": "OC4FE", "description": "OC4FE"}, {"start": 8, "size": 2, "name": "CC4S", "description": "CC4S"}, {"start": 7, "size": 1, "name": "OC3CE", "description": "OC3CE"}, {"start": 4, "size": 3, "name": "OC3M", "description": "OC3M"}, {"start": 3, "size": 1, "name": "OC3PE", "description": "OC3PE"}, {"start": 2, "size": 1, "name": "OC3FE", "description": "OC3FE"}, {"start": 0, "size": 2, "name": "CC3S", "description": "CC3S"}], "description": "capture/compare mode register 2 (output mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCMR2_Input", "fields": [{"start": 12, "size": 4, "name": "IC4F", "description": "Input capture 4 filter"}, {"start": 10, "size": 2, "name": "IC4PSC", "description": "Input capture 4 prescaler"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 4, "size": 4, "name": "IC3F", "description": "Input capture 3 filter"}, {"start": 2, "size": 2, "name": "IC3PSC", "description": "Input capture 3 prescaler"}, {"start": 0, "size": 2, "name": "CC3S", "description": "Capture/compare 3 selection"}], "description": "capture/compare mode register 2 (input mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 15, "size": 1, "name": "CC4NP", "description": "Capture/Compare 4 output Polarity"}, {"start": 13, "size": 1, "name": "CC4P", "description": "Capture/Compare 3 output Polarity"}, {"start": 12, "size": 1, "name": "CC4E", "description": "Capture/Compare 4 output enable"}, {"start": 11, "size": 1, "name": "CC3NP", "description": "Capture/Compare 3 output Polarity"}, {"start": 9, "size": 1, "name": "CC3P", "description": "Capture/Compare 3 output Polarity"}, {"start": 8, "size": 1, "name": "CC3E", "description": "Capture/Compare 3 output enable"}, {"start": 7, "size": 1, "name": "CC2NP", "description": "Capture/Compare 2 output Polarity"}, {"start": 5, "size": 1, "name": "CC2P", "description": "Capture/Compare 2 output Polarity"}, {"start": 4, "size": 1, "name": "CC2E", "description": "Capture/Compare 2 output enable"}, {"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 16, "size": 16, "name": "CNT_H", "description": "High counter value"}, {"start": 0, "size": 16, "name": "CNT_L", "description": "Low counter value"}], "description": "counter", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 16, "size": 16, "name": "ARR_H", "description": "High Auto-reload value"}, {"start": 0, "size": 16, "name": "ARR_L", "description": "Low Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 16, "size": 16, "name": "CCR1_H", "description": "High Capture/Compare 1 value"}, {"start": 0, "size": 16, "name": "CCR1_L", "description": "Low Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "CCR2", "fields": [{"start": 16, "size": 16, "name": "CCR2_H", "description": "High Capture/Compare 2 value"}, {"start": 0, "size": 16, "name": "CCR2_L", "description": "Low Capture/Compare 2 value"}], "description": "capture/compare register 2", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "CCR3", "fields": [{"start": 16, "size": 16, "name": "CCR3_H", "description": "High Capture/Compare value"}, {"start": 0, "size": 16, "name": "CCR3_L", "description": "Low Capture/Compare value"}], "description": "capture/compare register 3", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "CCR4", "fields": [{"start": 16, "size": 16, "name": "CCR4_H", "description": "High Capture/Compare value"}, {"start": 0, "size": 16, "name": "CCR4_L", "description": "Low Capture/Compare value"}], "description": "capture/compare register 4", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "DCR", "fields": [{"start": 8, "size": 5, "name": "DBL", "description": "DMA burst length"}, {"start": 0, "size": 5, "name": "DBA", "description": "DMA base address"}], "description": "DMA control register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "DMAR", "fields": [{"start": 0, "size": 16, "name": "DMAB", "description": "DMA register for burst accesses"}], "description": "DMA address for full transfer", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "OR", "fields": [{"start": 10, "size": 2, "name": "ITR1_RMP", "description": "Timer Input 4 remap"}], "description": "TIM5 option register", "access": "read-write", "offset": 80, "size": 32}], "base": 1073741824, "description": "General purpose timers"}, {"group": "TIM", "name": "TIM3", "interrupts": [{"name": "TIM3", "value": 29, "description": "TIM3 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 5, "size": 2, "name": "CMS", "description": "Center-aligned mode selection"}, {"start": 4, "size": 1, "name": "DIR", "description": "Direction"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 7, "size": 1, "name": "TI1S", "description": "TI1 selection"}, {"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}, {"start": 3, "size": 1, "name": "CCDS", "description": "Capture/compare DMA selection"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "SMCR", "fields": [{"start": 15, "size": 1, "name": "ETP", "description": "External trigger polarity"}, {"start": 14, "size": 1, "name": "ECE", "description": "External clock enable"}, {"start": 12, "size": 2, "name": "ETPS", "description": "External trigger prescaler"}, {"start": 8, "size": 4, "name": "ETF", "description": "External trigger filter"}, {"start": 7, "size": 1, "name": "MSM", "description": "Master/Slave mode"}, {"start": 4, "size": 3, "name": "TS", "description": "Trigger selection"}, {"start": 0, "size": 3, "name": "SMS", "description": "Slave mode selection"}], "description": "slave mode control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 14, "size": 1, "name": "TDE", "description": "Trigger DMA request enable"}, {"start": 12, "size": 1, "name": "CC4DE", "description": "Capture/Compare 4 DMA request enable"}, {"start": 11, "size": 1, "name": "CC3DE", "description": "Capture/Compare 3 DMA request enable"}, {"start": 10, "size": 1, "name": "CC2DE", "description": "Capture/Compare 2 DMA request enable"}, {"start": 9, "size": 1, "name": "CC1DE", "description": "Capture/Compare 1 DMA request enable"}, {"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 6, "size": 1, "name": "TIE", "description": "Trigger interrupt enable"}, {"start": 4, "size": 1, "name": "CC4IE", "description": "Capture/Compare 4 interrupt enable"}, {"start": 3, "size": 1, "name": "CC3IE", "description": "Capture/Compare 3 interrupt enable"}, {"start": 2, "size": 1, "name": "CC2IE", "description": "Capture/Compare 2 interrupt enable"}, {"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 12, "size": 1, "name": "CC4OF", "description": "Capture/Compare 4 overcapture flag"}, {"start": 11, "size": 1, "name": "CC3OF", "description": "Capture/Compare 3 overcapture flag"}, {"start": 10, "size": 1, "name": "CC2OF", "description": "Capture/compare 2 overcapture flag"}, {"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 6, "size": 1, "name": "TIF", "description": "Trigger interrupt flag"}, {"start": 4, "size": 1, "name": "CC4IF", "description": "Capture/Compare 4 interrupt flag"}, {"start": 3, "size": 1, "name": "CC3IF", "description": "Capture/Compare 3 interrupt flag"}, {"start": 2, "size": 1, "name": "CC2IF", "description": "Capture/Compare 2 interrupt flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 6, "size": 1, "name": "TG", "description": "Trigger generation"}, {"start": 4, "size": 1, "name": "CC4G", "description": "Capture/compare 4 generation"}, {"start": 3, "size": 1, "name": "CC3G", "description": "Capture/compare 3 generation"}, {"start": 2, "size": 1, "name": "CC2G", "description": "Capture/compare 2 generation"}, {"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 15, "size": 1, "name": "OC2CE", "description": "OC2CE"}, {"start": 12, "size": 3, "name": "OC2M", "description": "OC2M"}, {"start": 11, "size": 1, "name": "OC2PE", "description": "OC2PE"}, {"start": 10, "size": 1, "name": "OC2FE", "description": "OC2FE"}, {"start": 8, "size": 2, "name": "CC2S", "description": "CC2S"}, {"start": 7, "size": 1, "name": "OC1CE", "description": "OC1CE"}, {"start": 4, "size": 3, "name": "OC1M", "description": "OC1M"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "OC1PE"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "OC1FE"}, {"start": 0, "size": 2, "name": "CC1S", "description": "CC1S"}], "description": "capture/compare mode register 1 (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 12, "size": 4, "name": "IC2F", "description": "Input capture 2 filter"}, {"start": 10, "size": 2, "name": "IC2PCS", "description": "Input capture 2 prescaler"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "ICPCS", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR2_Output", "fields": [{"start": 15, "size": 1, "name": "O24CE", "description": "O24CE"}, {"start": 12, "size": 3, "name": "OC4M", "description": "OC4M"}, {"start": 11, "size": 1, "name": "OC4PE", "description": "OC4PE"}, {"start": 10, "size": 1, "name": "OC4FE", "description": "OC4FE"}, {"start": 8, "size": 2, "name": "CC4S", "description": "CC4S"}, {"start": 7, "size": 1, "name": "OC3CE", "description": "OC3CE"}, {"start": 4, "size": 3, "name": "OC3M", "description": "OC3M"}, {"start": 3, "size": 1, "name": "OC3PE", "description": "OC3PE"}, {"start": 2, "size": 1, "name": "OC3FE", "description": "OC3FE"}, {"start": 0, "size": 2, "name": "CC3S", "description": "CC3S"}], "description": "capture/compare mode register 2 (output mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCMR2_Input", "fields": [{"start": 12, "size": 4, "name": "IC4F", "description": "Input capture 4 filter"}, {"start": 10, "size": 2, "name": "IC4PSC", "description": "Input capture 4 prescaler"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 4, "size": 4, "name": "IC3F", "description": "Input capture 3 filter"}, {"start": 2, "size": 2, "name": "IC3PSC", "description": "Input capture 3 prescaler"}, {"start": 0, "size": 2, "name": "CC3S", "description": "Capture/compare 3 selection"}], "description": "capture/compare mode register 2 (input mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 15, "size": 1, "name": "CC4NP", "description": "Capture/Compare 4 output Polarity"}, {"start": 13, "size": 1, "name": "CC4P", "description": "Capture/Compare 3 output Polarity"}, {"start": 12, "size": 1, "name": "CC4E", "description": "Capture/Compare 4 output enable"}, {"start": 11, "size": 1, "name": "CC3NP", "description": "Capture/Compare 3 output Polarity"}, {"start": 9, "size": 1, "name": "CC3P", "description": "Capture/Compare 3 output Polarity"}, {"start": 8, "size": 1, "name": "CC3E", "description": "Capture/Compare 3 output enable"}, {"start": 7, "size": 1, "name": "CC2NP", "description": "Capture/Compare 2 output Polarity"}, {"start": 5, "size": 1, "name": "CC2P", "description": "Capture/Compare 2 output Polarity"}, {"start": 4, "size": 1, "name": "CC2E", "description": "Capture/Compare 2 output enable"}, {"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 16, "size": 16, "name": "CNT_H", "description": "High counter value"}, {"start": 0, "size": 16, "name": "CNT_L", "description": "Low counter value"}], "description": "counter", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 16, "size": 16, "name": "ARR_H", "description": "High Auto-reload value"}, {"start": 0, "size": 16, "name": "ARR_L", "description": "Low Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 16, "size": 16, "name": "CCR1_H", "description": "High Capture/Compare 1 value"}, {"start": 0, "size": 16, "name": "CCR1_L", "description": "Low Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "CCR2", "fields": [{"start": 16, "size": 16, "name": "CCR2_H", "description": "High Capture/Compare 2 value"}, {"start": 0, "size": 16, "name": "CCR2_L", "description": "Low Capture/Compare 2 value"}], "description": "capture/compare register 2", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "CCR3", "fields": [{"start": 16, "size": 16, "name": "CCR3_H", "description": "High Capture/Compare value"}, {"start": 0, "size": 16, "name": "CCR3_L", "description": "Low Capture/Compare value"}], "description": "capture/compare register 3", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "CCR4", "fields": [{"start": 16, "size": 16, "name": "CCR4_H", "description": "High Capture/Compare value"}, {"start": 0, "size": 16, "name": "CCR4_L", "description": "Low Capture/Compare value"}], "description": "capture/compare register 4", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "DCR", "fields": [{"start": 8, "size": 5, "name": "DBL", "description": "DMA burst length"}, {"start": 0, "size": 5, "name": "DBA", "description": "DMA base address"}], "description": "DMA control register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "DMAR", "fields": [{"start": 0, "size": 16, "name": "DMAB", "description": "DMA register for burst accesses"}], "description": "DMA address for full transfer", "access": "read-write", "offset": 76, "size": 32}], "base": 1073742848, "description": "General purpose timers"}, {"group": "TIM", "name": "TIM4", "interrupts": [{"name": "TIM4", "value": 30, "description": "TIM4 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 5, "size": 2, "name": "CMS", "description": "Center-aligned mode selection"}, {"start": 4, "size": 1, "name": "DIR", "description": "Direction"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 7, "size": 1, "name": "TI1S", "description": "TI1 selection"}, {"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}, {"start": 3, "size": 1, "name": "CCDS", "description": "Capture/compare DMA selection"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "SMCR", "fields": [{"start": 15, "size": 1, "name": "ETP", "description": "External trigger polarity"}, {"start": 14, "size": 1, "name": "ECE", "description": "External clock enable"}, {"start": 12, "size": 2, "name": "ETPS", "description": "External trigger prescaler"}, {"start": 8, "size": 4, "name": "ETF", "description": "External trigger filter"}, {"start": 7, "size": 1, "name": "MSM", "description": "Master/Slave mode"}, {"start": 4, "size": 3, "name": "TS", "description": "Trigger selection"}, {"start": 0, "size": 3, "name": "SMS", "description": "Slave mode selection"}], "description": "slave mode control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 14, "size": 1, "name": "TDE", "description": "Trigger DMA request enable"}, {"start": 12, "size": 1, "name": "CC4DE", "description": "Capture/Compare 4 DMA request enable"}, {"start": 11, "size": 1, "name": "CC3DE", "description": "Capture/Compare 3 DMA request enable"}, {"start": 10, "size": 1, "name": "CC2DE", "description": "Capture/Compare 2 DMA request enable"}, {"start": 9, "size": 1, "name": "CC1DE", "description": "Capture/Compare 1 DMA request enable"}, {"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 6, "size": 1, "name": "TIE", "description": "Trigger interrupt enable"}, {"start": 4, "size": 1, "name": "CC4IE", "description": "Capture/Compare 4 interrupt enable"}, {"start": 3, "size": 1, "name": "CC3IE", "description": "Capture/Compare 3 interrupt enable"}, {"start": 2, "size": 1, "name": "CC2IE", "description": "Capture/Compare 2 interrupt enable"}, {"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 12, "size": 1, "name": "CC4OF", "description": "Capture/Compare 4 overcapture flag"}, {"start": 11, "size": 1, "name": "CC3OF", "description": "Capture/Compare 3 overcapture flag"}, {"start": 10, "size": 1, "name": "CC2OF", "description": "Capture/compare 2 overcapture flag"}, {"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 6, "size": 1, "name": "TIF", "description": "Trigger interrupt flag"}, {"start": 4, "size": 1, "name": "CC4IF", "description": "Capture/Compare 4 interrupt flag"}, {"start": 3, "size": 1, "name": "CC3IF", "description": "Capture/Compare 3 interrupt flag"}, {"start": 2, "size": 1, "name": "CC2IF", "description": "Capture/Compare 2 interrupt flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 6, "size": 1, "name": "TG", "description": "Trigger generation"}, {"start": 4, "size": 1, "name": "CC4G", "description": "Capture/compare 4 generation"}, {"start": 3, "size": 1, "name": "CC3G", "description": "Capture/compare 3 generation"}, {"start": 2, "size": 1, "name": "CC2G", "description": "Capture/compare 2 generation"}, {"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 15, "size": 1, "name": "OC2CE", "description": "OC2CE"}, {"start": 12, "size": 3, "name": "OC2M", "description": "OC2M"}, {"start": 11, "size": 1, "name": "OC2PE", "description": "OC2PE"}, {"start": 10, "size": 1, "name": "OC2FE", "description": "OC2FE"}, {"start": 8, "size": 2, "name": "CC2S", "description": "CC2S"}, {"start": 7, "size": 1, "name": "OC1CE", "description": "OC1CE"}, {"start": 4, "size": 3, "name": "OC1M", "description": "OC1M"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "OC1PE"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "OC1FE"}, {"start": 0, "size": 2, "name": "CC1S", "description": "CC1S"}], "description": "capture/compare mode register 1 (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 12, "size": 4, "name": "IC2F", "description": "Input capture 2 filter"}, {"start": 10, "size": 2, "name": "IC2PCS", "description": "Input capture 2 prescaler"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "ICPCS", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR2_Output", "fields": [{"start": 15, "size": 1, "name": "O24CE", "description": "O24CE"}, {"start": 12, "size": 3, "name": "OC4M", "description": "OC4M"}, {"start": 11, "size": 1, "name": "OC4PE", "description": "OC4PE"}, {"start": 10, "size": 1, "name": "OC4FE", "description": "OC4FE"}, {"start": 8, "size": 2, "name": "CC4S", "description": "CC4S"}, {"start": 7, "size": 1, "name": "OC3CE", "description": "OC3CE"}, {"start": 4, "size": 3, "name": "OC3M", "description": "OC3M"}, {"start": 3, "size": 1, "name": "OC3PE", "description": "OC3PE"}, {"start": 2, "size": 1, "name": "OC3FE", "description": "OC3FE"}, {"start": 0, "size": 2, "name": "CC3S", "description": "CC3S"}], "description": "capture/compare mode register 2 (output mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCMR2_Input", "fields": [{"start": 12, "size": 4, "name": "IC4F", "description": "Input capture 4 filter"}, {"start": 10, "size": 2, "name": "IC4PSC", "description": "Input capture 4 prescaler"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 4, "size": 4, "name": "IC3F", "description": "Input capture 3 filter"}, {"start": 2, "size": 2, "name": "IC3PSC", "description": "Input capture 3 prescaler"}, {"start": 0, "size": 2, "name": "CC3S", "description": "Capture/compare 3 selection"}], "description": "capture/compare mode register 2 (input mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 15, "size": 1, "name": "CC4NP", "description": "Capture/Compare 4 output Polarity"}, {"start": 13, "size": 1, "name": "CC4P", "description": "Capture/Compare 3 output Polarity"}, {"start": 12, "size": 1, "name": "CC4E", "description": "Capture/Compare 4 output enable"}, {"start": 11, "size": 1, "name": "CC3NP", "description": "Capture/Compare 3 output Polarity"}, {"start": 9, "size": 1, "name": "CC3P", "description": "Capture/Compare 3 output Polarity"}, {"start": 8, "size": 1, "name": "CC3E", "description": "Capture/Compare 3 output enable"}, {"start": 7, "size": 1, "name": "CC2NP", "description": "Capture/Compare 2 output Polarity"}, {"start": 5, "size": 1, "name": "CC2P", "description": "Capture/Compare 2 output Polarity"}, {"start": 4, "size": 1, "name": "CC2E", "description": "Capture/Compare 2 output enable"}, {"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 16, "size": 16, "name": "CNT_H", "description": "High counter value"}, {"start": 0, "size": 16, "name": "CNT_L", "description": "Low counter value"}], "description": "counter", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 16, "size": 16, "name": "ARR_H", "description": "High Auto-reload value"}, {"start": 0, "size": 16, "name": "ARR_L", "description": "Low Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 16, "size": 16, "name": "CCR1_H", "description": "High Capture/Compare 1 value"}, {"start": 0, "size": 16, "name": "CCR1_L", "description": "Low Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "CCR2", "fields": [{"start": 16, "size": 16, "name": "CCR2_H", "description": "High Capture/Compare 2 value"}, {"start": 0, "size": 16, "name": "CCR2_L", "description": "Low Capture/Compare 2 value"}], "description": "capture/compare register 2", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "CCR3", "fields": [{"start": 16, "size": 16, "name": "CCR3_H", "description": "High Capture/Compare value"}, {"start": 0, "size": 16, "name": "CCR3_L", "description": "Low Capture/Compare value"}], "description": "capture/compare register 3", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "CCR4", "fields": [{"start": 16, "size": 16, "name": "CCR4_H", "description": "High Capture/Compare value"}, {"start": 0, "size": 16, "name": "CCR4_L", "description": "Low Capture/Compare value"}], "description": "capture/compare register 4", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "DCR", "fields": [{"start": 8, "size": 5, "name": "DBL", "description": "DMA burst length"}, {"start": 0, "size": 5, "name": "DBA", "description": "DMA base address"}], "description": "DMA control register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "DMAR", "fields": [{"start": 0, "size": 16, "name": "DMAB", "description": "DMA register for burst accesses"}], "description": "DMA address for full transfer", "access": "read-write", "offset": 76, "size": 32}], "base": 1073743872, "description": "General purpose timers"}, {"group": "TIM", "name": "TIM5", "interrupts": [{"name": "TIM5", "value": 50, "description": "TIM5 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 5, "size": 2, "name": "CMS", "description": "Center-aligned mode selection"}, {"start": 4, "size": 1, "name": "DIR", "description": "Direction"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 7, "size": 1, "name": "TI1S", "description": "TI1 selection"}, {"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}, {"start": 3, "size": 1, "name": "CCDS", "description": "Capture/compare DMA selection"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "SMCR", "fields": [{"start": 15, "size": 1, "name": "ETP", "description": "External trigger polarity"}, {"start": 14, "size": 1, "name": "ECE", "description": "External clock enable"}, {"start": 12, "size": 2, "name": "ETPS", "description": "External trigger prescaler"}, {"start": 8, "size": 4, "name": "ETF", "description": "External trigger filter"}, {"start": 7, "size": 1, "name": "MSM", "description": "Master/Slave mode"}, {"start": 4, "size": 3, "name": "TS", "description": "Trigger selection"}, {"start": 0, "size": 3, "name": "SMS", "description": "Slave mode selection"}], "description": "slave mode control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 14, "size": 1, "name": "TDE", "description": "Trigger DMA request enable"}, {"start": 12, "size": 1, "name": "CC4DE", "description": "Capture/Compare 4 DMA request enable"}, {"start": 11, "size": 1, "name": "CC3DE", "description": "Capture/Compare 3 DMA request enable"}, {"start": 10, "size": 1, "name": "CC2DE", "description": "Capture/Compare 2 DMA request enable"}, {"start": 9, "size": 1, "name": "CC1DE", "description": "Capture/Compare 1 DMA request enable"}, {"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 6, "size": 1, "name": "TIE", "description": "Trigger interrupt enable"}, {"start": 4, "size": 1, "name": "CC4IE", "description": "Capture/Compare 4 interrupt enable"}, {"start": 3, "size": 1, "name": "CC3IE", "description": "Capture/Compare 3 interrupt enable"}, {"start": 2, "size": 1, "name": "CC2IE", "description": "Capture/Compare 2 interrupt enable"}, {"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 12, "size": 1, "name": "CC4OF", "description": "Capture/Compare 4 overcapture flag"}, {"start": 11, "size": 1, "name": "CC3OF", "description": "Capture/Compare 3 overcapture flag"}, {"start": 10, "size": 1, "name": "CC2OF", "description": "Capture/compare 2 overcapture flag"}, {"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 6, "size": 1, "name": "TIF", "description": "Trigger interrupt flag"}, {"start": 4, "size": 1, "name": "CC4IF", "description": "Capture/Compare 4 interrupt flag"}, {"start": 3, "size": 1, "name": "CC3IF", "description": "Capture/Compare 3 interrupt flag"}, {"start": 2, "size": 1, "name": "CC2IF", "description": "Capture/Compare 2 interrupt flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 6, "size": 1, "name": "TG", "description": "Trigger generation"}, {"start": 4, "size": 1, "name": "CC4G", "description": "Capture/compare 4 generation"}, {"start": 3, "size": 1, "name": "CC3G", "description": "Capture/compare 3 generation"}, {"start": 2, "size": 1, "name": "CC2G", "description": "Capture/compare 2 generation"}, {"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 15, "size": 1, "name": "OC2CE", "description": "OC2CE"}, {"start": 12, "size": 3, "name": "OC2M", "description": "OC2M"}, {"start": 11, "size": 1, "name": "OC2PE", "description": "OC2PE"}, {"start": 10, "size": 1, "name": "OC2FE", "description": "OC2FE"}, {"start": 8, "size": 2, "name": "CC2S", "description": "CC2S"}, {"start": 7, "size": 1, "name": "OC1CE", "description": "OC1CE"}, {"start": 4, "size": 3, "name": "OC1M", "description": "OC1M"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "OC1PE"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "OC1FE"}, {"start": 0, "size": 2, "name": "CC1S", "description": "CC1S"}], "description": "capture/compare mode register 1 (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 12, "size": 4, "name": "IC2F", "description": "Input capture 2 filter"}, {"start": 10, "size": 2, "name": "IC2PCS", "description": "Input capture 2 prescaler"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "ICPCS", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR2_Output", "fields": [{"start": 15, "size": 1, "name": "O24CE", "description": "O24CE"}, {"start": 12, "size": 3, "name": "OC4M", "description": "OC4M"}, {"start": 11, "size": 1, "name": "OC4PE", "description": "OC4PE"}, {"start": 10, "size": 1, "name": "OC4FE", "description": "OC4FE"}, {"start": 8, "size": 2, "name": "CC4S", "description": "CC4S"}, {"start": 7, "size": 1, "name": "OC3CE", "description": "OC3CE"}, {"start": 4, "size": 3, "name": "OC3M", "description": "OC3M"}, {"start": 3, "size": 1, "name": "OC3PE", "description": "OC3PE"}, {"start": 2, "size": 1, "name": "OC3FE", "description": "OC3FE"}, {"start": 0, "size": 2, "name": "CC3S", "description": "CC3S"}], "description": "capture/compare mode register 2 (output mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCMR2_Input", "fields": [{"start": 12, "size": 4, "name": "IC4F", "description": "Input capture 4 filter"}, {"start": 10, "size": 2, "name": "IC4PSC", "description": "Input capture 4 prescaler"}, {"start": 8, "size": 2, "name": "CC4S", "description": "Capture/Compare 4 selection"}, {"start": 4, "size": 4, "name": "IC3F", "description": "Input capture 3 filter"}, {"start": 2, "size": 2, "name": "IC3PSC", "description": "Input capture 3 prescaler"}, {"start": 0, "size": 2, "name": "CC3S", "description": "Capture/compare 3 selection"}], "description": "capture/compare mode register 2 (input mode)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 15, "size": 1, "name": "CC4NP", "description": "Capture/Compare 4 output Polarity"}, {"start": 13, "size": 1, "name": "CC4P", "description": "Capture/Compare 3 output Polarity"}, {"start": 12, "size": 1, "name": "CC4E", "description": "Capture/Compare 4 output enable"}, {"start": 11, "size": 1, "name": "CC3NP", "description": "Capture/Compare 3 output Polarity"}, {"start": 9, "size": 1, "name": "CC3P", "description": "Capture/Compare 3 output Polarity"}, {"start": 8, "size": 1, "name": "CC3E", "description": "Capture/Compare 3 output enable"}, {"start": 7, "size": 1, "name": "CC2NP", "description": "Capture/Compare 2 output Polarity"}, {"start": 5, "size": 1, "name": "CC2P", "description": "Capture/Compare 2 output Polarity"}, {"start": 4, "size": 1, "name": "CC2E", "description": "Capture/Compare 2 output enable"}, {"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 16, "size": 16, "name": "CNT_H", "description": "High counter value"}, {"start": 0, "size": 16, "name": "CNT_L", "description": "Low counter value"}], "description": "counter", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 16, "size": 16, "name": "ARR_H", "description": "High Auto-reload value"}, {"start": 0, "size": 16, "name": "ARR_L", "description": "Low Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 16, "size": 16, "name": "CCR1_H", "description": "High Capture/Compare 1 value"}, {"start": 0, "size": 16, "name": "CCR1_L", "description": "Low Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "CCR2", "fields": [{"start": 16, "size": 16, "name": "CCR2_H", "description": "High Capture/Compare 2 value"}, {"start": 0, "size": 16, "name": "CCR2_L", "description": "Low Capture/Compare 2 value"}], "description": "capture/compare register 2", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "CCR3", "fields": [{"start": 16, "size": 16, "name": "CCR3_H", "description": "High Capture/Compare value"}, {"start": 0, "size": 16, "name": "CCR3_L", "description": "Low Capture/Compare value"}], "description": "capture/compare register 3", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "CCR4", "fields": [{"start": 16, "size": 16, "name": "CCR4_H", "description": "High Capture/Compare value"}, {"start": 0, "size": 16, "name": "CCR4_L", "description": "Low Capture/Compare value"}], "description": "capture/compare register 4", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "DCR", "fields": [{"start": 8, "size": 5, "name": "DBL", "description": "DMA burst length"}, {"start": 0, "size": 5, "name": "DBA", "description": "DMA base address"}], "description": "DMA control register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "DMAR", "fields": [{"start": 0, "size": 16, "name": "DMAB", "description": "DMA register for burst accesses"}], "description": "DMA address for full transfer", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "OR", "fields": [{"start": 6, "size": 2, "name": "IT4_RMP", "description": "Timer Input 4 remap"}], "description": "TIM5 option register", "access": "read-write", "offset": 80, "size": 32}], "base": 1073744896, "description": "General-purpose-timers"}, {"group": "TIM", "name": "TIM9", "interrupts": [{"name": "TIM1_BRK_TIM9", "value": 24, "description": "TIM1 Break interrupt and TIM9 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "SMCR", "fields": [{"start": 7, "size": 1, "name": "MSM", "description": "Master/Slave mode"}, {"start": 4, "size": 3, "name": "TS", "description": "Trigger selection"}, {"start": 0, "size": 3, "name": "SMS", "description": "Slave mode selection"}], "description": "slave mode control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 6, "size": 1, "name": "TIE", "description": "Trigger interrupt enable"}, {"start": 2, "size": 1, "name": "CC2IE", "description": "Capture/Compare 2 interrupt enable"}, {"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 10, "size": 1, "name": "CC2OF", "description": "Capture/compare 2 overcapture flag"}, {"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 6, "size": 1, "name": "TIF", "description": "Trigger interrupt flag"}, {"start": 2, "size": 1, "name": "CC2IF", "description": "Capture/Compare 2 interrupt flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 6, "size": 1, "name": "TG", "description": "Trigger generation"}, {"start": 2, "size": 1, "name": "CC2G", "description": "Capture/compare 2 generation"}, {"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 12, "size": 3, "name": "OC2M", "description": "Output Compare 2 mode"}, {"start": 11, "size": 1, "name": "OC2PE", "description": "Output Compare 2 preload enable"}, {"start": 10, "size": 1, "name": "OC2FE", "description": "Output Compare 2 fast enable"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 4, "size": 3, "name": "OC1M", "description": "Output Compare 1 mode"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "Output Compare 1 preload enable"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "Output Compare 1 fast enable"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 12, "size": 3, "name": "IC2F", "description": "Input capture 2 filter"}, {"start": 10, "size": 2, "name": "IC2PCS", "description": "Input capture 2 prescaler"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 4, "size": 3, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "ICPCS", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 7, "size": 1, "name": "CC2NP", "description": "Capture/Compare 2 output Polarity"}, {"start": 5, "size": 1, "name": "CC2P", "description": "Capture/Compare 2 output Polarity"}, {"start": 4, "size": 1, "name": "CC2E", "description": "Capture/Compare 2 output enable"}, {"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "counter value"}], "description": "counter", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 16, "name": "CCR1", "description": "Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "CCR2", "fields": [{"start": 0, "size": 16, "name": "CCR2", "description": "Capture/Compare 2 value"}], "description": "capture/compare register 2", "access": "read-write", "offset": 56, "size": 32}], "base": 1073823744, "description": "General purpose timers"}, {"group": "TIM", "name": "TIM12", "interrupts": [{"name": "TIM8_BRK_TIM12", "value": 43, "description": "TIM8 Break interrupt and TIM12 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "SMCR", "fields": [{"start": 7, "size": 1, "name": "MSM", "description": "Master/Slave mode"}, {"start": 4, "size": 3, "name": "TS", "description": "Trigger selection"}, {"start": 0, "size": 3, "name": "SMS", "description": "Slave mode selection"}], "description": "slave mode control register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 6, "size": 1, "name": "TIE", "description": "Trigger interrupt enable"}, {"start": 2, "size": 1, "name": "CC2IE", "description": "Capture/Compare 2 interrupt enable"}, {"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 10, "size": 1, "name": "CC2OF", "description": "Capture/compare 2 overcapture flag"}, {"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 6, "size": 1, "name": "TIF", "description": "Trigger interrupt flag"}, {"start": 2, "size": 1, "name": "CC2IF", "description": "Capture/Compare 2 interrupt flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 6, "size": 1, "name": "TG", "description": "Trigger generation"}, {"start": 2, "size": 1, "name": "CC2G", "description": "Capture/compare 2 generation"}, {"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 12, "size": 3, "name": "OC2M", "description": "Output Compare 2 mode"}, {"start": 11, "size": 1, "name": "OC2PE", "description": "Output Compare 2 preload enable"}, {"start": 10, "size": 1, "name": "OC2FE", "description": "Output Compare 2 fast enable"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 4, "size": 3, "name": "OC1M", "description": "Output Compare 1 mode"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "Output Compare 1 preload enable"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "Output Compare 1 fast enable"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 12, "size": 3, "name": "IC2F", "description": "Input capture 2 filter"}, {"start": 10, "size": 2, "name": "IC2PCS", "description": "Input capture 2 prescaler"}, {"start": 8, "size": 2, "name": "CC2S", "description": "Capture/Compare 2 selection"}, {"start": 4, "size": 3, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "ICPCS", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 7, "size": 1, "name": "CC2NP", "description": "Capture/Compare 2 output Polarity"}, {"start": 5, "size": 1, "name": "CC2P", "description": "Capture/Compare 2 output Polarity"}, {"start": 4, "size": 1, "name": "CC2E", "description": "Capture/Compare 2 output enable"}, {"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "counter value"}], "description": "counter", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 16, "name": "CCR1", "description": "Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "CCR2", "fields": [{"start": 0, "size": 16, "name": "CCR2", "description": "Capture/Compare 2 value"}], "description": "capture/compare register 2", "access": "read-write", "offset": 56, "size": 32}], "base": 1073747968, "description": "General purpose timers"}, {"group": "TIM", "name": "TIM10", "interrupts": [{"name": "TIM1_UP_TIM10", "value": 25, "description": "TIM1 Update interrupt and TIM10 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 4, "size": 3, "name": "OC1M", "description": "Output Compare 1 mode"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "Output Compare 1 preload enable"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "Output Compare 1 fast enable"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "ICPCS", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "counter value"}], "description": "counter", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 16, "name": "CCR1", "description": "Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}], "base": 1073824768, "description": "General-purpose-timers"}, {"group": "TIM", "name": "TIM13", "interrupts": [{"name": "TIM8_UP_TIM13", "value": 44, "description": "TIM8 Update interrupt and TIM13 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 4, "size": 3, "name": "OC1M", "description": "Output Compare 1 mode"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "Output Compare 1 preload enable"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "Output Compare 1 fast enable"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "ICPCS", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "counter value"}], "description": "counter", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 16, "name": "CCR1", "description": "Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}], "base": 1073748992, "description": "General-purpose-timers"}, {"group": "TIM", "name": "TIM14", "interrupts": [{"name": "TIM8_TRG_COM_TIM14", "value": 45, "description": "TIM8 Trigger and Commutation interrupts and TIM14 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 4, "size": 3, "name": "OC1M", "description": "Output Compare 1 mode"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "Output Compare 1 preload enable"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "Output Compare 1 fast enable"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "ICPCS", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "counter value"}], "description": "counter", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 16, "name": "CCR1", "description": "Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}], "base": 1073750016, "description": "General-purpose-timers"}, {"group": "TIM", "name": "TIM11", "interrupts": [{"name": "TIM1_TRG_COM_TIM11", "value": 26, "description": "TIM1 Trigger and Commutation interrupts and TIM11 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 8, "size": 2, "name": "CKD", "description": "Clock division"}, {"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 1, "size": 1, "name": "CC1IE", "description": "Capture/Compare 1 interrupt enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 9, "size": 1, "name": "CC1OF", "description": "Capture/Compare 1 overcapture flag"}, {"start": 1, "size": 1, "name": "CC1IF", "description": "Capture/compare 1 interrupt flag"}, {"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 1, "size": 1, "name": "CC1G", "description": "Capture/compare 1 generation"}, {"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CCMR1_Output", "fields": [{"start": 4, "size": 3, "name": "OC1M", "description": "Output Compare 1 mode"}, {"start": 3, "size": 1, "name": "OC1PE", "description": "Output Compare 1 preload enable"}, {"start": 2, "size": 1, "name": "OC1FE", "description": "Output Compare 1 fast enable"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (output mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCMR1_Input", "fields": [{"start": 4, "size": 4, "name": "IC1F", "description": "Input capture 1 filter"}, {"start": 2, "size": 2, "name": "ICPCS", "description": "Input capture 1 prescaler"}, {"start": 0, "size": 2, "name": "CC1S", "description": "Capture/Compare 1 selection"}], "description": "capture/compare mode register 1 (input mode)", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "CCER", "fields": [{"start": 3, "size": 1, "name": "CC1NP", "description": "Capture/Compare 1 output Polarity"}, {"start": 1, "size": 1, "name": "CC1P", "description": "Capture/Compare 1 output Polarity"}, {"start": 0, "size": 1, "name": "CC1E", "description": "Capture/Compare 1 output enable"}], "description": "capture/compare enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "counter value"}], "description": "counter", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "CCR1", "fields": [{"start": 0, "size": 16, "name": "CCR1", "description": "Capture/Compare 1 value"}], "description": "capture/compare register 1", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "OR", "fields": [{"start": 0, "size": 2, "name": "RMP", "description": "Input 1 remapping capability"}], "description": "option register", "access": "read-write", "offset": 80, "size": 32}], "base": 1073825792, "description": "General-purpose-timers"}, {"group": "TIM", "name": "TIM6", "interrupts": [{"name": "TIM6_DAC", "value": 54, "description": "TIM6 global interrupt, DAC1 and DAC2 underrun error interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "Low counter value"}], "description": "counter", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Low Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}], "base": 1073745920, "description": "Basic timers"}, {"group": "TIM", "name": "TIM7", "interrupts": [{"name": "TIM7", "value": 55, "description": "TIM7 global interrupt"}], "registers": [{"reset": 0, "name": "CR1", "fields": [{"start": 7, "size": 1, "name": "ARPE", "description": "Auto-reload preload enable"}, {"start": 3, "size": 1, "name": "OPM", "description": "One-pulse mode"}, {"start": 2, "size": 1, "name": "URS", "description": "Update request source"}, {"start": 1, "size": 1, "name": "UDIS", "description": "Update disable"}, {"start": 0, "size": 1, "name": "CEN", "description": "Counter enable"}], "description": "control register 1", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "CR2", "fields": [{"start": 4, "size": 3, "name": "MMS", "description": "Master mode selection"}], "description": "control register 2", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "DIER", "fields": [{"start": 8, "size": 1, "name": "UDE", "description": "Update DMA request enable"}, {"start": 0, "size": 1, "name": "UIE", "description": "Update interrupt enable"}], "description": "DMA/Interrupt enable register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 0, "size": 1, "name": "UIF", "description": "Update interrupt flag"}], "description": "status register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "EGR", "fields": [{"start": 0, "size": 1, "name": "UG", "description": "Update generation"}], "description": "event generation register", "access": "write-only", "offset": 20, "size": 32}, {"reset": 0, "name": "CNT", "fields": [{"start": 0, "size": 16, "name": "CNT", "description": "Low counter value"}], "description": "counter", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "PSC", "fields": [{"start": 0, "size": 16, "name": "PSC", "description": "Prescaler value"}], "description": "prescaler", "access": "read-write", "offset": 40, "size": 32}, {"reset": 0, "name": "ARR", "fields": [{"start": 0, "size": 16, "name": "ARR", "description": "Low Auto-reload value"}], "description": "auto-reload register", "access": "read-write", "offset": 44, "size": 32}], "base": 1073746944, "description": "Basic timers"}, {"group": "Ethernet", "name": "Ethernet_MAC", "interrupts": [{"name": "ETH", "value": 61, "description": "Ethernet global interrupt"}, {"name": "ETH_WKUP", "value": 62, "description": "Ethernet Wakeup through EXTI line interrupt"}], "registers": [{"reset": 32768, "name": "MACCR", "fields": [{"start": 2, "size": 1, "name": "RE", "description": "RE"}, {"start": 3, "size": 1, "name": "TE", "description": "TE"}, {"start": 4, "size": 1, "name": "DC", "description": "DC"}, {"start": 5, "size": 2, "name": "BL", "description": "BL"}, {"start": 7, "size": 1, "name": "APCS", "description": "APCS"}, {"start": 9, "size": 1, "name": "RD", "description": "RD"}, {"start": 10, "size": 1, "name": "IPCO", "description": "IPCO"}, {"start": 11, "size": 1, "name": "DM", "description": "DM"}, {"start": 12, "size": 1, "name": "LM", "description": "LM"}, {"start": 13, "size": 1, "name": "ROD", "description": "ROD"}, {"start": 14, "size": 1, "name": "FES", "description": "FES"}, {"start": 16, "size": 1, "name": "CSD", "description": "CSD"}, {"start": 17, "size": 3, "name": "IFG", "description": "IFG"}, {"start": 22, "size": 1, "name": "JD", "description": "JD"}, {"start": 23, "size": 1, "name": "WD", "description": "WD"}, {"start": 25, "size": 1, "name": "CSTF", "description": "CSTF"}], "description": "Ethernet MAC configuration register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "MACFFR", "fields": [{"start": 0, "size": 1, "name": "PM", "description": "no description available"}, {"start": 1, "size": 1, "name": "HU", "description": "no description available"}, {"start": 2, "size": 1, "name": "HM", "description": "no description available"}, {"start": 3, "size": 1, "name": "DAIF", "description": "no description available"}, {"start": 4, "size": 1, "name": "RAM", "description": "no description available"}, {"start": 5, "size": 1, "name": "BFD", "description": "no description available"}, {"start": 6, "size": 1, "name": "PCF", "description": "no description available"}, {"start": 7, "size": 1, "name": "SAIF", "description": "no description available"}, {"start": 8, "size": 1, "name": "SAF", "description": "no description available"}, {"start": 9, "size": 1, "name": "HPF", "description": "no description available"}, {"start": 31, "size": 1, "name": "RA", "description": "no description available"}], "description": "Ethernet MAC frame filter register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "MACHTHR", "fields": [{"start": 0, "size": 32, "name": "HTH", "description": "no description available"}], "description": "Ethernet MAC hash table high register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "MACHTLR", "fields": [{"start": 0, "size": 32, "name": "HTL", "description": "no description available"}], "description": "Ethernet MAC hash table low register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "MACMIIAR", "fields": [{"start": 0, "size": 1, "name": "MB", "description": "no description available"}, {"start": 1, "size": 1, "name": "MW", "description": "no description available"}, {"start": 2, "size": 3, "name": "CR", "description": "no description available"}, {"start": 6, "size": 5, "name": "MR", "description": "no description available"}, {"start": 11, "size": 5, "name": "PA", "description": "no description available"}], "description": "Ethernet MAC MII address register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "MACMIIDR", "fields": [{"start": 0, "size": 16, "name": "TD", "description": "no description available"}], "description": "Ethernet MAC MII data register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "MACFCR", "fields": [{"start": 0, "size": 1, "name": "FCB", "description": "no description available"}, {"start": 1, "size": 1, "name": "TFCE", "description": "no description available"}, {"start": 2, "size": 1, "name": "RFCE", "description": "no description available"}, {"start": 3, "size": 1, "name": "UPFD", "description": "no description available"}, {"start": 4, "size": 2, "name": "PLT", "description": "no description available"}, {"start": 7, "size": 1, "name": "ZQPD", "description": "no description available"}, {"start": 16, "size": 16, "name": "PT", "description": "no description available"}], "description": "Ethernet MAC flow control register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "MACVLANTR", "fields": [{"start": 0, "size": 16, "name": "VLANTI", "description": "no description available"}, {"start": 16, "size": 1, "name": "VLANTC", "description": "no description available"}], "description": "Ethernet MAC VLAN tag register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "MACPMTCSR", "fields": [{"start": 0, "size": 1, "name": "PD", "description": "no description available"}, {"start": 1, "size": 1, "name": "MPE", "description": "no description available"}, {"start": 2, "size": 1, "name": "WFE", "description": "no description available"}, {"start": 5, "size": 1, "name": "MPR", "description": "no description available"}, {"start": 6, "size": 1, "name": "WFR", "description": "no description available"}, {"start": 9, "size": 1, "name": "GU", "description": "no description available"}, {"start": 31, "size": 1, "name": "WFFRPR", "description": "no description available"}], "description": "Ethernet MAC PMT control and status register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "MACDBGR", "fields": [{"start": 0, "size": 1, "name": "CR", "description": "CR"}, {"start": 1, "size": 1, "name": "CSR", "description": "CSR"}, {"start": 2, "size": 1, "name": "ROR", "description": "ROR"}, {"start": 3, "size": 1, "name": "MCF", "description": "MCF"}, {"start": 4, "size": 1, "name": "MCP", "description": "MCP"}, {"start": 5, "size": 1, "name": "MCFHP", "description": "MCFHP"}], "description": "Ethernet MAC debug register", "access": "read-only", "offset": 52, "size": 32}, {"reset": 0, "name": "MACSR", "fields": [{"start": 3, "size": 1, "name": "PMTS", "description": "no description available"}, {"start": 4, "size": 1, "name": "MMCS", "description": "no description available"}, {"start": 5, "size": 1, "name": "MMCRS", "description": "no description available"}, {"start": 6, "size": 1, "name": "MMCTS", "description": "no description available"}, {"start": 9, "size": 1, "name": "TSTS", "description": "no description available"}], "description": "Ethernet MAC interrupt status register", "access": "", "offset": 56, "size": 32}, {"reset": 0, "name": "MACIMR", "fields": [{"start": 3, "size": 1, "name": "PMTIM", "description": "no description available"}, {"start": 9, "size": 1, "name": "TSTIM", "description": "no description available"}], "description": "Ethernet MAC interrupt mask register", "access": "read-write", "offset": 60, "size": 32}, {"reset": 1114111, "name": "MACA0HR", "fields": [{"start": 0, "size": 16, "name": "MACA0H", "description": "MAC address0 high"}, {"start": 31, "size": 1, "name": "MO", "description": "Always 1"}], "description": "Ethernet MAC address 0 high register", "access": "", "offset": 64, "size": 32}, {"reset": 4294967295, "name": "MACA0LR", "fields": [{"start": 0, "size": 32, "name": "MACA0L", "description": "0"}], "description": "Ethernet MAC address 0 low register", "access": "read-write", "offset": 68, "size": 32}, {"reset": 65535, "name": "MACA1HR", "fields": [{"start": 0, "size": 16, "name": "MACA1H", "description": "no description available"}, {"start": 24, "size": 6, "name": "MBC", "description": "no description available"}, {"start": 30, "size": 1, "name": "SA", "description": "no description available"}, {"start": 31, "size": 1, "name": "AE", "description": "no description available"}], "description": "Ethernet MAC address 1 high register", "access": "read-write", "offset": 72, "size": 32}, {"reset": 4294967295, "name": "MACA1LR", "fields": [{"start": 0, "size": 32, "name": "MACA1LR", "description": "no description available"}], "description": "Ethernet MAC address1 low register", "access": "read-write", "offset": 76, "size": 32}, {"reset": 65535, "name": "MACA2HR", "fields": [{"start": 0, "size": 16, "name": "MAC2AH", "description": "no description available"}, {"start": 24, "size": 6, "name": "MBC", "description": "no description available"}, {"start": 30, "size": 1, "name": "SA", "description": "no description available"}, {"start": 31, "size": 1, "name": "AE", "description": "no description available"}], "description": "Ethernet MAC address 2 high register", "access": "read-write", "offset": 80, "size": 32}, {"reset": 4294967295, "name": "MACA2LR", "fields": [{"start": 0, "size": 31, "name": "MACA2L", "description": "no description available"}], "description": "Ethernet MAC address 2 low register", "access": "read-write", "offset": 84, "size": 32}, {"reset": 65535, "name": "MACA3HR", "fields": [{"start": 0, "size": 16, "name": "MACA3H", "description": "no description available"}, {"start": 24, "size": 6, "name": "MBC", "description": "no description available"}, {"start": 30, "size": 1, "name": "SA", "description": "no description available"}, {"start": 31, "size": 1, "name": "AE", "description": "no description available"}], "description": "Ethernet MAC address 3 high register", "access": "read-write", "offset": 88, "size": 32}, {"reset": 4294967295, "name": "MACA3LR", "fields": [{"start": 0, "size": 32, "name": "MBCA3L", "description": "no description available"}], "description": "Ethernet MAC address 3 low register", "access": "read-write", "offset": 92, "size": 32}], "base": 1073905664, "description": "Ethernet: media access control (MAC)"}, {"group": "Ethernet", "name": "Ethernet_MMC", "interrupts": [], "registers": [{"reset": 0, "name": "MMCCR", "fields": [{"start": 0, "size": 1, "name": "CR", "description": "no description available"}, {"start": 1, "size": 1, "name": "CSR", "description": "no description available"}, {"start": 2, "size": 1, "name": "ROR", "description": "no description available"}, {"start": 3, "size": 1, "name": "MCF", "description": "no description available"}, {"start": 4, "size": 1, "name": "MCP", "description": "no description available"}, {"start": 5, "size": 1, "name": "MCFHP", "description": "no description available"}], "description": "Ethernet MMC control register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "MMCRIR", "fields": [{"start": 5, "size": 1, "name": "RFCES", "description": "no description available"}, {"start": 6, "size": 1, "name": "RFAES", "description": "no description available"}, {"start": 17, "size": 1, "name": "RGUFS", "description": "no description available"}], "description": "Ethernet MMC receive interrupt register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "MMCTIR", "fields": [{"start": 14, "size": 1, "name": "TGFSCS", "description": "no description available"}, {"start": 15, "size": 1, "name": "TGFMSCS", "description": "no description available"}, {"start": 21, "size": 1, "name": "TGFS", "description": "no description available"}], "description": "Ethernet MMC transmit interrupt register", "access": "read-only", "offset": 8, "size": 32}, {"reset": 0, "name": "MMCRIMR", "fields": [{"start": 5, "size": 1, "name": "RFCEM", "description": "no description available"}, {"start": 6, "size": 1, "name": "RFAEM", "description": "no description available"}, {"start": 17, "size": 1, "name": "RGUFM", "description": "no description available"}], "description": "Ethernet MMC receive interrupt mask register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "MMCTIMR", "fields": [{"start": 14, "size": 1, "name": "TGFSCM", "description": "no description available"}, {"start": 15, "size": 1, "name": "TGFMSCM", "description": "no description available"}, {"start": 16, "size": 1, "name": "TGFM", "description": "no description available"}], "description": "Ethernet MMC transmit interrupt mask register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "MMCTGFSCCR", "fields": [{"start": 0, "size": 32, "name": "TGFSCC", "description": "no description available"}], "description": "Ethernet MMC transmitted good frames after a single collision counter", "access": "read-only", "offset": 76, "size": 32}, {"reset": 0, "name": "MMCTGFMSCCR", "fields": [{"start": 0, "size": 32, "name": "TGFMSCC", "description": "no description available"}], "description": "Ethernet MMC transmitted good frames after more than a single collision", "access": "read-only", "offset": 80, "size": 32}, {"reset": 0, "name": "MMCTGFCR", "fields": [{"start": 0, "size": 32, "name": "TGFC", "description": "HTL"}], "description": "Ethernet MMC transmitted good frames counter register", "access": "read-only", "offset": 104, "size": 32}, {"reset": 0, "name": "MMCRFCECR", "fields": [{"start": 0, "size": 32, "name": "RFCFC", "description": "no description available"}], "description": "Ethernet MMC received frames with CRC error counter register", "access": "read-only", "offset": 148, "size": 32}, {"reset": 0, "name": "MMCRFAECR", "fields": [{"start": 0, "size": 32, "name": "RFAEC", "description": "no description available"}], "description": "Ethernet MMC received frames with alignment error counter register", "access": "read-only", "offset": 152, "size": 32}, {"reset": 0, "name": "MMCRGUFCR", "fields": [{"start": 0, "size": 32, "name": "RGUFC", "description": "no description available"}], "description": "MMC received good unicast frames counter register", "access": "read-only", "offset": 196, "size": 32}], "base": 1073905920, "description": "Ethernet: MAC management counters"}, {"group": "Ethernet", "name": "Ethernet_PTP", "interrupts": [], "registers": [{"reset": 8192, "name": "PTPTSCR", "fields": [{"start": 0, "size": 1, "name": "TSE", "description": "no description available"}, {"start": 1, "size": 1, "name": "TSFCU", "description": "no description available"}, {"start": 10, "size": 1, "name": "TSPTPPSV2E", "description": "no description available"}, {"start": 11, "size": 1, "name": "TSSPTPOEFE", "description": "no description available"}, {"start": 12, "size": 1, "name": "TSSIPV6FE", "description": "no description available"}, {"start": 13, "size": 1, "name": "TSSIPV4FE", "description": "no description available"}, {"start": 14, "size": 1, "name": "TSSEME", "description": "no description available"}, {"start": 15, "size": 1, "name": "TSSMRME", "description": "no description available"}, {"start": 16, "size": 2, "name": "TSCNT", "description": "no description available"}, {"start": 18, "size": 1, "name": "TSPFFMAE", "description": "no description available"}, {"start": 2, "size": 1, "name": "TSSTI", "description": "no description available"}, {"start": 3, "size": 1, "name": "TSSTU", "description": "no description available"}, {"start": 4, "size": 1, "name": "TSITE", "description": "no description available"}, {"start": 5, "size": 1, "name": "TTSARU", "description": "no description available"}, {"start": 8, "size": 1, "name": "TSSARFE", "description": "no description available"}, {"start": 9, "size": 1, "name": "TSSSR", "description": "no description available"}], "description": "Ethernet PTP time stamp control register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "PTPSSIR", "fields": [{"start": 0, "size": 8, "name": "STSSI", "description": "no description available"}], "description": "Ethernet PTP subsecond increment register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "PTPTSHR", "fields": [{"start": 0, "size": 32, "name": "STS", "description": "no description available"}], "description": "Ethernet PTP time stamp high register", "access": "read-only", "offset": 8, "size": 32}, {"reset": 0, "name": "PTPTSLR", "fields": [{"start": 0, "size": 31, "name": "STSS", "description": "no description available"}, {"start": 31, "size": 1, "name": "STPNS", "description": "no description available"}], "description": "Ethernet PTP time stamp low register", "access": "read-only", "offset": 12, "size": 32}, {"reset": 0, "name": "PTPTSHUR", "fields": [{"start": 0, "size": 32, "name": "TSUS", "description": "no description available"}], "description": "Ethernet PTP time stamp high update register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "PTPTSLUR", "fields": [{"start": 0, "size": 31, "name": "TSUSS", "description": "no description available"}, {"start": 31, "size": 1, "name": "TSUPNS", "description": "no description available"}], "description": "Ethernet PTP time stamp low update register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "PTPTSAR", "fields": [{"start": 0, "size": 32, "name": "TSA", "description": "no description available"}], "description": "Ethernet PTP time stamp addend register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "PTPTTHR", "fields": [{"start": 0, "size": 32, "name": "TTSH", "description": "0"}], "description": "Ethernet PTP target time high register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "PTPTTLR", "fields": [{"start": 0, "size": 32, "name": "TTSL", "description": "no description available"}], "description": "Ethernet PTP target time low register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "PTPTSSR", "fields": [{"start": 0, "size": 1, "name": "TSSO", "description": "no description available"}, {"start": 1, "size": 1, "name": "TSTTR", "description": "no description available"}], "description": "Ethernet PTP time stamp status register", "access": "read-only", "offset": 40, "size": 32}, {"reset": 0, "name": "PTPPPSCR", "fields": [{"start": 0, "size": 1, "name": "TSSO", "description": "TSSO"}, {"start": 1, "size": 1, "name": "TSTTR", "description": "TSTTR"}], "description": "Ethernet PTP PPS control register", "access": "read-only", "offset": 44, "size": 32}], "base": 1073907456, "description": "Ethernet: Precision time protocol"}, {"group": "Ethernet", "name": "Ethernet_DMA", "interrupts": [], "registers": [{"reset": 8449, "name": "DMABMR", "fields": [{"start": 0, "size": 1, "name": "SR", "description": "no description available"}, {"start": 1, "size": 1, "name": "DA", "description": "no description available"}, {"start": 2, "size": 5, "name": "DSL", "description": "no description available"}, {"start": 7, "size": 1, "name": "EDFE", "description": "no description available"}, {"start": 8, "size": 6, "name": "PBL", "description": "no description available"}, {"start": 14, "size": 2, "name": "RTPR", "description": "no description available"}, {"start": 16, "size": 1, "name": "FB", "description": "no description available"}, {"start": 17, "size": 6, "name": "RDP", "description": "no description available"}, {"start": 23, "size": 1, "name": "USP", "description": "no description available"}, {"start": 24, "size": 1, "name": "FPM", "description": "no description available"}, {"start": 25, "size": 1, "name": "AAB", "description": "no description available"}, {"start": 26, "size": 1, "name": "MB", "description": "no description available"}], "description": "Ethernet DMA bus mode register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "DMATPDR", "fields": [{"start": 0, "size": 32, "name": "TPD", "description": "no description available"}], "description": "Ethernet DMA transmit poll demand register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "DMARPDR", "fields": [{"start": 0, "size": 32, "name": "RPD", "description": "RPD"}], "description": "EHERNET DMA receive poll demand register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DMARDLAR", "fields": [{"start": 0, "size": 32, "name": "SRL", "description": "no description available"}], "description": "Ethernet DMA receive descriptor list address register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "DMATDLAR", "fields": [{"start": 0, "size": 32, "name": "STL", "description": "no description available"}], "description": "Ethernet DMA transmit descriptor list address register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "DMASR", "fields": [{"start": 0, "size": 1, "name": "TS", "description": "no description available"}, {"start": 1, "size": 1, "name": "TPSS", "description": "no description available"}, {"start": 2, "size": 1, "name": "TBUS", "description": "no description available"}, {"start": 3, "size": 1, "name": "TJTS", "description": "no description available"}, {"start": 4, "size": 1, "name": "ROS", "description": "no description available"}, {"start": 5, "size": 1, "name": "TUS", "description": "no description available"}, {"start": 6, "size": 1, "name": "RS", "description": "no description available"}, {"start": 7, "size": 1, "name": "RBUS", "description": "no description available"}, {"start": 8, "size": 1, "name": "RPSS", "description": "no description available"}, {"start": 9, "size": 1, "name": "PWTS", "description": "no description available"}, {"start": 10, "size": 1, "name": "ETS", "description": "no description available"}, {"start": 13, "size": 1, "name": "FBES", "description": "no description available"}, {"start": 14, "size": 1, "name": "ERS", "description": "no description available"}, {"start": 15, "size": 1, "name": "AIS", "description": "no description available"}, {"start": 16, "size": 1, "name": "NIS", "description": "no description available"}, {"start": 17, "size": 3, "name": "RPS", "description": "no description available"}, {"start": 20, "size": 3, "name": "TPS", "description": "no description available"}, {"start": 23, "size": 3, "name": "EBS", "description": "no description available"}, {"start": 27, "size": 1, "name": "MMCS", "description": "no description available"}, {"start": 28, "size": 1, "name": "PMTS", "description": "no description available"}, {"start": 29, "size": 1, "name": "TSTS", "description": "no description available"}], "description": "Ethernet DMA status register", "access": "", "offset": 20, "size": 32}, {"reset": 0, "name": "DMAOMR", "fields": [{"start": 1, "size": 1, "name": "SR", "description": "SR"}, {"start": 2, "size": 1, "name": "OSF", "description": "OSF"}, {"start": 3, "size": 2, "name": "RTC", "description": "RTC"}, {"start": 6, "size": 1, "name": "FUGF", "description": "FUGF"}, {"start": 7, "size": 1, "name": "FEF", "description": "FEF"}, {"start": 13, "size": 1, "name": "ST", "description": "ST"}, {"start": 14, "size": 3, "name": "TTC", "description": "TTC"}, {"start": 20, "size": 1, "name": "FTF", "description": "FTF"}, {"start": 21, "size": 1, "name": "TSF", "description": "TSF"}, {"start": 24, "size": 1, "name": "DFRF", "description": "DFRF"}, {"start": 25, "size": 1, "name": "RSF", "description": "RSF"}, {"start": 26, "size": 1, "name": "DTCEFD", "description": "DTCEFD"}], "description": "Ethernet DMA operation mode register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "DMAIER", "fields": [{"start": 0, "size": 1, "name": "TIE", "description": "no description available"}, {"start": 1, "size": 1, "name": "TPSIE", "description": "no description available"}, {"start": 2, "size": 1, "name": "TBUIE", "description": "no description available"}, {"start": 3, "size": 1, "name": "TJTIE", "description": "no description available"}, {"start": 4, "size": 1, "name": "ROIE", "description": "no description available"}, {"start": 5, "size": 1, "name": "TUIE", "description": "no description available"}, {"start": 6, "size": 1, "name": "RIE", "description": "no description available"}, {"start": 7, "size": 1, "name": "RBUIE", "description": "no description available"}, {"start": 8, "size": 1, "name": "RPSIE", "description": "no description available"}, {"start": 9, "size": 1, "name": "RWTIE", "description": "no description available"}, {"start": 10, "size": 1, "name": "ETIE", "description": "no description available"}, {"start": 13, "size": 1, "name": "FBEIE", "description": "no description available"}, {"start": 14, "size": 1, "name": "ERIE", "description": "no description available"}, {"start": 15, "size": 1, "name": "AISE", "description": "no description available"}, {"start": 16, "size": 1, "name": "NISE", "description": "no description available"}], "description": "Ethernet DMA interrupt enable register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "DMAMFBOCR", "fields": [{"start": 0, "size": 16, "name": "MFC", "description": "no description available"}, {"start": 16, "size": 1, "name": "OMFC", "description": "no description available"}, {"start": 17, "size": 11, "name": "MFA", "description": "no description available"}, {"start": 28, "size": 1, "name": "OFOC", "description": "no description available"}], "description": "Ethernet DMA missed frame and buffer overflow counter register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "DMARSWTR", "fields": [{"start": 0, "size": 8, "name": "RSWTC", "description": "RSWTC"}], "description": "Ethernet DMA receive status watchdog timer register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "DMACHTDR", "fields": [{"start": 0, "size": 32, "name": "HTDAP", "description": "HTDAP"}], "description": "Ethernet DMA current host transmit descriptor register", "access": "read-only", "offset": 72, "size": 32}, {"reset": 0, "name": "DMACHRDR", "fields": [{"start": 0, "size": 32, "name": "HRDAP", "description": "HRDAP"}], "description": "Ethernet DMA current host receive descriptor register", "access": "read-only", "offset": 76, "size": 32}, {"reset": 0, "name": "DMACHTBAR", "fields": [{"start": 0, "size": 32, "name": "HTBAP", "description": "no description available"}], "description": "Ethernet DMA current host transmit buffer address register", "access": "read-only", "offset": 80, "size": 32}, {"reset": 0, "name": "DMACHRBAR", "fields": [{"start": 0, "size": 32, "name": "HRBAP", "description": "no description available"}], "description": "Ethernet DMA current host receive buffer address register", "access": "read-only", "offset": 84, "size": 32}], "base": 1073909760, "description": "Ethernet: DMA controller operation"}, {"group": "CRC", "name": "CRC", "interrupts": [], "registers": [{"reset": 4294967295, "name": "DR", "fields": [{"start": 0, "size": 32, "name": "DR", "description": "Data Register"}], "description": "Data register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "IDR", "fields": [{"start": 0, "size": 8, "name": "IDR", "description": "Independent Data register"}], "description": "Independent Data register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "CR", "fields": [{"start": 0, "size": 1, "name": "CR", "description": "Control regidter"}], "description": "Control register", "access": "write-only", "offset": 8, "size": 32}], "base": 1073885184, "description": "Cryptographic processor"}, {"group": "USB_OTG_FS", "name": "OTG_FS_GLOBAL", "interrupts": [{"name": "OTG_FS_WKUP", "value": 42, "description": "USB On-The-Go FS Wakeup through EXTI line interrupt"}, {"name": "OTG_FS", "value": 67, "description": "USB On The Go FS global interrupt"}], "registers": [{"reset": 2048, "name": "FS_GOTGCTL", "fields": [{"start": 0, "size": 1, "name": "SRQSCS", "description": "Session request success"}, {"start": 1, "size": 1, "name": "SRQ", "description": "Session request"}, {"start": 8, "size": 1, "name": "HNGSCS", "description": "Host negotiation success"}, {"start": 9, "size": 1, "name": "HNPRQ", "description": "HNP request"}, {"start": 10, "size": 1, "name": "HSHNPEN", "description": "Host set HNP enable"}, {"start": 11, "size": 1, "name": "DHNPEN", "description": "Device HNP enabled"}, {"start": 16, "size": 1, "name": "CIDSTS", "description": "Connector ID status"}, {"start": 17, "size": 1, "name": "DBCT", "description": "Long/short debounce time"}, {"start": 18, "size": 1, "name": "ASVLD", "description": "A-session valid"}, {"start": 19, "size": 1, "name": "BSVLD", "description": "B-session valid"}], "description": "OTG_FS control and status register (OTG_FS_GOTGCTL)", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "FS_GOTGINT", "fields": [{"start": 2, "size": 1, "name": "SEDET", "description": "Session end detected"}, {"start": 8, "size": 1, "name": "SRSSCHG", "description": "Session request success status change"}, {"start": 9, "size": 1, "name": "HNSSCHG", "description": "Host negotiation success status change"}, {"start": 17, "size": 1, "name": "HNGDET", "description": "Host negotiation detected"}, {"start": 18, "size": 1, "name": "ADTOCHG", "description": "A-device timeout change"}, {"start": 19, "size": 1, "name": "DBCDNE", "description": "Debounce done"}], "description": "OTG_FS interrupt register (OTG_FS_GOTGINT)", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "FS_GAHBCFG", "fields": [{"start": 0, "size": 1, "name": "GINT", "description": "Global interrupt mask"}, {"start": 7, "size": 1, "name": "TXFELVL", "description": "TxFIFO empty level"}, {"start": 8, "size": 1, "name": "PTXFELVL", "description": "Periodic TxFIFO empty level"}], "description": "OTG_FS AHB configuration register (OTG_FS_GAHBCFG)", "access": "read-write", "offset": 8, "size": 32}, {"reset": 2560, "name": "FS_GUSBCFG", "fields": [{"start": 0, "size": 3, "name": "TOCAL", "description": "FS timeout calibration"}, {"start": 6, "size": 1, "name": "PHYSEL", "description": "Full Speed serial transceiver select"}, {"start": 8, "size": 1, "name": "SRPCAP", "description": "SRP-capable"}, {"start": 9, "size": 1, "name": "HNPCAP", "description": "HNP-capable"}, {"start": 10, "size": 4, "name": "TRDT", "description": "USB turnaround time"}, {"start": 29, "size": 1, "name": "FHMOD", "description": "Force host mode"}, {"start": 30, "size": 1, "name": "FDMOD", "description": "Force device mode"}, {"start": 31, "size": 1, "name": "CTXPKT", "description": "Corrupt Tx packet"}], "description": "OTG_FS USB configuration register (OTG_FS_GUSBCFG)", "access": "", "offset": 12, "size": 32}, {"reset": 536870912, "name": "FS_GRSTCTL", "fields": [{"start": 0, "size": 1, "name": "CSRST", "description": "Core soft reset"}, {"start": 1, "size": 1, "name": "HSRST", "description": "HCLK soft reset"}, {"start": 2, "size": 1, "name": "FCRST", "description": "Host frame counter reset"}, {"start": 4, "size": 1, "name": "RXFFLSH", "description": "RxFIFO flush"}, {"start": 5, "size": 1, "name": "TXFFLSH", "description": "TxFIFO flush"}, {"start": 6, "size": 5, "name": "TXFNUM", "description": "TxFIFO number"}, {"start": 31, "size": 1, "name": "AHBIDL", "description": "AHB master idle"}], "description": "OTG_FS reset register (OTG_FS_GRSTCTL)", "access": "", "offset": 16, "size": 32}, {"reset": 67108896, "name": "FS_GINTSTS", "fields": [{"start": 0, "size": 1, "name": "CMOD", "description": "Current mode of operation"}, {"start": 1, "size": 1, "name": "MMIS", "description": "Mode mismatch interrupt"}, {"start": 2, "size": 1, "name": "OTGINT", "description": "OTG interrupt"}, {"start": 3, "size": 1, "name": "SOF", "description": "Start of frame"}, {"start": 4, "size": 1, "name": "RXFLVL", "description": "RxFIFO non-empty"}, {"start": 5, "size": 1, "name": "NPTXFE", "description": "Non-periodic TxFIFO empty"}, {"start": 6, "size": 1, "name": "GINAKEFF", "description": "Global IN non-periodic NAK effective"}, {"start": 7, "size": 1, "name": "GOUTNAKEFF", "description": "Global OUT NAK effective"}, {"start": 10, "size": 1, "name": "ESUSP", "description": "Early suspend"}, {"start": 11, "size": 1, "name": "USBSUSP", "description": "USB suspend"}, {"start": 12, "size": 1, "name": "USBRST", "description": "USB reset"}, {"start": 13, "size": 1, "name": "ENUMDNE", "description": "Enumeration done"}, {"start": 14, "size": 1, "name": "ISOODRP", "description": "Isochronous OUT packet dropped interrupt"}, {"start": 15, "size": 1, "name": "EOPF", "description": "End of periodic frame interrupt"}, {"start": 18, "size": 1, "name": "IEPINT", "description": "IN endpoint interrupt"}, {"start": 19, "size": 1, "name": "OEPINT", "description": "OUT endpoint interrupt"}, {"start": 20, "size": 1, "name": "IISOIXFR", "description": "Incomplete isochronous IN transfer"}, {"start": 21, "size": 1, "name": "IPXFR_INCOMPISOOUT", "description": "Incomplete periodic transfer(Host mode)/Incomplete isochronous OUT transfer(Device mode)"}, {"start": 24, "size": 1, "name": "HPRTINT", "description": "Host port interrupt"}, {"start": 25, "size": 1, "name": "HCINT", "description": "Host channels interrupt"}, {"start": 26, "size": 1, "name": "PTXFE", "description": "Periodic TxFIFO empty"}, {"start": 28, "size": 1, "name": "CIDSCHG", "description": "Connector ID status change"}, {"start": 29, "size": 1, "name": "DISCINT", "description": "Disconnect detected interrupt"}, {"start": 30, "size": 1, "name": "SRQINT", "description": "Session request/new session detected interrupt"}, {"start": 31, "size": 1, "name": "WKUPINT", "description": "Resume/remote wakeup detected interrupt"}], "description": "OTG_FS core interrupt register (OTG_FS_GINTSTS)", "access": "", "offset": 20, "size": 32}, {"reset": 0, "name": "FS_GINTMSK", "fields": [{"start": 1, "size": 1, "name": "MMISM", "description": "Mode mismatch interrupt mask"}, {"start": 2, "size": 1, "name": "OTGINT", "description": "OTG interrupt mask"}, {"start": 3, "size": 1, "name": "SOFM", "description": "Start of frame mask"}, {"start": 4, "size": 1, "name": "RXFLVLM", "description": "Receive FIFO non-empty mask"}, {"start": 5, "size": 1, "name": "NPTXFEM", "description": "Non-periodic TxFIFO empty mask"}, {"start": 6, "size": 1, "name": "GINAKEFFM", "description": "Global non-periodic IN NAK effective mask"}, {"start": 7, "size": 1, "name": "GONAKEFFM", "description": "Global OUT NAK effective mask"}, {"start": 10, "size": 1, "name": "ESUSPM", "description": "Early suspend mask"}, {"start": 11, "size": 1, "name": "USBSUSPM", "description": "USB suspend mask"}, {"start": 12, "size": 1, "name": "USBRST", "description": "USB reset mask"}, {"start": 13, "size": 1, "name": "ENUMDNEM", "description": "Enumeration done mask"}, {"start": 14, "size": 1, "name": "ISOODRPM", "description": "Isochronous OUT packet dropped interrupt mask"}, {"start": 15, "size": 1, "name": "EOPFM", "description": "End of periodic frame interrupt mask"}, {"start": 17, "size": 1, "name": "EPMISM", "description": "Endpoint mismatch interrupt mask"}, {"start": 18, "size": 1, "name": "IEPINT", "description": "IN endpoints interrupt mask"}, {"start": 19, "size": 1, "name": "OEPINT", "description": "OUT endpoints interrupt mask"}, {"start": 20, "size": 1, "name": "IISOIXFRM", "description": "Incomplete isochronous IN transfer mask"}, {"start": 21, "size": 1, "name": "IPXFRM_IISOOXFRM", "description": "Incomplete periodic transfer mask(Host mode)/Incomplete isochronous OUT transfer mask(Device mode)"}, {"start": 24, "size": 1, "name": "PRTIM", "description": "Host port interrupt mask"}, {"start": 25, "size": 1, "name": "HCIM", "description": "Host channels interrupt mask"}, {"start": 26, "size": 1, "name": "PTXFEM", "description": "Periodic TxFIFO empty mask"}, {"start": 28, "size": 1, "name": "CIDSCHGM", "description": "Connector ID status change mask"}, {"start": 29, "size": 1, "name": "DISCINT", "description": "Disconnect detected interrupt mask"}, {"start": 30, "size": 1, "name": "SRQIM", "description": "Session request/new session detected interrupt mask"}, {"start": 31, "size": 1, "name": "WUIM", "description": "Resume/remote wakeup detected interrupt mask"}], "description": "OTG_FS interrupt mask register (OTG_FS_GINTMSK)", "access": "", "offset": 24, "size": 32}, {"reset": 0, "name": "FS_GRXSTSR_Device", "fields": [{"start": 0, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 4, "size": 11, "name": "BCNT", "description": "Byte count"}, {"start": 15, "size": 2, "name": "DPID", "description": "Data PID"}, {"start": 17, "size": 4, "name": "PKTSTS", "description": "Packet status"}, {"start": 21, "size": 4, "name": "FRMNUM", "description": "Frame number"}], "description": "OTG_FS Receive status debug read(Device mode)", "access": "read-only", "offset": 28, "size": 32}, {"reset": 0, "name": "FS_GRXSTSR_Host", "fields": [{"start": 0, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 4, "size": 11, "name": "BCNT", "description": "Byte count"}, {"start": 15, "size": 2, "name": "DPID", "description": "Data PID"}, {"start": 17, "size": 4, "name": "PKTSTS", "description": "Packet status"}, {"start": 21, "size": 4, "name": "FRMNUM", "description": "Frame number"}], "description": "OTG_FS Receive status debug read(Host mode)", "access": "read-only", "offset": 28, "size": 32}, {"reset": 512, "name": "FS_GRXFSIZ", "fields": [{"start": 0, "size": 16, "name": "RXFD", "description": "RxFIFO depth"}], "description": "OTG_FS Receive FIFO size register (OTG_FS_GRXFSIZ)", "access": "read-write", "offset": 36, "size": 32}, {"reset": 512, "name": "FS_GNPTXFSIZ_Device", "fields": [{"start": 0, "size": 16, "name": "TX0FSA", "description": "Endpoint 0 transmit RAM start address"}, {"start": 16, "size": 16, "name": "TX0FD", "description": "Endpoint 0 TxFIFO depth"}], "description": "OTG_FS non-periodic transmit FIFO size register (Device mode)", "access": "read-write", "offset": 40, "size": 32}, {"reset": 512, "name": "FS_GNPTXFSIZ_Host", "fields": [{"start": 0, "size": 16, "name": "NPTXFSA", "description": "Non-periodic transmit RAM start address"}, {"start": 16, "size": 16, "name": "NPTXFD", "description": "Non-periodic TxFIFO depth"}], "description": "OTG_FS non-periodic transmit FIFO size register (Host mode)", "access": "read-write", "offset": 40, "size": 32}, {"reset": 524800, "name": "FS_GNPTXSTS", "fields": [{"start": 0, "size": 16, "name": "NPTXFSAV", "description": "Non-periodic TxFIFO space available"}, {"start": 16, "size": 8, "name": "NPTQXSAV", "description": "Non-periodic transmit request queue space available"}, {"start": 24, "size": 7, "name": "NPTXQTOP", "description": "Top of the non-periodic transmit request queue"}], "description": "OTG_FS non-periodic transmit FIFO/queue status register (OTG_FS_GNPTXSTS)", "access": "read-only", "offset": 44, "size": 32}, {"reset": 0, "name": "FS_GCCFG", "fields": [{"start": 16, "size": 1, "name": "PWRDWN", "description": "Power down"}, {"start": 18, "size": 1, "name": "VBUSASEN", "description": "Enable the VBUS sensing device"}, {"start": 19, "size": 1, "name": "VBUSBSEN", "description": "Enable the VBUS sensing device"}, {"start": 20, "size": 1, "name": "SOFOUTEN", "description": "SOF output enable"}], "description": "OTG_FS general core configuration register (OTG_FS_GCCFG)", "access": "read-write", "offset": 56, "size": 32}, {"reset": 4096, "name": "FS_CID", "fields": [{"start": 0, "size": 32, "name": "PRODUCT_ID", "description": "Product ID field"}], "description": "core ID register", "access": "read-write", "offset": 60, "size": 32}, {"reset": 33555968, "name": "FS_HPTXFSIZ", "fields": [{"start": 0, "size": 16, "name": "PTXSA", "description": "Host periodic TxFIFO start address"}, {"start": 16, "size": 16, "name": "PTXFSIZ", "description": "Host periodic TxFIFO depth"}], "description": "OTG_FS Host periodic transmit FIFO size register (OTG_FS_HPTXFSIZ)", "access": "read-write", "offset": 256, "size": 32}, {"reset": 33555456, "name": "FS_DIEPTXF1", "fields": [{"start": 0, "size": 16, "name": "INEPTXSA", "description": "IN endpoint FIFO2 transmit RAM start address"}, {"start": 16, "size": 16, "name": "INEPTXFD", "description": "IN endpoint TxFIFO depth"}], "description": "OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF2)", "access": "read-write", "offset": 260, "size": 32}, {"reset": 33555456, "name": "FS_DIEPTXF2", "fields": [{"start": 0, "size": 16, "name": "INEPTXSA", "description": "IN endpoint FIFO3 transmit RAM start address"}, {"start": 16, "size": 16, "name": "INEPTXFD", "description": "IN endpoint TxFIFO depth"}], "description": "OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF3)", "access": "read-write", "offset": 264, "size": 32}, {"reset": 33555456, "name": "FS_DIEPTXF3", "fields": [{"start": 0, "size": 16, "name": "INEPTXSA", "description": "IN endpoint FIFO4 transmit RAM start address"}, {"start": 16, "size": 16, "name": "INEPTXFD", "description": "IN endpoint TxFIFO depth"}], "description": "OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF4)", "access": "read-write", "offset": 268, "size": 32}], "base": 1342177280, "description": "USB on the go full speed"}, {"group": "USB_OTG_FS", "name": "OTG_FS_HOST", "interrupts": [], "registers": [{"reset": 0, "name": "FS_HCFG", "fields": [{"start": 0, "size": 2, "name": "FSLSPCS", "description": "FS/LS PHY clock select"}, {"start": 2, "size": 1, "name": "FSLSS", "description": "FS- and LS-only support"}], "description": "OTG_FS host configuration register (OTG_FS_HCFG)", "access": "", "offset": 0, "size": 32}, {"reset": 60000, "name": "HFIR", "fields": [{"start": 0, "size": 16, "name": "FRIVL", "description": "Frame interval"}], "description": "OTG_FS Host frame interval register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 16383, "name": "FS_HFNUM", "fields": [{"start": 0, "size": 16, "name": "FRNUM", "description": "Frame number"}, {"start": 16, "size": 16, "name": "FTREM", "description": "Frame time remaining"}], "description": "OTG_FS host frame number/frame time remaining register (OTG_FS_HFNUM)", "access": "read-only", "offset": 8, "size": 32}, {"reset": 524544, "name": "FS_HPTXSTS", "fields": [{"start": 0, "size": 16, "name": "PTXFSAVL", "description": "Periodic transmit data FIFO space available"}, {"start": 16, "size": 8, "name": "PTXQSAV", "description": "Periodic transmit request queue space available"}, {"start": 24, "size": 8, "name": "PTXQTOP", "description": "Top of the periodic transmit request queue"}], "description": "OTG_FS_Host periodic transmit FIFO/queue status register (OTG_FS_HPTXSTS)", "access": "", "offset": 16, "size": 32}, {"reset": 0, "name": "HAINT", "fields": [{"start": 0, "size": 16, "name": "HAINT", "description": "Channel interrupts"}], "description": "OTG_FS Host all channels interrupt register", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "HAINTMSK", "fields": [{"start": 0, "size": 16, "name": "HAINTM", "description": "Channel interrupt mask"}], "description": "OTG_FS host all channels interrupt mask register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "FS_HPRT", "fields": [{"start": 0, "size": 1, "name": "PCSTS", "description": "Port connect status"}, {"start": 1, "size": 1, "name": "PCDET", "description": "Port connect detected"}, {"start": 2, "size": 1, "name": "PENA", "description": "Port enable"}, {"start": 3, "size": 1, "name": "PENCHNG", "description": "Port enable/disable change"}, {"start": 4, "size": 1, "name": "POCA", "description": "Port overcurrent active"}, {"start": 5, "size": 1, "name": "POCCHNG", "description": "Port overcurrent change"}, {"start": 6, "size": 1, "name": "PRES", "description": "Port resume"}, {"start": 7, "size": 1, "name": "PSUSP", "description": "Port suspend"}, {"start": 8, "size": 1, "name": "PRST", "description": "Port reset"}, {"start": 10, "size": 2, "name": "PLSTS", "description": "Port line status"}, {"start": 12, "size": 1, "name": "PPWR", "description": "Port power"}, {"start": 13, "size": 4, "name": "PTCTL", "description": "Port test control"}, {"start": 17, "size": 2, "name": "PSPD", "description": "Port speed"}], "description": "OTG_FS host port control and status register (OTG_FS_HPRT)", "access": "", "offset": 64, "size": 32}, {"reset": 0, "name": "FS_HCCHAR0", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MCNT", "description": "Multicount"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_FS host channel-0 characteristics register (OTG_FS_HCCHAR0)", "access": "read-write", "offset": 256, "size": 32}, {"reset": 0, "name": "FS_HCCHAR1", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MCNT", "description": "Multicount"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_FS host channel-1 characteristics register (OTG_FS_HCCHAR1)", "access": "read-write", "offset": 288, "size": 32}, {"reset": 0, "name": "FS_HCCHAR2", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MCNT", "description": "Multicount"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_FS host channel-2 characteristics register (OTG_FS_HCCHAR2)", "access": "read-write", "offset": 320, "size": 32}, {"reset": 0, "name": "FS_HCCHAR3", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MCNT", "description": "Multicount"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_FS host channel-3 characteristics register (OTG_FS_HCCHAR3)", "access": "read-write", "offset": 352, "size": 32}, {"reset": 0, "name": "FS_HCCHAR4", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MCNT", "description": "Multicount"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_FS host channel-4 characteristics register (OTG_FS_HCCHAR4)", "access": "read-write", "offset": 384, "size": 32}, {"reset": 0, "name": "FS_HCCHAR5", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MCNT", "description": "Multicount"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_FS host channel-5 characteristics register (OTG_FS_HCCHAR5)", "access": "read-write", "offset": 416, "size": 32}, {"reset": 0, "name": "FS_HCCHAR6", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MCNT", "description": "Multicount"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_FS host channel-6 characteristics register (OTG_FS_HCCHAR6)", "access": "read-write", "offset": 448, "size": 32}, {"reset": 0, "name": "FS_HCCHAR7", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MCNT", "description": "Multicount"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_FS host channel-7 characteristics register (OTG_FS_HCCHAR7)", "access": "read-write", "offset": 480, "size": 32}, {"reset": 0, "name": "FS_HCINT0", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_FS host channel-0 interrupt register (OTG_FS_HCINT0)", "access": "read-write", "offset": 264, "size": 32}, {"reset": 0, "name": "FS_HCINT1", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_FS host channel-1 interrupt register (OTG_FS_HCINT1)", "access": "read-write", "offset": 296, "size": 32}, {"reset": 0, "name": "FS_HCINT2", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_FS host channel-2 interrupt register (OTG_FS_HCINT2)", "access": "read-write", "offset": 328, "size": 32}, {"reset": 0, "name": "FS_HCINT3", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_FS host channel-3 interrupt register (OTG_FS_HCINT3)", "access": "read-write", "offset": 360, "size": 32}, {"reset": 0, "name": "FS_HCINT4", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_FS host channel-4 interrupt register (OTG_FS_HCINT4)", "access": "read-write", "offset": 392, "size": 32}, {"reset": 0, "name": "FS_HCINT5", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_FS host channel-5 interrupt register (OTG_FS_HCINT5)", "access": "read-write", "offset": 424, "size": 32}, {"reset": 0, "name": "FS_HCINT6", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_FS host channel-6 interrupt register (OTG_FS_HCINT6)", "access": "read-write", "offset": 456, "size": 32}, {"reset": 0, "name": "FS_HCINT7", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_FS host channel-7 interrupt register (OTG_FS_HCINT7)", "access": "read-write", "offset": 488, "size": 32}, {"reset": 0, "name": "FS_HCINTMSK0", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_FS host channel-0 mask register (OTG_FS_HCINTMSK0)", "access": "read-write", "offset": 268, "size": 32}, {"reset": 0, "name": "FS_HCINTMSK1", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_FS host channel-1 mask register (OTG_FS_HCINTMSK1)", "access": "read-write", "offset": 300, "size": 32}, {"reset": 0, "name": "FS_HCINTMSK2", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_FS host channel-2 mask register (OTG_FS_HCINTMSK2)", "access": "read-write", "offset": 332, "size": 32}, {"reset": 0, "name": "FS_HCINTMSK3", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_FS host channel-3 mask register (OTG_FS_HCINTMSK3)", "access": "read-write", "offset": 364, "size": 32}, {"reset": 0, "name": "FS_HCINTMSK4", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_FS host channel-4 mask register (OTG_FS_HCINTMSK4)", "access": "read-write", "offset": 396, "size": 32}, {"reset": 0, "name": "FS_HCINTMSK5", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_FS host channel-5 mask register (OTG_FS_HCINTMSK5)", "access": "read-write", "offset": 428, "size": 32}, {"reset": 0, "name": "FS_HCINTMSK6", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_FS host channel-6 mask register (OTG_FS_HCINTMSK6)", "access": "read-write", "offset": 460, "size": 32}, {"reset": 0, "name": "FS_HCINTMSK7", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_FS host channel-7 mask register (OTG_FS_HCINTMSK7)", "access": "read-write", "offset": 492, "size": 32}, {"reset": 0, "name": "FS_HCTSIZ0", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_FS host channel-0 transfer size register", "access": "read-write", "offset": 272, "size": 32}, {"reset": 0, "name": "FS_HCTSIZ1", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_FS host channel-1 transfer size register", "access": "read-write", "offset": 304, "size": 32}, {"reset": 0, "name": "FS_HCTSIZ2", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_FS host channel-2 transfer size register", "access": "read-write", "offset": 336, "size": 32}, {"reset": 0, "name": "FS_HCTSIZ3", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_FS host channel-3 transfer size register", "access": "read-write", "offset": 368, "size": 32}, {"reset": 0, "name": "FS_HCTSIZ4", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_FS host channel-x transfer size register", "access": "read-write", "offset": 400, "size": 32}, {"reset": 0, "name": "FS_HCTSIZ5", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_FS host channel-5 transfer size register", "access": "read-write", "offset": 432, "size": 32}, {"reset": 0, "name": "FS_HCTSIZ6", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_FS host channel-6 transfer size register", "access": "read-write", "offset": 464, "size": 32}, {"reset": 0, "name": "FS_HCTSIZ7", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_FS host channel-7 transfer size register", "access": "read-write", "offset": 496, "size": 32}], "base": 1342178304, "description": "USB on the go full speed"}, {"group": "USB_OTG_FS", "name": "OTG_FS_DEVICE", "interrupts": [], "registers": [{"reset": 35651584, "name": "FS_DCFG", "fields": [{"start": 0, "size": 2, "name": "DSPD", "description": "Device speed"}, {"start": 2, "size": 1, "name": "NZLSOHSK", "description": "Non-zero-length status OUT handshake"}, {"start": 4, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 11, "size": 2, "name": "PFIVL", "description": "Periodic frame interval"}], "description": "OTG_FS device configuration register (OTG_FS_DCFG)", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "FS_DCTL", "fields": [{"start": 0, "size": 1, "name": "RWUSIG", "description": "Remote wakeup signaling"}, {"start": 1, "size": 1, "name": "SDIS", "description": "Soft disconnect"}, {"start": 2, "size": 1, "name": "GINSTS", "description": "Global IN NAK status"}, {"start": 3, "size": 1, "name": "GONSTS", "description": "Global OUT NAK status"}, {"start": 4, "size": 3, "name": "TCTL", "description": "Test control"}, {"start": 7, "size": 1, "name": "SGINAK", "description": "Set global IN NAK"}, {"start": 8, "size": 1, "name": "CGINAK", "description": "Clear global IN NAK"}, {"start": 9, "size": 1, "name": "SGONAK", "description": "Set global OUT NAK"}, {"start": 10, "size": 1, "name": "CGONAK", "description": "Clear global OUT NAK"}, {"start": 11, "size": 1, "name": "POPRGDNE", "description": "Power-on programming done"}], "description": "OTG_FS device control register (OTG_FS_DCTL)", "access": "", "offset": 4, "size": 32}, {"reset": 16, "name": "FS_DSTS", "fields": [{"start": 0, "size": 1, "name": "SUSPSTS", "description": "Suspend status"}, {"start": 1, "size": 2, "name": "ENUMSPD", "description": "Enumerated speed"}, {"start": 3, "size": 1, "name": "EERR", "description": "Erratic error"}, {"start": 8, "size": 14, "name": "FNSOF", "description": "Frame number of the received SOF"}], "description": "OTG_FS device status register (OTG_FS_DSTS)", "access": "read-only", "offset": 8, "size": 32}, {"reset": 0, "name": "FS_DIEPMSK", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed interrupt mask"}, {"start": 1, "size": 1, "name": "EPDM", "description": "Endpoint disabled interrupt mask"}, {"start": 3, "size": 1, "name": "TOM", "description": "Timeout condition mask (Non-isochronous endpoints)"}, {"start": 4, "size": 1, "name": "ITTXFEMSK", "description": "IN token received when TxFIFO empty mask"}, {"start": 5, "size": 1, "name": "INEPNMM", "description": "IN token received with EP mismatch mask"}, {"start": 6, "size": 1, "name": "INEPNEM", "description": "IN endpoint NAK effective mask"}], "description": "OTG_FS device IN endpoint common interrupt mask register (OTG_FS_DIEPMSK)", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "FS_DOEPMSK", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed interrupt mask"}, {"start": 1, "size": 1, "name": "EPDM", "description": "Endpoint disabled interrupt mask"}, {"start": 3, "size": 1, "name": "STUPM", "description": "SETUP phase done mask"}, {"start": 4, "size": 1, "name": "OTEPDM", "description": "OUT token received when endpoint disabled mask"}], "description": "OTG_FS device OUT endpoint common interrupt mask register (OTG_FS_DOEPMSK)", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "FS_DAINT", "fields": [{"start": 0, "size": 16, "name": "IEPINT", "description": "IN endpoint interrupt bits"}, {"start": 16, "size": 16, "name": "OEPINT", "description": "OUT endpoint interrupt bits"}], "description": "OTG_FS device all endpoints interrupt register (OTG_FS_DAINT)", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "FS_DAINTMSK", "fields": [{"start": 0, "size": 16, "name": "IEPM", "description": "IN EP interrupt mask bits"}, {"start": 16, "size": 16, "name": "OEPINT", "description": "OUT endpoint interrupt bits"}], "description": "OTG_FS all endpoints interrupt mask register (OTG_FS_DAINTMSK)", "access": "read-write", "offset": 28, "size": 32}, {"reset": 6103, "name": "DVBUSDIS", "fields": [{"start": 0, "size": 16, "name": "VBUSDT", "description": "Device VBUS discharge time"}], "description": "OTG_FS device VBUS discharge time register", "access": "read-write", "offset": 40, "size": 32}, {"reset": 1464, "name": "DVBUSPULSE", "fields": [{"start": 0, "size": 12, "name": "DVBUSP", "description": "Device VBUS pulsing time"}], "description": "OTG_FS device VBUS pulsing time register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "DIEPEMPMSK", "fields": [{"start": 0, "size": 16, "name": "INEPTXFEM", "description": "IN EP Tx FIFO empty interrupt mask bits"}], "description": "OTG_FS device IN endpoint FIFO empty interrupt mask register", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "FS_DIEPCTL0", "fields": [{"start": 0, "size": 2, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USB active endpoint"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAK status"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 21, "size": 1, "name": "STALL", "description": "STALL handshake"}, {"start": 22, "size": 4, "name": "TXFNUM", "description": "TxFIFO number"}, {"start": 26, "size": 1, "name": "CNAK", "description": "Clear NAK"}, {"start": 27, "size": 1, "name": "SNAK", "description": "Set NAK"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "Endpoint disable"}, {"start": 31, "size": 1, "name": "EPENA", "description": "Endpoint enable"}], "description": "OTG_FS device control IN endpoint 0 control register (OTG_FS_DIEPCTL0)", "access": "", "offset": 256, "size": 32}, {"reset": 0, "name": "DIEPCTL1", "fields": [{"start": 31, "size": 1, "name": "EPENA", "description": "EPENA"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "EPDIS"}, {"start": 29, "size": 1, "name": "SODDFRM_SD1PID", "description": "SODDFRM/SD1PID"}, {"start": 28, "size": 1, "name": "SD0PID_SEVNFRM", "description": "SD0PID/SEVNFRM"}, {"start": 27, "size": 1, "name": "SNAK", "description": "SNAK"}, {"start": 26, "size": 1, "name": "CNAK", "description": "CNAK"}, {"start": 22, "size": 4, "name": "TXFNUM", "description": "TXFNUM"}, {"start": 21, "size": 1, "name": "Stall", "description": "Stall"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "EPTYP"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAKSTS"}, {"start": 16, "size": 1, "name": "EONUM_DPID", "description": "EONUM/DPID"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USBAEP"}, {"start": 0, "size": 11, "name": "MPSIZ", "description": "MPSIZ"}], "description": "OTG device endpoint-1 control register", "access": "", "offset": 288, "size": 32}, {"reset": 0, "name": "DIEPCTL2", "fields": [{"start": 31, "size": 1, "name": "EPENA", "description": "EPENA"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "EPDIS"}, {"start": 29, "size": 1, "name": "SODDFRM", "description": "SODDFRM"}, {"start": 28, "size": 1, "name": "SD0PID_SEVNFRM", "description": "SD0PID/SEVNFRM"}, {"start": 27, "size": 1, "name": "SNAK", "description": "SNAK"}, {"start": 26, "size": 1, "name": "CNAK", "description": "CNAK"}, {"start": 22, "size": 4, "name": "TXFNUM", "description": "TXFNUM"}, {"start": 21, "size": 1, "name": "Stall", "description": "Stall"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "EPTYP"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAKSTS"}, {"start": 16, "size": 1, "name": "EONUM_DPID", "description": "EONUM/DPID"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USBAEP"}, {"start": 0, "size": 11, "name": "MPSIZ", "description": "MPSIZ"}], "description": "OTG device endpoint-2 control register", "access": "", "offset": 320, "size": 32}, {"reset": 0, "name": "DIEPCTL3", "fields": [{"start": 31, "size": 1, "name": "EPENA", "description": "EPENA"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "EPDIS"}, {"start": 29, "size": 1, "name": "SODDFRM", "description": "SODDFRM"}, {"start": 28, "size": 1, "name": "SD0PID_SEVNFRM", "description": "SD0PID/SEVNFRM"}, {"start": 27, "size": 1, "name": "SNAK", "description": "SNAK"}, {"start": 26, "size": 1, "name": "CNAK", "description": "CNAK"}, {"start": 22, "size": 4, "name": "TXFNUM", "description": "TXFNUM"}, {"start": 21, "size": 1, "name": "Stall", "description": "Stall"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "EPTYP"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAKSTS"}, {"start": 16, "size": 1, "name": "EONUM_DPID", "description": "EONUM/DPID"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USBAEP"}, {"start": 0, "size": 11, "name": "MPSIZ", "description": "MPSIZ"}], "description": "OTG device endpoint-3 control register", "access": "", "offset": 352, "size": 32}, {"reset": 32768, "name": "DOEPCTL0", "fields": [{"start": 31, "size": 1, "name": "EPENA", "description": "EPENA"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "EPDIS"}, {"start": 27, "size": 1, "name": "SNAK", "description": "SNAK"}, {"start": 26, "size": 1, "name": "CNAK", "description": "CNAK"}, {"start": 21, "size": 1, "name": "Stall", "description": "Stall"}, {"start": 20, "size": 1, "name": "SNPM", "description": "SNPM"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "EPTYP"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAKSTS"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USBAEP"}, {"start": 0, "size": 2, "name": "MPSIZ", "description": "MPSIZ"}], "description": "device endpoint-0 control register", "access": "", "offset": 768, "size": 32}, {"reset": 0, "name": "DOEPCTL1", "fields": [{"start": 31, "size": 1, "name": "EPENA", "description": "EPENA"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "EPDIS"}, {"start": 29, "size": 1, "name": "SODDFRM", "description": "SODDFRM"}, {"start": 28, "size": 1, "name": "SD0PID_SEVNFRM", "description": "SD0PID/SEVNFRM"}, {"start": 27, "size": 1, "name": "SNAK", "description": "SNAK"}, {"start": 26, "size": 1, "name": "CNAK", "description": "CNAK"}, {"start": 21, "size": 1, "name": "Stall", "description": "Stall"}, {"start": 20, "size": 1, "name": "SNPM", "description": "SNPM"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "EPTYP"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAKSTS"}, {"start": 16, "size": 1, "name": "EONUM_DPID", "description": "EONUM/DPID"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USBAEP"}, {"start": 0, "size": 11, "name": "MPSIZ", "description": "MPSIZ"}], "description": "device endpoint-1 control register", "access": "", "offset": 800, "size": 32}, {"reset": 0, "name": "DOEPCTL2", "fields": [{"start": 31, "size": 1, "name": "EPENA", "description": "EPENA"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "EPDIS"}, {"start": 29, "size": 1, "name": "SODDFRM", "description": "SODDFRM"}, {"start": 28, "size": 1, "name": "SD0PID_SEVNFRM", "description": "SD0PID/SEVNFRM"}, {"start": 27, "size": 1, "name": "SNAK", "description": "SNAK"}, {"start": 26, "size": 1, "name": "CNAK", "description": "CNAK"}, {"start": 21, "size": 1, "name": "Stall", "description": "Stall"}, {"start": 20, "size": 1, "name": "SNPM", "description": "SNPM"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "EPTYP"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAKSTS"}, {"start": 16, "size": 1, "name": "EONUM_DPID", "description": "EONUM/DPID"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USBAEP"}, {"start": 0, "size": 11, "name": "MPSIZ", "description": "MPSIZ"}], "description": "device endpoint-2 control register", "access": "", "offset": 832, "size": 32}, {"reset": 0, "name": "DOEPCTL3", "fields": [{"start": 31, "size": 1, "name": "EPENA", "description": "EPENA"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "EPDIS"}, {"start": 29, "size": 1, "name": "SODDFRM", "description": "SODDFRM"}, {"start": 28, "size": 1, "name": "SD0PID_SEVNFRM", "description": "SD0PID/SEVNFRM"}, {"start": 27, "size": 1, "name": "SNAK", "description": "SNAK"}, {"start": 26, "size": 1, "name": "CNAK", "description": "CNAK"}, {"start": 21, "size": 1, "name": "Stall", "description": "Stall"}, {"start": 20, "size": 1, "name": "SNPM", "description": "SNPM"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "EPTYP"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAKSTS"}, {"start": 16, "size": 1, "name": "EONUM_DPID", "description": "EONUM/DPID"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USBAEP"}, {"start": 0, "size": 11, "name": "MPSIZ", "description": "MPSIZ"}], "description": "device endpoint-3 control register", "access": "", "offset": 864, "size": 32}, {"reset": 128, "name": "DIEPINT0", "fields": [{"start": 7, "size": 1, "name": "TXFE", "description": "TXFE"}, {"start": 6, "size": 1, "name": "INEPNE", "description": "INEPNE"}, {"start": 4, "size": 1, "name": "ITTXFE", "description": "ITTXFE"}, {"start": 3, "size": 1, "name": "TOC", "description": "TOC"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "EPDISD"}, {"start": 0, "size": 1, "name": "XFRC", "description": "XFRC"}], "description": "device endpoint-x interrupt register", "access": "", "offset": 264, "size": 32}, {"reset": 128, "name": "DIEPINT1", "fields": [{"start": 7, "size": 1, "name": "TXFE", "description": "TXFE"}, {"start": 6, "size": 1, "name": "INEPNE", "description": "INEPNE"}, {"start": 4, "size": 1, "name": "ITTXFE", "description": "ITTXFE"}, {"start": 3, "size": 1, "name": "TOC", "description": "TOC"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "EPDISD"}, {"start": 0, "size": 1, "name": "XFRC", "description": "XFRC"}], "description": "device endpoint-1 interrupt register", "access": "", "offset": 296, "size": 32}, {"reset": 128, "name": "DIEPINT2", "fields": [{"start": 7, "size": 1, "name": "TXFE", "description": "TXFE"}, {"start": 6, "size": 1, "name": "INEPNE", "description": "INEPNE"}, {"start": 4, "size": 1, "name": "ITTXFE", "description": "ITTXFE"}, {"start": 3, "size": 1, "name": "TOC", "description": "TOC"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "EPDISD"}, {"start": 0, "size": 1, "name": "XFRC", "description": "XFRC"}], "description": "device endpoint-2 interrupt register", "access": "", "offset": 328, "size": 32}, {"reset": 128, "name": "DIEPINT3", "fields": [{"start": 7, "size": 1, "name": "TXFE", "description": "TXFE"}, {"start": 6, "size": 1, "name": "INEPNE", "description": "INEPNE"}, {"start": 4, "size": 1, "name": "ITTXFE", "description": "ITTXFE"}, {"start": 3, "size": 1, "name": "TOC", "description": "TOC"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "EPDISD"}, {"start": 0, "size": 1, "name": "XFRC", "description": "XFRC"}], "description": "device endpoint-3 interrupt register", "access": "", "offset": 360, "size": 32}, {"reset": 128, "name": "DOEPINT0", "fields": [{"start": 6, "size": 1, "name": "B2BSTUP", "description": "B2BSTUP"}, {"start": 4, "size": 1, "name": "OTEPDIS", "description": "OTEPDIS"}, {"start": 3, "size": 1, "name": "STUP", "description": "STUP"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "EPDISD"}, {"start": 0, "size": 1, "name": "XFRC", "description": "XFRC"}], "description": "device endpoint-0 interrupt register", "access": "read-write", "offset": 776, "size": 32}, {"reset": 128, "name": "DOEPINT1", "fields": [{"start": 6, "size": 1, "name": "B2BSTUP", "description": "B2BSTUP"}, {"start": 4, "size": 1, "name": "OTEPDIS", "description": "OTEPDIS"}, {"start": 3, "size": 1, "name": "STUP", "description": "STUP"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "EPDISD"}, {"start": 0, "size": 1, "name": "XFRC", "description": "XFRC"}], "description": "device endpoint-1 interrupt register", "access": "read-write", "offset": 808, "size": 32}, {"reset": 128, "name": "DOEPINT2", "fields": [{"start": 6, "size": 1, "name": "B2BSTUP", "description": "B2BSTUP"}, {"start": 4, "size": 1, "name": "OTEPDIS", "description": "OTEPDIS"}, {"start": 3, "size": 1, "name": "STUP", "description": "STUP"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "EPDISD"}, {"start": 0, "size": 1, "name": "XFRC", "description": "XFRC"}], "description": "device endpoint-2 interrupt register", "access": "read-write", "offset": 840, "size": 32}, {"reset": 128, "name": "DOEPINT3", "fields": [{"start": 6, "size": 1, "name": "B2BSTUP", "description": "B2BSTUP"}, {"start": 4, "size": 1, "name": "OTEPDIS", "description": "OTEPDIS"}, {"start": 3, "size": 1, "name": "STUP", "description": "STUP"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "EPDISD"}, {"start": 0, "size": 1, "name": "XFRC", "description": "XFRC"}], "description": "device endpoint-3 interrupt register", "access": "read-write", "offset": 872, "size": 32}, {"reset": 0, "name": "DIEPTSIZ0", "fields": [{"start": 19, "size": 2, "name": "PKTCNT", "description": "Packet count"}, {"start": 0, "size": 7, "name": "XFRSIZ", "description": "Transfer size"}], "description": "device endpoint-0 transfer size register", "access": "read-write", "offset": 272, "size": 32}, {"reset": 0, "name": "DOEPTSIZ0", "fields": [{"start": 29, "size": 2, "name": "STUPCNT", "description": "SETUP packet count"}, {"start": 19, "size": 1, "name": "PKTCNT", "description": "Packet count"}, {"start": 0, "size": 7, "name": "XFRSIZ", "description": "Transfer size"}], "description": "device OUT endpoint-0 transfer size register", "access": "read-write", "offset": 784, "size": 32}, {"reset": 0, "name": "DIEPTSIZ1", "fields": [{"start": 29, "size": 2, "name": "MCNT", "description": "Multi count"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}], "description": "device endpoint-1 transfer size register", "access": "read-write", "offset": 304, "size": 32}, {"reset": 0, "name": "DIEPTSIZ2", "fields": [{"start": 29, "size": 2, "name": "MCNT", "description": "Multi count"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}], "description": "device endpoint-2 transfer size register", "access": "read-write", "offset": 336, "size": 32}, {"reset": 0, "name": "DIEPTSIZ3", "fields": [{"start": 29, "size": 2, "name": "MCNT", "description": "Multi count"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}], "description": "device endpoint-3 transfer size register", "access": "read-write", "offset": 368, "size": 32}, {"reset": 0, "name": "DTXFSTS0", "fields": [{"start": 0, "size": 16, "name": "INEPTFSAV", "description": "IN endpoint TxFIFO space available"}], "description": "OTG_FS device IN endpoint transmit FIFO status register", "access": "read-only", "offset": 280, "size": 32}, {"reset": 0, "name": "DTXFSTS1", "fields": [{"start": 0, "size": 16, "name": "INEPTFSAV", "description": "IN endpoint TxFIFO space available"}], "description": "OTG_FS device IN endpoint transmit FIFO status register", "access": "read-only", "offset": 312, "size": 32}, {"reset": 0, "name": "DTXFSTS2", "fields": [{"start": 0, "size": 16, "name": "INEPTFSAV", "description": "IN endpoint TxFIFO space available"}], "description": "OTG_FS device IN endpoint transmit FIFO status register", "access": "read-only", "offset": 344, "size": 32}, {"reset": 0, "name": "DTXFSTS3", "fields": [{"start": 0, "size": 16, "name": "INEPTFSAV", "description": "IN endpoint TxFIFO space available"}], "description": "OTG_FS device IN endpoint transmit FIFO status register", "access": "read-only", "offset": 376, "size": 32}, {"reset": 0, "name": "DOEPTSIZ1", "fields": [{"start": 29, "size": 2, "name": "RXDPID_STUPCNT", "description": "Received data PID/SETUP packet count"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}], "description": "device OUT endpoint-1 transfer size register", "access": "read-write", "offset": 816, "size": 32}, {"reset": 0, "name": "DOEPTSIZ2", "fields": [{"start": 29, "size": 2, "name": "RXDPID_STUPCNT", "description": "Received data PID/SETUP packet count"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}], "description": "device OUT endpoint-2 transfer size register", "access": "read-write", "offset": 848, "size": 32}, {"reset": 0, "name": "DOEPTSIZ3", "fields": [{"start": 29, "size": 2, "name": "RXDPID_STUPCNT", "description": "Received data PID/SETUP packet count"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}], "description": "device OUT endpoint-3 transfer size register", "access": "read-write", "offset": 880, "size": 32}], "base": 1342179328, "description": "USB on the go full speed"}, {"group": "USB_OTG_FS", "name": "OTG_FS_PWRCLK", "interrupts": [], "registers": [{"reset": 0, "name": "FS_PCGCCTL", "fields": [{"start": 0, "size": 1, "name": "STPPCLK", "description": "Stop PHY clock"}, {"start": 1, "size": 1, "name": "GATEHCLK", "description": "Gate HCLK"}, {"start": 4, "size": 1, "name": "PHYSUSP", "description": "PHY Suspended"}], "description": "OTG_FS power and clock gating control register", "access": "read-write", "offset": 0, "size": 32}], "base": 1342180864, "description": "USB on the go full speed"}, {"group": "CAN", "name": "CAN1", "interrupts": [{"name": "CAN1_TX", "value": 19, "description": "CAN1 TX interrupts"}, {"name": "CAN1_RX0", "value": 20, "description": "CAN1 RX0 interrupts"}, {"name": "CAN1_RX1", "value": 21, "description": "CAN1 RX1 interrupts"}, {"name": "CAN1_SCE", "value": 22, "description": "CAN1 SCE interrupt"}], "registers": [{"reset": 65538, "name": "MCR", "fields": [{"start": 16, "size": 1, "name": "DBF", "description": "DBF"}, {"start": 15, "size": 1, "name": "RESET", "description": "RESET"}, {"start": 7, "size": 1, "name": "TTCM", "description": "TTCM"}, {"start": 6, "size": 1, "name": "ABOM", "description": "ABOM"}, {"start": 5, "size": 1, "name": "AWUM", "description": "AWUM"}, {"start": 4, "size": 1, "name": "NART", "description": "NART"}, {"start": 3, "size": 1, "name": "RFLM", "description": "RFLM"}, {"start": 2, "size": 1, "name": "TXFP", "description": "TXFP"}, {"start": 1, "size": 1, "name": "SLEEP", "description": "SLEEP"}, {"start": 0, "size": 1, "name": "INRQ", "description": "INRQ"}], "description": "master control register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 3074, "name": "MSR", "fields": [{"start": 11, "size": 1, "name": "RX", "description": "RX"}, {"start": 10, "size": 1, "name": "SAMP", "description": "SAMP"}, {"start": 9, "size": 1, "name": "RXM", "description": "RXM"}, {"start": 8, "size": 1, "name": "TXM", "description": "TXM"}, {"start": 4, "size": 1, "name": "SLAKI", "description": "SLAKI"}, {"start": 3, "size": 1, "name": "WKUI", "description": "WKUI"}, {"start": 2, "size": 1, "name": "ERRI", "description": "ERRI"}, {"start": 1, "size": 1, "name": "SLAK", "description": "SLAK"}, {"start": 0, "size": 1, "name": "INAK", "description": "INAK"}], "description": "master status register", "access": "", "offset": 4, "size": 32}, {"reset": 469762048, "name": "TSR", "fields": [{"start": 31, "size": 1, "name": "LOW2", "description": "Lowest priority flag for mailbox 2"}, {"start": 30, "size": 1, "name": "LOW1", "description": "Lowest priority flag for mailbox 1"}, {"start": 29, "size": 1, "name": "LOW0", "description": "Lowest priority flag for mailbox 0"}, {"start": 28, "size": 1, "name": "TME2", "description": "Lowest priority flag for mailbox 2"}, {"start": 27, "size": 1, "name": "TME1", "description": "Lowest priority flag for mailbox 1"}, {"start": 26, "size": 1, "name": "TME0", "description": "Lowest priority flag for mailbox 0"}, {"start": 24, "size": 2, "name": "CODE", "description": "CODE"}, {"start": 23, "size": 1, "name": "ABRQ2", "description": "ABRQ2"}, {"start": 19, "size": 1, "name": "TERR2", "description": "TERR2"}, {"start": 18, "size": 1, "name": "ALST2", "description": "ALST2"}, {"start": 17, "size": 1, "name": "TXOK2", "description": "TXOK2"}, {"start": 16, "size": 1, "name": "RQCP2", "description": "RQCP2"}, {"start": 15, "size": 1, "name": "ABRQ1", "description": "ABRQ1"}, {"start": 11, "size": 1, "name": "TERR1", "description": "TERR1"}, {"start": 10, "size": 1, "name": "ALST1", "description": "ALST1"}, {"start": 9, "size": 1, "name": "TXOK1", "description": "TXOK1"}, {"start": 8, "size": 1, "name": "RQCP1", "description": "RQCP1"}, {"start": 7, "size": 1, "name": "ABRQ0", "description": "ABRQ0"}, {"start": 3, "size": 1, "name": "TERR0", "description": "TERR0"}, {"start": 2, "size": 1, "name": "ALST0", "description": "ALST0"}, {"start": 1, "size": 1, "name": "TXOK0", "description": "TXOK0"}, {"start": 0, "size": 1, "name": "RQCP0", "description": "RQCP0"}], "description": "transmit status register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "RF0R", "fields": [{"start": 5, "size": 1, "name": "RFOM0", "description": "RFOM0"}, {"start": 4, "size": 1, "name": "FOVR0", "description": "FOVR0"}, {"start": 3, "size": 1, "name": "FULL0", "description": "FULL0"}, {"start": 0, "size": 2, "name": "FMP0", "description": "FMP0"}], "description": "receive FIFO 0 register", "access": "", "offset": 12, "size": 32}, {"reset": 0, "name": "RF1R", "fields": [{"start": 5, "size": 1, "name": "RFOM1", "description": "RFOM1"}, {"start": 4, "size": 1, "name": "FOVR1", "description": "FOVR1"}, {"start": 3, "size": 1, "name": "FULL1", "description": "FULL1"}, {"start": 0, "size": 2, "name": "FMP1", "description": "FMP1"}], "description": "receive FIFO 1 register", "access": "", "offset": 16, "size": 32}, {"reset": 0, "name": "IER", "fields": [{"start": 17, "size": 1, "name": "SLKIE", "description": "SLKIE"}, {"start": 16, "size": 1, "name": "WKUIE", "description": "WKUIE"}, {"start": 15, "size": 1, "name": "ERRIE", "description": "ERRIE"}, {"start": 11, "size": 1, "name": "LECIE", "description": "LECIE"}, {"start": 10, "size": 1, "name": "BOFIE", "description": "BOFIE"}, {"start": 9, "size": 1, "name": "EPVIE", "description": "EPVIE"}, {"start": 8, "size": 1, "name": "EWGIE", "description": "EWGIE"}, {"start": 6, "size": 1, "name": "FOVIE1", "description": "FOVIE1"}, {"start": 5, "size": 1, "name": "FFIE1", "description": "FFIE1"}, {"start": 4, "size": 1, "name": "FMPIE1", "description": "FMPIE1"}, {"start": 3, "size": 1, "name": "FOVIE0", "description": "FOVIE0"}, {"start": 2, "size": 1, "name": "FFIE0", "description": "FFIE0"}, {"start": 1, "size": 1, "name": "FMPIE0", "description": "FMPIE0"}, {"start": 0, "size": 1, "name": "TMEIE", "description": "TMEIE"}], "description": "interrupt enable register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "ESR", "fields": [{"start": 24, "size": 8, "name": "REC", "description": "REC"}, {"start": 16, "size": 8, "name": "TEC", "description": "TEC"}, {"start": 4, "size": 3, "name": "LEC", "description": "LEC"}, {"start": 2, "size": 1, "name": "BOFF", "description": "BOFF"}, {"start": 1, "size": 1, "name": "EPVF", "description": "EPVF"}, {"start": 0, "size": 1, "name": "EWGF", "description": "EWGF"}], "description": "interrupt enable register", "access": "", "offset": 24, "size": 32}, {"reset": 0, "name": "BTR", "fields": [{"start": 31, "size": 1, "name": "SILM", "description": "SILM"}, {"start": 30, "size": 1, "name": "LBKM", "description": "LBKM"}, {"start": 24, "size": 2, "name": "SJW", "description": "SJW"}, {"start": 20, "size": 3, "name": "TS2", "description": "TS2"}, {"start": 16, "size": 4, "name": "TS1", "description": "TS1"}, {"start": 0, "size": 10, "name": "BRP", "description": "BRP"}], "description": "bit timing register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "TI0R", "fields": [{"start": 21, "size": 11, "name": "STID", "description": "STID"}, {"start": 3, "size": 18, "name": "EXID", "description": "EXID"}, {"start": 2, "size": 1, "name": "IDE", "description": "IDE"}, {"start": 1, "size": 1, "name": "RTR", "description": "RTR"}, {"start": 0, "size": 1, "name": "TXRQ", "description": "TXRQ"}], "description": "TX mailbox identifier register", "access": "read-write", "offset": 384, "size": 32}, {"reset": 0, "name": "TDT0R", "fields": [{"start": 16, "size": 16, "name": "TIME", "description": "TIME"}, {"start": 8, "size": 1, "name": "TGT", "description": "TGT"}, {"start": 0, "size": 4, "name": "DLC", "description": "DLC"}], "description": "mailbox data length control and time stamp register", "access": "read-write", "offset": 388, "size": 32}, {"reset": 0, "name": "TDL0R", "fields": [{"start": 24, "size": 8, "name": "DATA3", "description": "DATA3"}, {"start": 16, "size": 8, "name": "DATA2", "description": "DATA2"}, {"start": 8, "size": 8, "name": "DATA1", "description": "DATA1"}, {"start": 0, "size": 8, "name": "DATA0", "description": "DATA0"}], "description": "mailbox data low register", "access": "read-write", "offset": 392, "size": 32}, {"reset": 0, "name": "TDH0R", "fields": [{"start": 24, "size": 8, "name": "DATA7", "description": "DATA7"}, {"start": 16, "size": 8, "name": "DATA6", "description": "DATA6"}, {"start": 8, "size": 8, "name": "DATA5", "description": "DATA5"}, {"start": 0, "size": 8, "name": "DATA4", "description": "DATA4"}], "description": "mailbox data high register", "access": "read-write", "offset": 396, "size": 32}, {"reset": 0, "name": "TI1R", "fields": [{"start": 21, "size": 11, "name": "STID", "description": "STID"}, {"start": 3, "size": 18, "name": "EXID", "description": "EXID"}, {"start": 2, "size": 1, "name": "IDE", "description": "IDE"}, {"start": 1, "size": 1, "name": "RTR", "description": "RTR"}, {"start": 0, "size": 1, "name": "TXRQ", "description": "TXRQ"}], "description": "mailbox identifier register", "access": "read-write", "offset": 400, "size": 32}, {"reset": 0, "name": "TDT1R", "fields": [{"start": 16, "size": 16, "name": "TIME", "description": "TIME"}, {"start": 8, "size": 1, "name": "TGT", "description": "TGT"}, {"start": 0, "size": 4, "name": "DLC", "description": "DLC"}], "description": "mailbox data length control and time stamp register", "access": "read-write", "offset": 404, "size": 32}, {"reset": 0, "name": "TDL1R", "fields": [{"start": 24, "size": 8, "name": "DATA3", "description": "DATA3"}, {"start": 16, "size": 8, "name": "DATA2", "description": "DATA2"}, {"start": 8, "size": 8, "name": "DATA1", "description": "DATA1"}, {"start": 0, "size": 8, "name": "DATA0", "description": "DATA0"}], "description": "mailbox data low register", "access": "read-write", "offset": 408, "size": 32}, {"reset": 0, "name": "TDH1R", "fields": [{"start": 24, "size": 8, "name": "DATA7", "description": "DATA7"}, {"start": 16, "size": 8, "name": "DATA6", "description": "DATA6"}, {"start": 8, "size": 8, "name": "DATA5", "description": "DATA5"}, {"start": 0, "size": 8, "name": "DATA4", "description": "DATA4"}], "description": "mailbox data high register", "access": "read-write", "offset": 412, "size": 32}, {"reset": 0, "name": "TI2R", "fields": [{"start": 21, "size": 11, "name": "STID", "description": "STID"}, {"start": 3, "size": 18, "name": "EXID", "description": "EXID"}, {"start": 2, "size": 1, "name": "IDE", "description": "IDE"}, {"start": 1, "size": 1, "name": "RTR", "description": "RTR"}, {"start": 0, "size": 1, "name": "TXRQ", "description": "TXRQ"}], "description": "mailbox identifier register", "access": "read-write", "offset": 416, "size": 32}, {"reset": 0, "name": "TDT2R", "fields": [{"start": 16, "size": 16, "name": "TIME", "description": "TIME"}, {"start": 8, "size": 1, "name": "TGT", "description": "TGT"}, {"start": 0, "size": 4, "name": "DLC", "description": "DLC"}], "description": "mailbox data length control and time stamp register", "access": "read-write", "offset": 420, "size": 32}, {"reset": 0, "name": "TDL2R", "fields": [{"start": 24, "size": 8, "name": "DATA3", "description": "DATA3"}, {"start": 16, "size": 8, "name": "DATA2", "description": "DATA2"}, {"start": 8, "size": 8, "name": "DATA1", "description": "DATA1"}, {"start": 0, "size": 8, "name": "DATA0", "description": "DATA0"}], "description": "mailbox data low register", "access": "read-write", "offset": 424, "size": 32}, {"reset": 0, "name": "TDH2R", "fields": [{"start": 24, "size": 8, "name": "DATA7", "description": "DATA7"}, {"start": 16, "size": 8, "name": "DATA6", "description": "DATA6"}, {"start": 8, "size": 8, "name": "DATA5", "description": "DATA5"}, {"start": 0, "size": 8, "name": "DATA4", "description": "DATA4"}], "description": "mailbox data high register", "access": "read-write", "offset": 428, "size": 32}, {"reset": 0, "name": "RI0R", "fields": [{"start": 21, "size": 11, "name": "STID", "description": "STID"}, {"start": 3, "size": 18, "name": "EXID", "description": "EXID"}, {"start": 2, "size": 1, "name": "IDE", "description": "IDE"}, {"start": 1, "size": 1, "name": "RTR", "description": "RTR"}], "description": "receive FIFO mailbox identifier register", "access": "read-only", "offset": 432, "size": 32}, {"reset": 0, "name": "RDT0R", "fields": [{"start": 16, "size": 16, "name": "TIME", "description": "TIME"}, {"start": 8, "size": 8, "name": "FMI", "description": "FMI"}, {"start": 0, "size": 4, "name": "DLC", "description": "DLC"}], "description": "mailbox data high register", "access": "read-only", "offset": 436, "size": 32}, {"reset": 0, "name": "RDL0R", "fields": [{"start": 24, "size": 8, "name": "DATA3", "description": "DATA3"}, {"start": 16, "size": 8, "name": "DATA2", "description": "DATA2"}, {"start": 8, "size": 8, "name": "DATA1", "description": "DATA1"}, {"start": 0, "size": 8, "name": "DATA0", "description": "DATA0"}], "description": "mailbox data high register", "access": "read-only", "offset": 440, "size": 32}, {"reset": 0, "name": "RDH0R", "fields": [{"start": 24, "size": 8, "name": "DATA7", "description": "DATA7"}, {"start": 16, "size": 8, "name": "DATA6", "description": "DATA6"}, {"start": 8, "size": 8, "name": "DATA5", "description": "DATA5"}, {"start": 0, "size": 8, "name": "DATA4", "description": "DATA4"}], "description": "receive FIFO mailbox data high register", "access": "read-only", "offset": 444, "size": 32}, {"reset": 0, "name": "RI1R", "fields": [{"start": 21, "size": 11, "name": "STID", "description": "STID"}, {"start": 3, "size": 18, "name": "EXID", "description": "EXID"}, {"start": 2, "size": 1, "name": "IDE", "description": "IDE"}, {"start": 1, "size": 1, "name": "RTR", "description": "RTR"}], "description": "mailbox data high register", "access": "read-only", "offset": 448, "size": 32}, {"reset": 0, "name": "RDT1R", "fields": [{"start": 16, "size": 16, "name": "TIME", "description": "TIME"}, {"start": 8, "size": 8, "name": "FMI", "description": "FMI"}, {"start": 0, "size": 4, "name": "DLC", "description": "DLC"}], "description": "mailbox data high register", "access": "read-only", "offset": 452, "size": 32}, {"reset": 0, "name": "RDL1R", "fields": [{"start": 24, "size": 8, "name": "DATA3", "description": "DATA3"}, {"start": 16, "size": 8, "name": "DATA2", "description": "DATA2"}, {"start": 8, "size": 8, "name": "DATA1", "description": "DATA1"}, {"start": 0, "size": 8, "name": "DATA0", "description": "DATA0"}], "description": "mailbox data high register", "access": "read-only", "offset": 456, "size": 32}, {"reset": 0, "name": "RDH1R", "fields": [{"start": 24, "size": 8, "name": "DATA7", "description": "DATA7"}, {"start": 16, "size": 8, "name": "DATA6", "description": "DATA6"}, {"start": 8, "size": 8, "name": "DATA5", "description": "DATA5"}, {"start": 0, "size": 8, "name": "DATA4", "description": "DATA4"}], "description": "mailbox data high register", "access": "read-only", "offset": 460, "size": 32}, {"reset": 706481665, "name": "FMR", "fields": [{"start": 8, "size": 6, "name": "CAN2SB", "description": "CAN2SB"}, {"start": 0, "size": 1, "name": "FINIT", "description": "FINIT"}], "description": "filter master register", "access": "read-write", "offset": 512, "size": 32}, {"reset": 0, "name": "FM1R", "fields": [{"start": 0, "size": 1, "name": "FBM0", "description": "Filter mode"}, {"start": 1, "size": 1, "name": "FBM1", "description": "Filter mode"}, {"start": 2, "size": 1, "name": "FBM2", "description": "Filter mode"}, {"start": 3, "size": 1, "name": "FBM3", "description": "Filter mode"}, {"start": 4, "size": 1, "name": "FBM4", "description": "Filter mode"}, {"start": 5, "size": 1, "name": "FBM5", "description": "Filter mode"}, {"start": 6, "size": 1, "name": "FBM6", "description": "Filter mode"}, {"start": 7, "size": 1, "name": "FBM7", "description": "Filter mode"}, {"start": 8, "size": 1, "name": "FBM8", "description": "Filter mode"}, {"start": 9, "size": 1, "name": "FBM9", "description": "Filter mode"}, {"start": 10, "size": 1, "name": "FBM10", "description": "Filter mode"}, {"start": 11, "size": 1, "name": "FBM11", "description": "Filter mode"}, {"start": 12, "size": 1, "name": "FBM12", "description": "Filter mode"}, {"start": 13, "size": 1, "name": "FBM13", "description": "Filter mode"}, {"start": 14, "size": 1, "name": "FBM14", "description": "Filter mode"}, {"start": 15, "size": 1, "name": "FBM15", "description": "Filter mode"}, {"start": 16, "size": 1, "name": "FBM16", "description": "Filter mode"}, {"start": 17, "size": 1, "name": "FBM17", "description": "Filter mode"}, {"start": 18, "size": 1, "name": "FBM18", "description": "Filter mode"}, {"start": 19, "size": 1, "name": "FBM19", "description": "Filter mode"}, {"start": 20, "size": 1, "name": "FBM20", "description": "Filter mode"}, {"start": 21, "size": 1, "name": "FBM21", "description": "Filter mode"}, {"start": 22, "size": 1, "name": "FBM22", "description": "Filter mode"}, {"start": 23, "size": 1, "name": "FBM23", "description": "Filter mode"}, {"start": 24, "size": 1, "name": "FBM24", "description": "Filter mode"}, {"start": 25, "size": 1, "name": "FBM25", "description": "Filter mode"}, {"start": 26, "size": 1, "name": "FBM26", "description": "Filter mode"}, {"start": 27, "size": 1, "name": "FBM27", "description": "Filter mode"}], "description": "filter mode register", "access": "read-write", "offset": 516, "size": 32}, {"reset": 0, "name": "FS1R", "fields": [{"start": 0, "size": 1, "name": "FSC0", "description": "Filter scale configuration"}, {"start": 1, "size": 1, "name": "FSC1", "description": "Filter scale configuration"}, {"start": 2, "size": 1, "name": "FSC2", "description": "Filter scale configuration"}, {"start": 3, "size": 1, "name": "FSC3", "description": "Filter scale configuration"}, {"start": 4, "size": 1, "name": "FSC4", "description": "Filter scale configuration"}, {"start": 5, "size": 1, "name": "FSC5", "description": "Filter scale configuration"}, {"start": 6, "size": 1, "name": "FSC6", "description": "Filter scale configuration"}, {"start": 7, "size": 1, "name": "FSC7", "description": "Filter scale configuration"}, {"start": 8, "size": 1, "name": "FSC8", "description": "Filter scale configuration"}, {"start": 9, "size": 1, "name": "FSC9", "description": "Filter scale configuration"}, {"start": 10, "size": 1, "name": "FSC10", "description": "Filter scale configuration"}, {"start": 11, "size": 1, "name": "FSC11", "description": "Filter scale configuration"}, {"start": 12, "size": 1, "name": "FSC12", "description": "Filter scale configuration"}, {"start": 13, "size": 1, "name": "FSC13", "description": "Filter scale configuration"}, {"start": 14, "size": 1, "name": "FSC14", "description": "Filter scale configuration"}, {"start": 15, "size": 1, "name": "FSC15", "description": "Filter scale configuration"}, {"start": 16, "size": 1, "name": "FSC16", "description": "Filter scale configuration"}, {"start": 17, "size": 1, "name": "FSC17", "description": "Filter scale configuration"}, {"start": 18, "size": 1, "name": "FSC18", "description": "Filter scale configuration"}, {"start": 19, "size": 1, "name": "FSC19", "description": "Filter scale configuration"}, {"start": 20, "size": 1, "name": "FSC20", "description": "Filter scale configuration"}, {"start": 21, "size": 1, "name": "FSC21", "description": "Filter scale configuration"}, {"start": 22, "size": 1, "name": "FSC22", "description": "Filter scale configuration"}, {"start": 23, "size": 1, "name": "FSC23", "description": "Filter scale configuration"}, {"start": 24, "size": 1, "name": "FSC24", "description": "Filter scale configuration"}, {"start": 25, "size": 1, "name": "FSC25", "description": "Filter scale configuration"}, {"start": 26, "size": 1, "name": "FSC26", "description": "Filter scale configuration"}, {"start": 27, "size": 1, "name": "FSC27", "description": "Filter scale configuration"}], "description": "filter scale register", "access": "read-write", "offset": 524, "size": 32}, {"reset": 0, "name": "FFA1R", "fields": [{"start": 0, "size": 1, "name": "FFA0", "description": "Filter FIFO assignment for filter 0"}, {"start": 1, "size": 1, "name": "FFA1", "description": "Filter FIFO assignment for filter 1"}, {"start": 2, "size": 1, "name": "FFA2", "description": "Filter FIFO assignment for filter 2"}, {"start": 3, "size": 1, "name": "FFA3", "description": "Filter FIFO assignment for filter 3"}, {"start": 4, "size": 1, "name": "FFA4", "description": "Filter FIFO assignment for filter 4"}, {"start": 5, "size": 1, "name": "FFA5", "description": "Filter FIFO assignment for filter 5"}, {"start": 6, "size": 1, "name": "FFA6", "description": "Filter FIFO assignment for filter 6"}, {"start": 7, "size": 1, "name": "FFA7", "description": "Filter FIFO assignment for filter 7"}, {"start": 8, "size": 1, "name": "FFA8", "description": "Filter FIFO assignment for filter 8"}, {"start": 9, "size": 1, "name": "FFA9", "description": "Filter FIFO assignment for filter 9"}, {"start": 10, "size": 1, "name": "FFA10", "description": "Filter FIFO assignment for filter 10"}, {"start": 11, "size": 1, "name": "FFA11", "description": "Filter FIFO assignment for filter 11"}, {"start": 12, "size": 1, "name": "FFA12", "description": "Filter FIFO assignment for filter 12"}, {"start": 13, "size": 1, "name": "FFA13", "description": "Filter FIFO assignment for filter 13"}, {"start": 14, "size": 1, "name": "FFA14", "description": "Filter FIFO assignment for filter 14"}, {"start": 15, "size": 1, "name": "FFA15", "description": "Filter FIFO assignment for filter 15"}, {"start": 16, "size": 1, "name": "FFA16", "description": "Filter FIFO assignment for filter 16"}, {"start": 17, "size": 1, "name": "FFA17", "description": "Filter FIFO assignment for filter 17"}, {"start": 18, "size": 1, "name": "FFA18", "description": "Filter FIFO assignment for filter 18"}, {"start": 19, "size": 1, "name": "FFA19", "description": "Filter FIFO assignment for filter 19"}, {"start": 20, "size": 1, "name": "FFA20", "description": "Filter FIFO assignment for filter 20"}, {"start": 21, "size": 1, "name": "FFA21", "description": "Filter FIFO assignment for filter 21"}, {"start": 22, "size": 1, "name": "FFA22", "description": "Filter FIFO assignment for filter 22"}, {"start": 23, "size": 1, "name": "FFA23", "description": "Filter FIFO assignment for filter 23"}, {"start": 24, "size": 1, "name": "FFA24", "description": "Filter FIFO assignment for filter 24"}, {"start": 25, "size": 1, "name": "FFA25", "description": "Filter FIFO assignment for filter 25"}, {"start": 26, "size": 1, "name": "FFA26", "description": "Filter FIFO assignment for filter 26"}, {"start": 27, "size": 1, "name": "FFA27", "description": "Filter FIFO assignment for filter 27"}], "description": "filter FIFO assignment register", "access": "read-write", "offset": 532, "size": 32}, {"reset": 0, "name": "FA1R", "fields": [{"start": 0, "size": 1, "name": "FACT0", "description": "Filter active"}, {"start": 1, "size": 1, "name": "FACT1", "description": "Filter active"}, {"start": 2, "size": 1, "name": "FACT2", "description": "Filter active"}, {"start": 3, "size": 1, "name": "FACT3", "description": "Filter active"}, {"start": 4, "size": 1, "name": "FACT4", "description": "Filter active"}, {"start": 5, "size": 1, "name": "FACT5", "description": "Filter active"}, {"start": 6, "size": 1, "name": "FACT6", "description": "Filter active"}, {"start": 7, "size": 1, "name": "FACT7", "description": "Filter active"}, {"start": 8, "size": 1, "name": "FACT8", "description": "Filter active"}, {"start": 9, "size": 1, "name": "FACT9", "description": "Filter active"}, {"start": 10, "size": 1, "name": "FACT10", "description": "Filter active"}, {"start": 11, "size": 1, "name": "FACT11", "description": "Filter active"}, {"start": 12, "size": 1, "name": "FACT12", "description": "Filter active"}, {"start": 13, "size": 1, "name": "FACT13", "description": "Filter active"}, {"start": 14, "size": 1, "name": "FACT14", "description": "Filter active"}, {"start": 15, "size": 1, "name": "FACT15", "description": "Filter active"}, {"start": 16, "size": 1, "name": "FACT16", "description": "Filter active"}, {"start": 17, "size": 1, "name": "FACT17", "description": "Filter active"}, {"start": 18, "size": 1, "name": "FACT18", "description": "Filter active"}, {"start": 19, "size": 1, "name": "FACT19", "description": "Filter active"}, {"start": 20, "size": 1, "name": "FACT20", "description": "Filter active"}, {"start": 21, "size": 1, "name": "FACT21", "description": "Filter active"}, {"start": 22, "size": 1, "name": "FACT22", "description": "Filter active"}, {"start": 23, "size": 1, "name": "FACT23", "description": "Filter active"}, {"start": 24, "size": 1, "name": "FACT24", "description": "Filter active"}, {"start": 25, "size": 1, "name": "FACT25", "description": "Filter active"}, {"start": 26, "size": 1, "name": "FACT26", "description": "Filter active"}, {"start": 27, "size": 1, "name": "FACT27", "description": "Filter active"}], "description": "filter activation register", "access": "read-write", "offset": 540, "size": 32}, {"reset": 0, "name": "F0R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 0 register 1", "access": "read-write", "offset": 576, "size": 32}, {"reset": 0, "name": "F0R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 0 register 2", "access": "read-write", "offset": 580, "size": 32}, {"reset": 0, "name": "F1R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 1 register 1", "access": "read-write", "offset": 584, "size": 32}, {"reset": 0, "name": "F1R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 1 register 2", "access": "read-write", "offset": 588, "size": 32}, {"reset": 0, "name": "F2R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 2 register 1", "access": "read-write", "offset": 592, "size": 32}, {"reset": 0, "name": "F2R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 2 register 2", "access": "read-write", "offset": 596, "size": 32}, {"reset": 0, "name": "F3R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 3 register 1", "access": "read-write", "offset": 600, "size": 32}, {"reset": 0, "name": "F3R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 3 register 2", "access": "read-write", "offset": 604, "size": 32}, {"reset": 0, "name": "F4R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 4 register 1", "access": "read-write", "offset": 608, "size": 32}, {"reset": 0, "name": "F4R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 4 register 2", "access": "read-write", "offset": 612, "size": 32}, {"reset": 0, "name": "F5R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 5 register 1", "access": "read-write", "offset": 616, "size": 32}, {"reset": 0, "name": "F5R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 5 register 2", "access": "read-write", "offset": 620, "size": 32}, {"reset": 0, "name": "F6R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 6 register 1", "access": "read-write", "offset": 624, "size": 32}, {"reset": 0, "name": "F6R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 6 register 2", "access": "read-write", "offset": 628, "size": 32}, {"reset": 0, "name": "F7R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 7 register 1", "access": "read-write", "offset": 632, "size": 32}, {"reset": 0, "name": "F7R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 7 register 2", "access": "read-write", "offset": 636, "size": 32}, {"reset": 0, "name": "F8R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 8 register 1", "access": "read-write", "offset": 640, "size": 32}, {"reset": 0, "name": "F8R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 8 register 2", "access": "read-write", "offset": 644, "size": 32}, {"reset": 0, "name": "F9R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 9 register 1", "access": "read-write", "offset": 648, "size": 32}, {"reset": 0, "name": "F9R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 9 register 2", "access": "read-write", "offset": 652, "size": 32}, {"reset": 0, "name": "F10R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 10 register 1", "access": "read-write", "offset": 656, "size": 32}, {"reset": 0, "name": "F10R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 10 register 2", "access": "read-write", "offset": 660, "size": 32}, {"reset": 0, "name": "F11R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 11 register 1", "access": "read-write", "offset": 664, "size": 32}, {"reset": 0, "name": "F11R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 11 register 2", "access": "read-write", "offset": 668, "size": 32}, {"reset": 0, "name": "F12R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 4 register 1", "access": "read-write", "offset": 672, "size": 32}, {"reset": 0, "name": "F12R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 12 register 2", "access": "read-write", "offset": 676, "size": 32}, {"reset": 0, "name": "F13R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 13 register 1", "access": "read-write", "offset": 680, "size": 32}, {"reset": 0, "name": "F13R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 13 register 2", "access": "read-write", "offset": 684, "size": 32}, {"reset": 0, "name": "F14R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 14 register 1", "access": "read-write", "offset": 688, "size": 32}, {"reset": 0, "name": "F14R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 14 register 2", "access": "read-write", "offset": 692, "size": 32}, {"reset": 0, "name": "F15R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 15 register 1", "access": "read-write", "offset": 696, "size": 32}, {"reset": 0, "name": "F15R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 15 register 2", "access": "read-write", "offset": 700, "size": 32}, {"reset": 0, "name": "F16R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 16 register 1", "access": "read-write", "offset": 704, "size": 32}, {"reset": 0, "name": "F16R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 16 register 2", "access": "read-write", "offset": 708, "size": 32}, {"reset": 0, "name": "F17R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 17 register 1", "access": "read-write", "offset": 712, "size": 32}, {"reset": 0, "name": "F17R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 17 register 2", "access": "read-write", "offset": 716, "size": 32}, {"reset": 0, "name": "F18R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 18 register 1", "access": "read-write", "offset": 720, "size": 32}, {"reset": 0, "name": "F18R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 18 register 2", "access": "read-write", "offset": 724, "size": 32}, {"reset": 0, "name": "F19R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 19 register 1", "access": "read-write", "offset": 728, "size": 32}, {"reset": 0, "name": "F19R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 19 register 2", "access": "read-write", "offset": 732, "size": 32}, {"reset": 0, "name": "F20R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 20 register 1", "access": "read-write", "offset": 736, "size": 32}, {"reset": 0, "name": "F20R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 20 register 2", "access": "read-write", "offset": 740, "size": 32}, {"reset": 0, "name": "F21R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 21 register 1", "access": "read-write", "offset": 744, "size": 32}, {"reset": 0, "name": "F21R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 21 register 2", "access": "read-write", "offset": 748, "size": 32}, {"reset": 0, "name": "F22R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 22 register 1", "access": "read-write", "offset": 752, "size": 32}, {"reset": 0, "name": "F22R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 22 register 2", "access": "read-write", "offset": 756, "size": 32}, {"reset": 0, "name": "F23R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 23 register 1", "access": "read-write", "offset": 760, "size": 32}, {"reset": 0, "name": "F23R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 23 register 2", "access": "read-write", "offset": 764, "size": 32}, {"reset": 0, "name": "F24R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 24 register 1", "access": "read-write", "offset": 768, "size": 32}, {"reset": 0, "name": "F24R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 24 register 2", "access": "read-write", "offset": 772, "size": 32}, {"reset": 0, "name": "F25R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 25 register 1", "access": "read-write", "offset": 776, "size": 32}, {"reset": 0, "name": "F25R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 25 register 2", "access": "read-write", "offset": 780, "size": 32}, {"reset": 0, "name": "F26R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 26 register 1", "access": "read-write", "offset": 784, "size": 32}, {"reset": 0, "name": "F26R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 26 register 2", "access": "read-write", "offset": 788, "size": 32}, {"reset": 0, "name": "F27R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 27 register 1", "access": "read-write", "offset": 792, "size": 32}, {"reset": 0, "name": "F27R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 27 register 2", "access": "read-write", "offset": 796, "size": 32}], "base": 1073767424, "description": "Controller area network"}, {"group": "CAN", "name": "CAN2", "interrupts": [{"name": "CAN2_TX", "value": 63, "description": "CAN2 TX interrupts"}, {"name": "CAN2_RX0", "value": 64, "description": "CAN2 RX0 interrupts"}, {"name": "CAN2_RX1", "value": 65, "description": "CAN2 RX1 interrupts"}, {"name": "CAN2_SCE", "value": 66, "description": "CAN2 SCE interrupt"}], "registers": [{"reset": 65538, "name": "MCR", "fields": [{"start": 16, "size": 1, "name": "DBF", "description": "DBF"}, {"start": 15, "size": 1, "name": "RESET", "description": "RESET"}, {"start": 7, "size": 1, "name": "TTCM", "description": "TTCM"}, {"start": 6, "size": 1, "name": "ABOM", "description": "ABOM"}, {"start": 5, "size": 1, "name": "AWUM", "description": "AWUM"}, {"start": 4, "size": 1, "name": "NART", "description": "NART"}, {"start": 3, "size": 1, "name": "RFLM", "description": "RFLM"}, {"start": 2, "size": 1, "name": "TXFP", "description": "TXFP"}, {"start": 1, "size": 1, "name": "SLEEP", "description": "SLEEP"}, {"start": 0, "size": 1, "name": "INRQ", "description": "INRQ"}], "description": "master control register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 3074, "name": "MSR", "fields": [{"start": 11, "size": 1, "name": "RX", "description": "RX"}, {"start": 10, "size": 1, "name": "SAMP", "description": "SAMP"}, {"start": 9, "size": 1, "name": "RXM", "description": "RXM"}, {"start": 8, "size": 1, "name": "TXM", "description": "TXM"}, {"start": 4, "size": 1, "name": "SLAKI", "description": "SLAKI"}, {"start": 3, "size": 1, "name": "WKUI", "description": "WKUI"}, {"start": 2, "size": 1, "name": "ERRI", "description": "ERRI"}, {"start": 1, "size": 1, "name": "SLAK", "description": "SLAK"}, {"start": 0, "size": 1, "name": "INAK", "description": "INAK"}], "description": "master status register", "access": "", "offset": 4, "size": 32}, {"reset": 469762048, "name": "TSR", "fields": [{"start": 31, "size": 1, "name": "LOW2", "description": "Lowest priority flag for mailbox 2"}, {"start": 30, "size": 1, "name": "LOW1", "description": "Lowest priority flag for mailbox 1"}, {"start": 29, "size": 1, "name": "LOW0", "description": "Lowest priority flag for mailbox 0"}, {"start": 28, "size": 1, "name": "TME2", "description": "Lowest priority flag for mailbox 2"}, {"start": 27, "size": 1, "name": "TME1", "description": "Lowest priority flag for mailbox 1"}, {"start": 26, "size": 1, "name": "TME0", "description": "Lowest priority flag for mailbox 0"}, {"start": 24, "size": 2, "name": "CODE", "description": "CODE"}, {"start": 23, "size": 1, "name": "ABRQ2", "description": "ABRQ2"}, {"start": 19, "size": 1, "name": "TERR2", "description": "TERR2"}, {"start": 18, "size": 1, "name": "ALST2", "description": "ALST2"}, {"start": 17, "size": 1, "name": "TXOK2", "description": "TXOK2"}, {"start": 16, "size": 1, "name": "RQCP2", "description": "RQCP2"}, {"start": 15, "size": 1, "name": "ABRQ1", "description": "ABRQ1"}, {"start": 11, "size": 1, "name": "TERR1", "description": "TERR1"}, {"start": 10, "size": 1, "name": "ALST1", "description": "ALST1"}, {"start": 9, "size": 1, "name": "TXOK1", "description": "TXOK1"}, {"start": 8, "size": 1, "name": "RQCP1", "description": "RQCP1"}, {"start": 7, "size": 1, "name": "ABRQ0", "description": "ABRQ0"}, {"start": 3, "size": 1, "name": "TERR0", "description": "TERR0"}, {"start": 2, "size": 1, "name": "ALST0", "description": "ALST0"}, {"start": 1, "size": 1, "name": "TXOK0", "description": "TXOK0"}, {"start": 0, "size": 1, "name": "RQCP0", "description": "RQCP0"}], "description": "transmit status register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "RF0R", "fields": [{"start": 5, "size": 1, "name": "RFOM0", "description": "RFOM0"}, {"start": 4, "size": 1, "name": "FOVR0", "description": "FOVR0"}, {"start": 3, "size": 1, "name": "FULL0", "description": "FULL0"}, {"start": 0, "size": 2, "name": "FMP0", "description": "FMP0"}], "description": "receive FIFO 0 register", "access": "", "offset": 12, "size": 32}, {"reset": 0, "name": "RF1R", "fields": [{"start": 5, "size": 1, "name": "RFOM1", "description": "RFOM1"}, {"start": 4, "size": 1, "name": "FOVR1", "description": "FOVR1"}, {"start": 3, "size": 1, "name": "FULL1", "description": "FULL1"}, {"start": 0, "size": 2, "name": "FMP1", "description": "FMP1"}], "description": "receive FIFO 1 register", "access": "", "offset": 16, "size": 32}, {"reset": 0, "name": "IER", "fields": [{"start": 17, "size": 1, "name": "SLKIE", "description": "SLKIE"}, {"start": 16, "size": 1, "name": "WKUIE", "description": "WKUIE"}, {"start": 15, "size": 1, "name": "ERRIE", "description": "ERRIE"}, {"start": 11, "size": 1, "name": "LECIE", "description": "LECIE"}, {"start": 10, "size": 1, "name": "BOFIE", "description": "BOFIE"}, {"start": 9, "size": 1, "name": "EPVIE", "description": "EPVIE"}, {"start": 8, "size": 1, "name": "EWGIE", "description": "EWGIE"}, {"start": 6, "size": 1, "name": "FOVIE1", "description": "FOVIE1"}, {"start": 5, "size": 1, "name": "FFIE1", "description": "FFIE1"}, {"start": 4, "size": 1, "name": "FMPIE1", "description": "FMPIE1"}, {"start": 3, "size": 1, "name": "FOVIE0", "description": "FOVIE0"}, {"start": 2, "size": 1, "name": "FFIE0", "description": "FFIE0"}, {"start": 1, "size": 1, "name": "FMPIE0", "description": "FMPIE0"}, {"start": 0, "size": 1, "name": "TMEIE", "description": "TMEIE"}], "description": "interrupt enable register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "ESR", "fields": [{"start": 24, "size": 8, "name": "REC", "description": "REC"}, {"start": 16, "size": 8, "name": "TEC", "description": "TEC"}, {"start": 4, "size": 3, "name": "LEC", "description": "LEC"}, {"start": 2, "size": 1, "name": "BOFF", "description": "BOFF"}, {"start": 1, "size": 1, "name": "EPVF", "description": "EPVF"}, {"start": 0, "size": 1, "name": "EWGF", "description": "EWGF"}], "description": "interrupt enable register", "access": "", "offset": 24, "size": 32}, {"reset": 0, "name": "BTR", "fields": [{"start": 31, "size": 1, "name": "SILM", "description": "SILM"}, {"start": 30, "size": 1, "name": "LBKM", "description": "LBKM"}, {"start": 24, "size": 2, "name": "SJW", "description": "SJW"}, {"start": 20, "size": 3, "name": "TS2", "description": "TS2"}, {"start": 16, "size": 4, "name": "TS1", "description": "TS1"}, {"start": 0, "size": 10, "name": "BRP", "description": "BRP"}], "description": "bit timing register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "TI0R", "fields": [{"start": 21, "size": 11, "name": "STID", "description": "STID"}, {"start": 3, "size": 18, "name": "EXID", "description": "EXID"}, {"start": 2, "size": 1, "name": "IDE", "description": "IDE"}, {"start": 1, "size": 1, "name": "RTR", "description": "RTR"}, {"start": 0, "size": 1, "name": "TXRQ", "description": "TXRQ"}], "description": "TX mailbox identifier register", "access": "read-write", "offset": 384, "size": 32}, {"reset": 0, "name": "TDT0R", "fields": [{"start": 16, "size": 16, "name": "TIME", "description": "TIME"}, {"start": 8, "size": 1, "name": "TGT", "description": "TGT"}, {"start": 0, "size": 4, "name": "DLC", "description": "DLC"}], "description": "mailbox data length control and time stamp register", "access": "read-write", "offset": 388, "size": 32}, {"reset": 0, "name": "TDL0R", "fields": [{"start": 24, "size": 8, "name": "DATA3", "description": "DATA3"}, {"start": 16, "size": 8, "name": "DATA2", "description": "DATA2"}, {"start": 8, "size": 8, "name": "DATA1", "description": "DATA1"}, {"start": 0, "size": 8, "name": "DATA0", "description": "DATA0"}], "description": "mailbox data low register", "access": "read-write", "offset": 392, "size": 32}, {"reset": 0, "name": "TDH0R", "fields": [{"start": 24, "size": 8, "name": "DATA7", "description": "DATA7"}, {"start": 16, "size": 8, "name": "DATA6", "description": "DATA6"}, {"start": 8, "size": 8, "name": "DATA5", "description": "DATA5"}, {"start": 0, "size": 8, "name": "DATA4", "description": "DATA4"}], "description": "mailbox data high register", "access": "read-write", "offset": 396, "size": 32}, {"reset": 0, "name": "TI1R", "fields": [{"start": 21, "size": 11, "name": "STID", "description": "STID"}, {"start": 3, "size": 18, "name": "EXID", "description": "EXID"}, {"start": 2, "size": 1, "name": "IDE", "description": "IDE"}, {"start": 1, "size": 1, "name": "RTR", "description": "RTR"}, {"start": 0, "size": 1, "name": "TXRQ", "description": "TXRQ"}], "description": "mailbox identifier register", "access": "read-write", "offset": 400, "size": 32}, {"reset": 0, "name": "TDT1R", "fields": [{"start": 16, "size": 16, "name": "TIME", "description": "TIME"}, {"start": 8, "size": 1, "name": "TGT", "description": "TGT"}, {"start": 0, "size": 4, "name": "DLC", "description": "DLC"}], "description": "mailbox data length control and time stamp register", "access": "read-write", "offset": 404, "size": 32}, {"reset": 0, "name": "TDL1R", "fields": [{"start": 24, "size": 8, "name": "DATA3", "description": "DATA3"}, {"start": 16, "size": 8, "name": "DATA2", "description": "DATA2"}, {"start": 8, "size": 8, "name": "DATA1", "description": "DATA1"}, {"start": 0, "size": 8, "name": "DATA0", "description": "DATA0"}], "description": "mailbox data low register", "access": "read-write", "offset": 408, "size": 32}, {"reset": 0, "name": "TDH1R", "fields": [{"start": 24, "size": 8, "name": "DATA7", "description": "DATA7"}, {"start": 16, "size": 8, "name": "DATA6", "description": "DATA6"}, {"start": 8, "size": 8, "name": "DATA5", "description": "DATA5"}, {"start": 0, "size": 8, "name": "DATA4", "description": "DATA4"}], "description": "mailbox data high register", "access": "read-write", "offset": 412, "size": 32}, {"reset": 0, "name": "TI2R", "fields": [{"start": 21, "size": 11, "name": "STID", "description": "STID"}, {"start": 3, "size": 18, "name": "EXID", "description": "EXID"}, {"start": 2, "size": 1, "name": "IDE", "description": "IDE"}, {"start": 1, "size": 1, "name": "RTR", "description": "RTR"}, {"start": 0, "size": 1, "name": "TXRQ", "description": "TXRQ"}], "description": "mailbox identifier register", "access": "read-write", "offset": 416, "size": 32}, {"reset": 0, "name": "TDT2R", "fields": [{"start": 16, "size": 16, "name": "TIME", "description": "TIME"}, {"start": 8, "size": 1, "name": "TGT", "description": "TGT"}, {"start": 0, "size": 4, "name": "DLC", "description": "DLC"}], "description": "mailbox data length control and time stamp register", "access": "read-write", "offset": 420, "size": 32}, {"reset": 0, "name": "TDL2R", "fields": [{"start": 24, "size": 8, "name": "DATA3", "description": "DATA3"}, {"start": 16, "size": 8, "name": "DATA2", "description": "DATA2"}, {"start": 8, "size": 8, "name": "DATA1", "description": "DATA1"}, {"start": 0, "size": 8, "name": "DATA0", "description": "DATA0"}], "description": "mailbox data low register", "access": "read-write", "offset": 424, "size": 32}, {"reset": 0, "name": "TDH2R", "fields": [{"start": 24, "size": 8, "name": "DATA7", "description": "DATA7"}, {"start": 16, "size": 8, "name": "DATA6", "description": "DATA6"}, {"start": 8, "size": 8, "name": "DATA5", "description": "DATA5"}, {"start": 0, "size": 8, "name": "DATA4", "description": "DATA4"}], "description": "mailbox data high register", "access": "read-write", "offset": 428, "size": 32}, {"reset": 0, "name": "RI0R", "fields": [{"start": 21, "size": 11, "name": "STID", "description": "STID"}, {"start": 3, "size": 18, "name": "EXID", "description": "EXID"}, {"start": 2, "size": 1, "name": "IDE", "description": "IDE"}, {"start": 1, "size": 1, "name": "RTR", "description": "RTR"}], "description": "receive FIFO mailbox identifier register", "access": "read-only", "offset": 432, "size": 32}, {"reset": 0, "name": "RDT0R", "fields": [{"start": 16, "size": 16, "name": "TIME", "description": "TIME"}, {"start": 8, "size": 8, "name": "FMI", "description": "FMI"}, {"start": 0, "size": 4, "name": "DLC", "description": "DLC"}], "description": "mailbox data high register", "access": "read-only", "offset": 436, "size": 32}, {"reset": 0, "name": "RDL0R", "fields": [{"start": 24, "size": 8, "name": "DATA3", "description": "DATA3"}, {"start": 16, "size": 8, "name": "DATA2", "description": "DATA2"}, {"start": 8, "size": 8, "name": "DATA1", "description": "DATA1"}, {"start": 0, "size": 8, "name": "DATA0", "description": "DATA0"}], "description": "mailbox data high register", "access": "read-only", "offset": 440, "size": 32}, {"reset": 0, "name": "RDH0R", "fields": [{"start": 24, "size": 8, "name": "DATA7", "description": "DATA7"}, {"start": 16, "size": 8, "name": "DATA6", "description": "DATA6"}, {"start": 8, "size": 8, "name": "DATA5", "description": "DATA5"}, {"start": 0, "size": 8, "name": "DATA4", "description": "DATA4"}], "description": "receive FIFO mailbox data high register", "access": "read-only", "offset": 444, "size": 32}, {"reset": 0, "name": "RI1R", "fields": [{"start": 21, "size": 11, "name": "STID", "description": "STID"}, {"start": 3, "size": 18, "name": "EXID", "description": "EXID"}, {"start": 2, "size": 1, "name": "IDE", "description": "IDE"}, {"start": 1, "size": 1, "name": "RTR", "description": "RTR"}], "description": "mailbox data high register", "access": "read-only", "offset": 448, "size": 32}, {"reset": 0, "name": "RDT1R", "fields": [{"start": 16, "size": 16, "name": "TIME", "description": "TIME"}, {"start": 8, "size": 8, "name": "FMI", "description": "FMI"}, {"start": 0, "size": 4, "name": "DLC", "description": "DLC"}], "description": "mailbox data high register", "access": "read-only", "offset": 452, "size": 32}, {"reset": 0, "name": "RDL1R", "fields": [{"start": 24, "size": 8, "name": "DATA3", "description": "DATA3"}, {"start": 16, "size": 8, "name": "DATA2", "description": "DATA2"}, {"start": 8, "size": 8, "name": "DATA1", "description": "DATA1"}, {"start": 0, "size": 8, "name": "DATA0", "description": "DATA0"}], "description": "mailbox data high register", "access": "read-only", "offset": 456, "size": 32}, {"reset": 0, "name": "RDH1R", "fields": [{"start": 24, "size": 8, "name": "DATA7", "description": "DATA7"}, {"start": 16, "size": 8, "name": "DATA6", "description": "DATA6"}, {"start": 8, "size": 8, "name": "DATA5", "description": "DATA5"}, {"start": 0, "size": 8, "name": "DATA4", "description": "DATA4"}], "description": "mailbox data high register", "access": "read-only", "offset": 460, "size": 32}, {"reset": 706481665, "name": "FMR", "fields": [{"start": 8, "size": 6, "name": "CAN2SB", "description": "CAN2SB"}, {"start": 0, "size": 1, "name": "FINIT", "description": "FINIT"}], "description": "filter master register", "access": "read-write", "offset": 512, "size": 32}, {"reset": 0, "name": "FM1R", "fields": [{"start": 0, "size": 1, "name": "FBM0", "description": "Filter mode"}, {"start": 1, "size": 1, "name": "FBM1", "description": "Filter mode"}, {"start": 2, "size": 1, "name": "FBM2", "description": "Filter mode"}, {"start": 3, "size": 1, "name": "FBM3", "description": "Filter mode"}, {"start": 4, "size": 1, "name": "FBM4", "description": "Filter mode"}, {"start": 5, "size": 1, "name": "FBM5", "description": "Filter mode"}, {"start": 6, "size": 1, "name": "FBM6", "description": "Filter mode"}, {"start": 7, "size": 1, "name": "FBM7", "description": "Filter mode"}, {"start": 8, "size": 1, "name": "FBM8", "description": "Filter mode"}, {"start": 9, "size": 1, "name": "FBM9", "description": "Filter mode"}, {"start": 10, "size": 1, "name": "FBM10", "description": "Filter mode"}, {"start": 11, "size": 1, "name": "FBM11", "description": "Filter mode"}, {"start": 12, "size": 1, "name": "FBM12", "description": "Filter mode"}, {"start": 13, "size": 1, "name": "FBM13", "description": "Filter mode"}, {"start": 14, "size": 1, "name": "FBM14", "description": "Filter mode"}, {"start": 15, "size": 1, "name": "FBM15", "description": "Filter mode"}, {"start": 16, "size": 1, "name": "FBM16", "description": "Filter mode"}, {"start": 17, "size": 1, "name": "FBM17", "description": "Filter mode"}, {"start": 18, "size": 1, "name": "FBM18", "description": "Filter mode"}, {"start": 19, "size": 1, "name": "FBM19", "description": "Filter mode"}, {"start": 20, "size": 1, "name": "FBM20", "description": "Filter mode"}, {"start": 21, "size": 1, "name": "FBM21", "description": "Filter mode"}, {"start": 22, "size": 1, "name": "FBM22", "description": "Filter mode"}, {"start": 23, "size": 1, "name": "FBM23", "description": "Filter mode"}, {"start": 24, "size": 1, "name": "FBM24", "description": "Filter mode"}, {"start": 25, "size": 1, "name": "FBM25", "description": "Filter mode"}, {"start": 26, "size": 1, "name": "FBM26", "description": "Filter mode"}, {"start": 27, "size": 1, "name": "FBM27", "description": "Filter mode"}], "description": "filter mode register", "access": "read-write", "offset": 516, "size": 32}, {"reset": 0, "name": "FS1R", "fields": [{"start": 0, "size": 1, "name": "FSC0", "description": "Filter scale configuration"}, {"start": 1, "size": 1, "name": "FSC1", "description": "Filter scale configuration"}, {"start": 2, "size": 1, "name": "FSC2", "description": "Filter scale configuration"}, {"start": 3, "size": 1, "name": "FSC3", "description": "Filter scale configuration"}, {"start": 4, "size": 1, "name": "FSC4", "description": "Filter scale configuration"}, {"start": 5, "size": 1, "name": "FSC5", "description": "Filter scale configuration"}, {"start": 6, "size": 1, "name": "FSC6", "description": "Filter scale configuration"}, {"start": 7, "size": 1, "name": "FSC7", "description": "Filter scale configuration"}, {"start": 8, "size": 1, "name": "FSC8", "description": "Filter scale configuration"}, {"start": 9, "size": 1, "name": "FSC9", "description": "Filter scale configuration"}, {"start": 10, "size": 1, "name": "FSC10", "description": "Filter scale configuration"}, {"start": 11, "size": 1, "name": "FSC11", "description": "Filter scale configuration"}, {"start": 12, "size": 1, "name": "FSC12", "description": "Filter scale configuration"}, {"start": 13, "size": 1, "name": "FSC13", "description": "Filter scale configuration"}, {"start": 14, "size": 1, "name": "FSC14", "description": "Filter scale configuration"}, {"start": 15, "size": 1, "name": "FSC15", "description": "Filter scale configuration"}, {"start": 16, "size": 1, "name": "FSC16", "description": "Filter scale configuration"}, {"start": 17, "size": 1, "name": "FSC17", "description": "Filter scale configuration"}, {"start": 18, "size": 1, "name": "FSC18", "description": "Filter scale configuration"}, {"start": 19, "size": 1, "name": "FSC19", "description": "Filter scale configuration"}, {"start": 20, "size": 1, "name": "FSC20", "description": "Filter scale configuration"}, {"start": 21, "size": 1, "name": "FSC21", "description": "Filter scale configuration"}, {"start": 22, "size": 1, "name": "FSC22", "description": "Filter scale configuration"}, {"start": 23, "size": 1, "name": "FSC23", "description": "Filter scale configuration"}, {"start": 24, "size": 1, "name": "FSC24", "description": "Filter scale configuration"}, {"start": 25, "size": 1, "name": "FSC25", "description": "Filter scale configuration"}, {"start": 26, "size": 1, "name": "FSC26", "description": "Filter scale configuration"}, {"start": 27, "size": 1, "name": "FSC27", "description": "Filter scale configuration"}], "description": "filter scale register", "access": "read-write", "offset": 524, "size": 32}, {"reset": 0, "name": "FFA1R", "fields": [{"start": 0, "size": 1, "name": "FFA0", "description": "Filter FIFO assignment for filter 0"}, {"start": 1, "size": 1, "name": "FFA1", "description": "Filter FIFO assignment for filter 1"}, {"start": 2, "size": 1, "name": "FFA2", "description": "Filter FIFO assignment for filter 2"}, {"start": 3, "size": 1, "name": "FFA3", "description": "Filter FIFO assignment for filter 3"}, {"start": 4, "size": 1, "name": "FFA4", "description": "Filter FIFO assignment for filter 4"}, {"start": 5, "size": 1, "name": "FFA5", "description": "Filter FIFO assignment for filter 5"}, {"start": 6, "size": 1, "name": "FFA6", "description": "Filter FIFO assignment for filter 6"}, {"start": 7, "size": 1, "name": "FFA7", "description": "Filter FIFO assignment for filter 7"}, {"start": 8, "size": 1, "name": "FFA8", "description": "Filter FIFO assignment for filter 8"}, {"start": 9, "size": 1, "name": "FFA9", "description": "Filter FIFO assignment for filter 9"}, {"start": 10, "size": 1, "name": "FFA10", "description": "Filter FIFO assignment for filter 10"}, {"start": 11, "size": 1, "name": "FFA11", "description": "Filter FIFO assignment for filter 11"}, {"start": 12, "size": 1, "name": "FFA12", "description": "Filter FIFO assignment for filter 12"}, {"start": 13, "size": 1, "name": "FFA13", "description": "Filter FIFO assignment for filter 13"}, {"start": 14, "size": 1, "name": "FFA14", "description": "Filter FIFO assignment for filter 14"}, {"start": 15, "size": 1, "name": "FFA15", "description": "Filter FIFO assignment for filter 15"}, {"start": 16, "size": 1, "name": "FFA16", "description": "Filter FIFO assignment for filter 16"}, {"start": 17, "size": 1, "name": "FFA17", "description": "Filter FIFO assignment for filter 17"}, {"start": 18, "size": 1, "name": "FFA18", "description": "Filter FIFO assignment for filter 18"}, {"start": 19, "size": 1, "name": "FFA19", "description": "Filter FIFO assignment for filter 19"}, {"start": 20, "size": 1, "name": "FFA20", "description": "Filter FIFO assignment for filter 20"}, {"start": 21, "size": 1, "name": "FFA21", "description": "Filter FIFO assignment for filter 21"}, {"start": 22, "size": 1, "name": "FFA22", "description": "Filter FIFO assignment for filter 22"}, {"start": 23, "size": 1, "name": "FFA23", "description": "Filter FIFO assignment for filter 23"}, {"start": 24, "size": 1, "name": "FFA24", "description": "Filter FIFO assignment for filter 24"}, {"start": 25, "size": 1, "name": "FFA25", "description": "Filter FIFO assignment for filter 25"}, {"start": 26, "size": 1, "name": "FFA26", "description": "Filter FIFO assignment for filter 26"}, {"start": 27, "size": 1, "name": "FFA27", "description": "Filter FIFO assignment for filter 27"}], "description": "filter FIFO assignment register", "access": "read-write", "offset": 532, "size": 32}, {"reset": 0, "name": "FA1R", "fields": [{"start": 0, "size": 1, "name": "FACT0", "description": "Filter active"}, {"start": 1, "size": 1, "name": "FACT1", "description": "Filter active"}, {"start": 2, "size": 1, "name": "FACT2", "description": "Filter active"}, {"start": 3, "size": 1, "name": "FACT3", "description": "Filter active"}, {"start": 4, "size": 1, "name": "FACT4", "description": "Filter active"}, {"start": 5, "size": 1, "name": "FACT5", "description": "Filter active"}, {"start": 6, "size": 1, "name": "FACT6", "description": "Filter active"}, {"start": 7, "size": 1, "name": "FACT7", "description": "Filter active"}, {"start": 8, "size": 1, "name": "FACT8", "description": "Filter active"}, {"start": 9, "size": 1, "name": "FACT9", "description": "Filter active"}, {"start": 10, "size": 1, "name": "FACT10", "description": "Filter active"}, {"start": 11, "size": 1, "name": "FACT11", "description": "Filter active"}, {"start": 12, "size": 1, "name": "FACT12", "description": "Filter active"}, {"start": 13, "size": 1, "name": "FACT13", "description": "Filter active"}, {"start": 14, "size": 1, "name": "FACT14", "description": "Filter active"}, {"start": 15, "size": 1, "name": "FACT15", "description": "Filter active"}, {"start": 16, "size": 1, "name": "FACT16", "description": "Filter active"}, {"start": 17, "size": 1, "name": "FACT17", "description": "Filter active"}, {"start": 18, "size": 1, "name": "FACT18", "description": "Filter active"}, {"start": 19, "size": 1, "name": "FACT19", "description": "Filter active"}, {"start": 20, "size": 1, "name": "FACT20", "description": "Filter active"}, {"start": 21, "size": 1, "name": "FACT21", "description": "Filter active"}, {"start": 22, "size": 1, "name": "FACT22", "description": "Filter active"}, {"start": 23, "size": 1, "name": "FACT23", "description": "Filter active"}, {"start": 24, "size": 1, "name": "FACT24", "description": "Filter active"}, {"start": 25, "size": 1, "name": "FACT25", "description": "Filter active"}, {"start": 26, "size": 1, "name": "FACT26", "description": "Filter active"}, {"start": 27, "size": 1, "name": "FACT27", "description": "Filter active"}], "description": "filter activation register", "access": "read-write", "offset": 540, "size": 32}, {"reset": 0, "name": "F0R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 0 register 1", "access": "read-write", "offset": 576, "size": 32}, {"reset": 0, "name": "F0R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 0 register 2", "access": "read-write", "offset": 580, "size": 32}, {"reset": 0, "name": "F1R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 1 register 1", "access": "read-write", "offset": 584, "size": 32}, {"reset": 0, "name": "F1R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 1 register 2", "access": "read-write", "offset": 588, "size": 32}, {"reset": 0, "name": "F2R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 2 register 1", "access": "read-write", "offset": 592, "size": 32}, {"reset": 0, "name": "F2R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 2 register 2", "access": "read-write", "offset": 596, "size": 32}, {"reset": 0, "name": "F3R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 3 register 1", "access": "read-write", "offset": 600, "size": 32}, {"reset": 0, "name": "F3R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 3 register 2", "access": "read-write", "offset": 604, "size": 32}, {"reset": 0, "name": "F4R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 4 register 1", "access": "read-write", "offset": 608, "size": 32}, {"reset": 0, "name": "F4R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 4 register 2", "access": "read-write", "offset": 612, "size": 32}, {"reset": 0, "name": "F5R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 5 register 1", "access": "read-write", "offset": 616, "size": 32}, {"reset": 0, "name": "F5R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 5 register 2", "access": "read-write", "offset": 620, "size": 32}, {"reset": 0, "name": "F6R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 6 register 1", "access": "read-write", "offset": 624, "size": 32}, {"reset": 0, "name": "F6R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 6 register 2", "access": "read-write", "offset": 628, "size": 32}, {"reset": 0, "name": "F7R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 7 register 1", "access": "read-write", "offset": 632, "size": 32}, {"reset": 0, "name": "F7R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 7 register 2", "access": "read-write", "offset": 636, "size": 32}, {"reset": 0, "name": "F8R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 8 register 1", "access": "read-write", "offset": 640, "size": 32}, {"reset": 0, "name": "F8R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 8 register 2", "access": "read-write", "offset": 644, "size": 32}, {"reset": 0, "name": "F9R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 9 register 1", "access": "read-write", "offset": 648, "size": 32}, {"reset": 0, "name": "F9R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 9 register 2", "access": "read-write", "offset": 652, "size": 32}, {"reset": 0, "name": "F10R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 10 register 1", "access": "read-write", "offset": 656, "size": 32}, {"reset": 0, "name": "F10R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 10 register 2", "access": "read-write", "offset": 660, "size": 32}, {"reset": 0, "name": "F11R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 11 register 1", "access": "read-write", "offset": 664, "size": 32}, {"reset": 0, "name": "F11R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 11 register 2", "access": "read-write", "offset": 668, "size": 32}, {"reset": 0, "name": "F12R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 4 register 1", "access": "read-write", "offset": 672, "size": 32}, {"reset": 0, "name": "F12R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 12 register 2", "access": "read-write", "offset": 676, "size": 32}, {"reset": 0, "name": "F13R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 13 register 1", "access": "read-write", "offset": 680, "size": 32}, {"reset": 0, "name": "F13R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 13 register 2", "access": "read-write", "offset": 684, "size": 32}, {"reset": 0, "name": "F14R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 14 register 1", "access": "read-write", "offset": 688, "size": 32}, {"reset": 0, "name": "F14R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 14 register 2", "access": "read-write", "offset": 692, "size": 32}, {"reset": 0, "name": "F15R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 15 register 1", "access": "read-write", "offset": 696, "size": 32}, {"reset": 0, "name": "F15R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 15 register 2", "access": "read-write", "offset": 700, "size": 32}, {"reset": 0, "name": "F16R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 16 register 1", "access": "read-write", "offset": 704, "size": 32}, {"reset": 0, "name": "F16R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 16 register 2", "access": "read-write", "offset": 708, "size": 32}, {"reset": 0, "name": "F17R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 17 register 1", "access": "read-write", "offset": 712, "size": 32}, {"reset": 0, "name": "F17R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 17 register 2", "access": "read-write", "offset": 716, "size": 32}, {"reset": 0, "name": "F18R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 18 register 1", "access": "read-write", "offset": 720, "size": 32}, {"reset": 0, "name": "F18R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 18 register 2", "access": "read-write", "offset": 724, "size": 32}, {"reset": 0, "name": "F19R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 19 register 1", "access": "read-write", "offset": 728, "size": 32}, {"reset": 0, "name": "F19R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 19 register 2", "access": "read-write", "offset": 732, "size": 32}, {"reset": 0, "name": "F20R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 20 register 1", "access": "read-write", "offset": 736, "size": 32}, {"reset": 0, "name": "F20R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 20 register 2", "access": "read-write", "offset": 740, "size": 32}, {"reset": 0, "name": "F21R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 21 register 1", "access": "read-write", "offset": 744, "size": 32}, {"reset": 0, "name": "F21R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 21 register 2", "access": "read-write", "offset": 748, "size": 32}, {"reset": 0, "name": "F22R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 22 register 1", "access": "read-write", "offset": 752, "size": 32}, {"reset": 0, "name": "F22R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 22 register 2", "access": "read-write", "offset": 756, "size": 32}, {"reset": 0, "name": "F23R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 23 register 1", "access": "read-write", "offset": 760, "size": 32}, {"reset": 0, "name": "F23R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 23 register 2", "access": "read-write", "offset": 764, "size": 32}, {"reset": 0, "name": "F24R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 24 register 1", "access": "read-write", "offset": 768, "size": 32}, {"reset": 0, "name": "F24R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 24 register 2", "access": "read-write", "offset": 772, "size": 32}, {"reset": 0, "name": "F25R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 25 register 1", "access": "read-write", "offset": 776, "size": 32}, {"reset": 0, "name": "F25R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 25 register 2", "access": "read-write", "offset": 780, "size": 32}, {"reset": 0, "name": "F26R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 26 register 1", "access": "read-write", "offset": 784, "size": 32}, {"reset": 0, "name": "F26R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 26 register 2", "access": "read-write", "offset": 788, "size": 32}, {"reset": 0, "name": "F27R1", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 27 register 1", "access": "read-write", "offset": 792, "size": 32}, {"reset": 0, "name": "F27R2", "fields": [{"start": 0, "size": 1, "name": "FB0", "description": "Filter bits"}, {"start": 1, "size": 1, "name": "FB1", "description": "Filter bits"}, {"start": 2, "size": 1, "name": "FB2", "description": "Filter bits"}, {"start": 3, "size": 1, "name": "FB3", "description": "Filter bits"}, {"start": 4, "size": 1, "name": "FB4", "description": "Filter bits"}, {"start": 5, "size": 1, "name": "FB5", "description": "Filter bits"}, {"start": 6, "size": 1, "name": "FB6", "description": "Filter bits"}, {"start": 7, "size": 1, "name": "FB7", "description": "Filter bits"}, {"start": 8, "size": 1, "name": "FB8", "description": "Filter bits"}, {"start": 9, "size": 1, "name": "FB9", "description": "Filter bits"}, {"start": 10, "size": 1, "name": "FB10", "description": "Filter bits"}, {"start": 11, "size": 1, "name": "FB11", "description": "Filter bits"}, {"start": 12, "size": 1, "name": "FB12", "description": "Filter bits"}, {"start": 13, "size": 1, "name": "FB13", "description": "Filter bits"}, {"start": 14, "size": 1, "name": "FB14", "description": "Filter bits"}, {"start": 15, "size": 1, "name": "FB15", "description": "Filter bits"}, {"start": 16, "size": 1, "name": "FB16", "description": "Filter bits"}, {"start": 17, "size": 1, "name": "FB17", "description": "Filter bits"}, {"start": 18, "size": 1, "name": "FB18", "description": "Filter bits"}, {"start": 19, "size": 1, "name": "FB19", "description": "Filter bits"}, {"start": 20, "size": 1, "name": "FB20", "description": "Filter bits"}, {"start": 21, "size": 1, "name": "FB21", "description": "Filter bits"}, {"start": 22, "size": 1, "name": "FB22", "description": "Filter bits"}, {"start": 23, "size": 1, "name": "FB23", "description": "Filter bits"}, {"start": 24, "size": 1, "name": "FB24", "description": "Filter bits"}, {"start": 25, "size": 1, "name": "FB25", "description": "Filter bits"}, {"start": 26, "size": 1, "name": "FB26", "description": "Filter bits"}, {"start": 27, "size": 1, "name": "FB27", "description": "Filter bits"}, {"start": 28, "size": 1, "name": "FB28", "description": "Filter bits"}, {"start": 29, "size": 1, "name": "FB29", "description": "Filter bits"}, {"start": 30, "size": 1, "name": "FB30", "description": "Filter bits"}, {"start": 31, "size": 1, "name": "FB31", "description": "Filter bits"}], "description": "Filter bank 27 register 2", "access": "read-write", "offset": 796, "size": 32}], "base": 1073768448, "description": "Controller area network"}, {"group": "FLASH", "name": "FLASH", "interrupts": [], "registers": [{"reset": 0, "name": "ACR", "fields": [{"start": 0, "size": 3, "name": "LATENCY", "description": "Latency"}, {"start": 8, "size": 1, "name": "PRFTEN", "description": "Prefetch enable"}, {"start": 9, "size": 1, "name": "ICEN", "description": "Instruction cache enable"}, {"start": 10, "size": 1, "name": "DCEN", "description": "Data cache enable"}, {"start": 11, "size": 1, "name": "ICRST", "description": "Instruction cache reset"}, {"start": 12, "size": 1, "name": "DCRST", "description": "Data cache reset"}], "description": "Flash access control register", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "KEYR", "fields": [{"start": 0, "size": 32, "name": "KEY", "description": "FPEC key"}], "description": "Flash key register", "access": "write-only", "offset": 4, "size": 32}, {"reset": 0, "name": "OPTKEYR", "fields": [{"start": 0, "size": 32, "name": "OPTKEY", "description": "Option byte key"}], "description": "Flash option key register", "access": "write-only", "offset": 8, "size": 32}, {"reset": 0, "name": "SR", "fields": [{"start": 0, "size": 1, "name": "EOP", "description": "End of operation"}, {"start": 1, "size": 1, "name": "OPERR", "description": "Operation error"}, {"start": 4, "size": 1, "name": "WRPERR", "description": "Write protection error"}, {"start": 5, "size": 1, "name": "PGAERR", "description": "Programming alignment error"}, {"start": 6, "size": 1, "name": "PGPERR", "description": "Programming parallelism error"}, {"start": 7, "size": 1, "name": "PGSERR", "description": "Programming sequence error"}, {"start": 16, "size": 1, "name": "BSY", "description": "Busy"}], "description": "Status register", "access": "", "offset": 12, "size": 32}, {"reset": 2147483648, "name": "CR", "fields": [{"start": 0, "size": 1, "name": "PG", "description": "Programming"}, {"start": 1, "size": 1, "name": "SER", "description": "Sector Erase"}, {"start": 2, "size": 1, "name": "MER", "description": "Mass Erase"}, {"start": 3, "size": 4, "name": "SNB", "description": "Sector number"}, {"start": 8, "size": 2, "name": "PSIZE", "description": "Program size"}, {"start": 16, "size": 1, "name": "STRT", "description": "Start"}, {"start": 24, "size": 1, "name": "EOPIE", "description": "End of operation interrupt enable"}, {"start": 25, "size": 1, "name": "ERRIE", "description": "Error interrupt enable"}, {"start": 31, "size": 1, "name": "LOCK", "description": "Lock"}], "description": "Control register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 20, "name": "OPTCR", "fields": [{"start": 0, "size": 1, "name": "OPTLOCK", "description": "Option lock"}, {"start": 1, "size": 1, "name": "OPTSTRT", "description": "Option start"}, {"start": 2, "size": 2, "name": "BOR_LEV", "description": "BOR reset Level"}, {"start": 5, "size": 1, "name": "WDG_SW", "description": "WDG_SW User option bytes"}, {"start": 6, "size": 1, "name": "nRST_STOP", "description": "nRST_STOP User option bytes"}, {"start": 7, "size": 1, "name": "nRST_STDBY", "description": "nRST_STDBY User option bytes"}, {"start": 8, "size": 8, "name": "RDP", "description": "Read protect"}, {"start": 16, "size": 12, "name": "nWRP", "description": "Not write protect"}], "description": "Flash option control register", "access": "read-write", "offset": 20, "size": 32}], "base": 1073888256, "description": "FLASH"}, {"group": "EXTI", "name": "EXTI", "interrupts": [{"name": "TAMP_STAMP", "value": 2, "description": "Tamper and TimeStamp interrupts through the EXTI line"}, {"name": "EXTI0", "value": 6, "description": "EXTI Line0 interrupt"}, {"name": "EXTI1", "value": 7, "description": "EXTI Line1 interrupt"}, {"name": "EXTI2", "value": 8, "description": "EXTI Line2 interrupt"}, {"name": "EXTI3", "value": 9, "description": "EXTI Line3 interrupt"}, {"name": "EXTI4", "value": 10, "description": "EXTI Line4 interrupt"}, {"name": "EXTI9_5", "value": 23, "description": "EXTI Line[9:5] interrupts"}, {"name": "EXTI9_5", "value": 23, "description": "EXTI Line[9:5] interrupts"}, {"name": "EXTI15_10", "value": 40, "description": "EXTI Line[15:10] interrupts"}], "registers": [{"reset": 0, "name": "IMR", "fields": [{"start": 0, "size": 1, "name": "MR0", "description": "Interrupt Mask on line 0"}, {"start": 1, "size": 1, "name": "MR1", "description": "Interrupt Mask on line 1"}, {"start": 2, "size": 1, "name": "MR2", "description": "Interrupt Mask on line 2"}, {"start": 3, "size": 1, "name": "MR3", "description": "Interrupt Mask on line 3"}, {"start": 4, "size": 1, "name": "MR4", "description": "Interrupt Mask on line 4"}, {"start": 5, "size": 1, "name": "MR5", "description": "Interrupt Mask on line 5"}, {"start": 6, "size": 1, "name": "MR6", "description": "Interrupt Mask on line 6"}, {"start": 7, "size": 1, "name": "MR7", "description": "Interrupt Mask on line 7"}, {"start": 8, "size": 1, "name": "MR8", "description": "Interrupt Mask on line 8"}, {"start": 9, "size": 1, "name": "MR9", "description": "Interrupt Mask on line 9"}, {"start": 10, "size": 1, "name": "MR10", "description": "Interrupt Mask on line 10"}, {"start": 11, "size": 1, "name": "MR11", "description": "Interrupt Mask on line 11"}, {"start": 12, "size": 1, "name": "MR12", "description": "Interrupt Mask on line 12"}, {"start": 13, "size": 1, "name": "MR13", "description": "Interrupt Mask on line 13"}, {"start": 14, "size": 1, "name": "MR14", "description": "Interrupt Mask on line 14"}, {"start": 15, "size": 1, "name": "MR15", "description": "Interrupt Mask on line 15"}, {"start": 16, "size": 1, "name": "MR16", "description": "Interrupt Mask on line 16"}, {"start": 17, "size": 1, "name": "MR17", "description": "Interrupt Mask on line 17"}, {"start": 18, "size": 1, "name": "MR18", "description": "Interrupt Mask on line 18"}, {"start": 19, "size": 1, "name": "MR19", "description": "Interrupt Mask on line 19"}, {"start": 20, "size": 1, "name": "MR20", "description": "Interrupt Mask on line 20"}, {"start": 21, "size": 1, "name": "MR21", "description": "Interrupt Mask on line 21"}, {"start": 22, "size": 1, "name": "MR22", "description": "Interrupt Mask on line 22"}], "description": "Interrupt mask register (EXTI_IMR)", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "EMR", "fields": [{"start": 0, "size": 1, "name": "MR0", "description": "Event Mask on line 0"}, {"start": 1, "size": 1, "name": "MR1", "description": "Event Mask on line 1"}, {"start": 2, "size": 1, "name": "MR2", "description": "Event Mask on line 2"}, {"start": 3, "size": 1, "name": "MR3", "description": "Event Mask on line 3"}, {"start": 4, "size": 1, "name": "MR4", "description": "Event Mask on line 4"}, {"start": 5, "size": 1, "name": "MR5", "description": "Event Mask on line 5"}, {"start": 6, "size": 1, "name": "MR6", "description": "Event Mask on line 6"}, {"start": 7, "size": 1, "name": "MR7", "description": "Event Mask on line 7"}, {"start": 8, "size": 1, "name": "MR8", "description": "Event Mask on line 8"}, {"start": 9, "size": 1, "name": "MR9", "description": "Event Mask on line 9"}, {"start": 10, "size": 1, "name": "MR10", "description": "Event Mask on line 10"}, {"start": 11, "size": 1, "name": "MR11", "description": "Event Mask on line 11"}, {"start": 12, "size": 1, "name": "MR12", "description": "Event Mask on line 12"}, {"start": 13, "size": 1, "name": "MR13", "description": "Event Mask on line 13"}, {"start": 14, "size": 1, "name": "MR14", "description": "Event Mask on line 14"}, {"start": 15, "size": 1, "name": "MR15", "description": "Event Mask on line 15"}, {"start": 16, "size": 1, "name": "MR16", "description": "Event Mask on line 16"}, {"start": 17, "size": 1, "name": "MR17", "description": "Event Mask on line 17"}, {"start": 18, "size": 1, "name": "MR18", "description": "Event Mask on line 18"}, {"start": 19, "size": 1, "name": "MR19", "description": "Event Mask on line 19"}, {"start": 20, "size": 1, "name": "MR20", "description": "Event Mask on line 20"}, {"start": 21, "size": 1, "name": "MR21", "description": "Event Mask on line 21"}, {"start": 22, "size": 1, "name": "MR22", "description": "Event Mask on line 22"}], "description": "Event mask register (EXTI_EMR)", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "RTSR", "fields": [{"start": 0, "size": 1, "name": "TR0", "description": "Rising trigger event configuration of line 0"}, {"start": 1, "size": 1, "name": "TR1", "description": "Rising trigger event configuration of line 1"}, {"start": 2, "size": 1, "name": "TR2", "description": "Rising trigger event configuration of line 2"}, {"start": 3, "size": 1, "name": "TR3", "description": "Rising trigger event configuration of line 3"}, {"start": 4, "size": 1, "name": "TR4", "description": "Rising trigger event configuration of line 4"}, {"start": 5, "size": 1, "name": "TR5", "description": "Rising trigger event configuration of line 5"}, {"start": 6, "size": 1, "name": "TR6", "description": "Rising trigger event configuration of line 6"}, {"start": 7, "size": 1, "name": "TR7", "description": "Rising trigger event configuration of line 7"}, {"start": 8, "size": 1, "name": "TR8", "description": "Rising trigger event configuration of line 8"}, {"start": 9, "size": 1, "name": "TR9", "description": "Rising trigger event configuration of line 9"}, {"start": 10, "size": 1, "name": "TR10", "description": "Rising trigger event configuration of line 10"}, {"start": 11, "size": 1, "name": "TR11", "description": "Rising trigger event configuration of line 11"}, {"start": 12, "size": 1, "name": "TR12", "description": "Rising trigger event configuration of line 12"}, {"start": 13, "size": 1, "name": "TR13", "description": "Rising trigger event configuration of line 13"}, {"start": 14, "size": 1, "name": "TR14", "description": "Rising trigger event configuration of line 14"}, {"start": 15, "size": 1, "name": "TR15", "description": "Rising trigger event configuration of line 15"}, {"start": 16, "size": 1, "name": "TR16", "description": "Rising trigger event configuration of line 16"}, {"start": 17, "size": 1, "name": "TR17", "description": "Rising trigger event configuration of line 17"}, {"start": 18, "size": 1, "name": "TR18", "description": "Rising trigger event configuration of line 18"}, {"start": 19, "size": 1, "name": "TR19", "description": "Rising trigger event configuration of line 19"}, {"start": 20, "size": 1, "name": "TR20", "description": "Rising trigger event configuration of line 20"}, {"start": 21, "size": 1, "name": "TR21", "description": "Rising trigger event configuration of line 21"}, {"start": 22, "size": 1, "name": "TR22", "description": "Rising trigger event configuration of line 22"}], "description": "Rising Trigger selection register (EXTI_RTSR)", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "FTSR", "fields": [{"start": 0, "size": 1, "name": "TR0", "description": "Falling trigger event configuration of line 0"}, {"start": 1, "size": 1, "name": "TR1", "description": "Falling trigger event configuration of line 1"}, {"start": 2, "size": 1, "name": "TR2", "description": "Falling trigger event configuration of line 2"}, {"start": 3, "size": 1, "name": "TR3", "description": "Falling trigger event configuration of line 3"}, {"start": 4, "size": 1, "name": "TR4", "description": "Falling trigger event configuration of line 4"}, {"start": 5, "size": 1, "name": "TR5", "description": "Falling trigger event configuration of line 5"}, {"start": 6, "size": 1, "name": "TR6", "description": "Falling trigger event configuration of line 6"}, {"start": 7, "size": 1, "name": "TR7", "description": "Falling trigger event configuration of line 7"}, {"start": 8, "size": 1, "name": "TR8", "description": "Falling trigger event configuration of line 8"}, {"start": 9, "size": 1, "name": "TR9", "description": "Falling trigger event configuration of line 9"}, {"start": 10, "size": 1, "name": "TR10", "description": "Falling trigger event configuration of line 10"}, {"start": 11, "size": 1, "name": "TR11", "description": "Falling trigger event configuration of line 11"}, {"start": 12, "size": 1, "name": "TR12", "description": "Falling trigger event configuration of line 12"}, {"start": 13, "size": 1, "name": "TR13", "description": "Falling trigger event configuration of line 13"}, {"start": 14, "size": 1, "name": "TR14", "description": "Falling trigger event configuration of line 14"}, {"start": 15, "size": 1, "name": "TR15", "description": "Falling trigger event configuration of line 15"}, {"start": 16, "size": 1, "name": "TR16", "description": "Falling trigger event configuration of line 16"}, {"start": 17, "size": 1, "name": "TR17", "description": "Falling trigger event configuration of line 17"}, {"start": 18, "size": 1, "name": "TR18", "description": "Falling trigger event configuration of line 18"}, {"start": 19, "size": 1, "name": "TR19", "description": "Falling trigger event configuration of line 19"}, {"start": 20, "size": 1, "name": "TR20", "description": "Falling trigger event configuration of line 20"}, {"start": 21, "size": 1, "name": "TR21", "description": "Falling trigger event configuration of line 21"}, {"start": 22, "size": 1, "name": "TR22", "description": "Falling trigger event configuration of line 22"}], "description": "Falling Trigger selection register (EXTI_FTSR)", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "SWIER", "fields": [{"start": 0, "size": 1, "name": "SWIER0", "description": "Software Interrupt on line 0"}, {"start": 1, "size": 1, "name": "SWIER1", "description": "Software Interrupt on line 1"}, {"start": 2, "size": 1, "name": "SWIER2", "description": "Software Interrupt on line 2"}, {"start": 3, "size": 1, "name": "SWIER3", "description": "Software Interrupt on line 3"}, {"start": 4, "size": 1, "name": "SWIER4", "description": "Software Interrupt on line 4"}, {"start": 5, "size": 1, "name": "SWIER5", "description": "Software Interrupt on line 5"}, {"start": 6, "size": 1, "name": "SWIER6", "description": "Software Interrupt on line 6"}, {"start": 7, "size": 1, "name": "SWIER7", "description": "Software Interrupt on line 7"}, {"start": 8, "size": 1, "name": "SWIER8", "description": "Software Interrupt on line 8"}, {"start": 9, "size": 1, "name": "SWIER9", "description": "Software Interrupt on line 9"}, {"start": 10, "size": 1, "name": "SWIER10", "description": "Software Interrupt on line 10"}, {"start": 11, "size": 1, "name": "SWIER11", "description": "Software Interrupt on line 11"}, {"start": 12, "size": 1, "name": "SWIER12", "description": "Software Interrupt on line 12"}, {"start": 13, "size": 1, "name": "SWIER13", "description": "Software Interrupt on line 13"}, {"start": 14, "size": 1, "name": "SWIER14", "description": "Software Interrupt on line 14"}, {"start": 15, "size": 1, "name": "SWIER15", "description": "Software Interrupt on line 15"}, {"start": 16, "size": 1, "name": "SWIER16", "description": "Software Interrupt on line 16"}, {"start": 17, "size": 1, "name": "SWIER17", "description": "Software Interrupt on line 17"}, {"start": 18, "size": 1, "name": "SWIER18", "description": "Software Interrupt on line 18"}, {"start": 19, "size": 1, "name": "SWIER19", "description": "Software Interrupt on line 19"}, {"start": 20, "size": 1, "name": "SWIER20", "description": "Software Interrupt on line 20"}, {"start": 21, "size": 1, "name": "SWIER21", "description": "Software Interrupt on line 21"}, {"start": 22, "size": 1, "name": "SWIER22", "description": "Software Interrupt on line 22"}], "description": "Software interrupt event register (EXTI_SWIER)", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "PR", "fields": [{"start": 0, "size": 1, "name": "PR0", "description": "Pending bit 0"}, {"start": 1, "size": 1, "name": "PR1", "description": "Pending bit 1"}, {"start": 2, "size": 1, "name": "PR2", "description": "Pending bit 2"}, {"start": 3, "size": 1, "name": "PR3", "description": "Pending bit 3"}, {"start": 4, "size": 1, "name": "PR4", "description": "Pending bit 4"}, {"start": 5, "size": 1, "name": "PR5", "description": "Pending bit 5"}, {"start": 6, "size": 1, "name": "PR6", "description": "Pending bit 6"}, {"start": 7, "size": 1, "name": "PR7", "description": "Pending bit 7"}, {"start": 8, "size": 1, "name": "PR8", "description": "Pending bit 8"}, {"start": 9, "size": 1, "name": "PR9", "description": "Pending bit 9"}, {"start": 10, "size": 1, "name": "PR10", "description": "Pending bit 10"}, {"start": 11, "size": 1, "name": "PR11", "description": "Pending bit 11"}, {"start": 12, "size": 1, "name": "PR12", "description": "Pending bit 12"}, {"start": 13, "size": 1, "name": "PR13", "description": "Pending bit 13"}, {"start": 14, "size": 1, "name": "PR14", "description": "Pending bit 14"}, {"start": 15, "size": 1, "name": "PR15", "description": "Pending bit 15"}, {"start": 16, "size": 1, "name": "PR16", "description": "Pending bit 16"}, {"start": 17, "size": 1, "name": "PR17", "description": "Pending bit 17"}, {"start": 18, "size": 1, "name": "PR18", "description": "Pending bit 18"}, {"start": 19, "size": 1, "name": "PR19", "description": "Pending bit 19"}, {"start": 20, "size": 1, "name": "PR20", "description": "Pending bit 20"}, {"start": 21, "size": 1, "name": "PR21", "description": "Pending bit 21"}, {"start": 22, "size": 1, "name": "PR22", "description": "Pending bit 22"}], "description": "Pending register (EXTI_PR)", "access": "read-write", "offset": 20, "size": 32}], "base": 1073822720, "description": "External interrupt/event controller"}, {"group": "USB_OTG_HS", "name": "OTG_HS_GLOBAL", "interrupts": [{"name": "OTG_HS_EP1_OUT", "value": 74, "description": "USB On The Go HS End Point 1 Out global interrupt"}, {"name": "OTG_HS_EP1_IN", "value": 75, "description": "USB On The Go HS End Point 1 In global interrupt"}, {"name": "OTG_HS_WKUP", "value": 76, "description": "USB On The Go HS Wakeup through EXTI interrupt"}, {"name": "OTG_HS", "value": 77, "description": "USB On The Go HS global interrupt"}], "registers": [{"reset": 2048, "name": "OTG_HS_GOTGCTL", "fields": [{"start": 0, "size": 1, "name": "SRQSCS", "description": "Session request success"}, {"start": 1, "size": 1, "name": "SRQ", "description": "Session request"}, {"start": 8, "size": 1, "name": "HNGSCS", "description": "Host negotiation success"}, {"start": 9, "size": 1, "name": "HNPRQ", "description": "HNP request"}, {"start": 10, "size": 1, "name": "HSHNPEN", "description": "Host set HNP enable"}, {"start": 11, "size": 1, "name": "DHNPEN", "description": "Device HNP enabled"}, {"start": 16, "size": 1, "name": "CIDSTS", "description": "Connector ID status"}, {"start": 17, "size": 1, "name": "DBCT", "description": "Long/short debounce time"}, {"start": 18, "size": 1, "name": "ASVLD", "description": "A-session valid"}, {"start": 19, "size": 1, "name": "BSVLD", "description": "B-session valid"}], "description": "OTG_HS control and status register", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "OTG_HS_GOTGINT", "fields": [{"start": 2, "size": 1, "name": "SEDET", "description": "Session end detected"}, {"start": 8, "size": 1, "name": "SRSSCHG", "description": "Session request success status change"}, {"start": 9, "size": 1, "name": "HNSSCHG", "description": "Host negotiation success status change"}, {"start": 17, "size": 1, "name": "HNGDET", "description": "Host negotiation detected"}, {"start": 18, "size": 1, "name": "ADTOCHG", "description": "A-device timeout change"}, {"start": 19, "size": 1, "name": "DBCDNE", "description": "Debounce done"}], "description": "OTG_HS interrupt register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "OTG_HS_GAHBCFG", "fields": [{"start": 0, "size": 1, "name": "GINT", "description": "Global interrupt mask"}, {"start": 1, "size": 4, "name": "HBSTLEN", "description": "Burst length/type"}, {"start": 5, "size": 1, "name": "DMAEN", "description": "DMA enable"}, {"start": 7, "size": 1, "name": "TXFELVL", "description": "TxFIFO empty level"}, {"start": 8, "size": 1, "name": "PTXFELVL", "description": "Periodic TxFIFO empty level"}], "description": "OTG_HS AHB configuration register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 2560, "name": "OTG_HS_GUSBCFG", "fields": [{"start": 0, "size": 3, "name": "TOCAL", "description": "FS timeout calibration"}, {"start": 6, "size": 1, "name": "PHYSEL", "description": "USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select"}, {"start": 8, "size": 1, "name": "SRPCAP", "description": "SRP-capable"}, {"start": 9, "size": 1, "name": "HNPCAP", "description": "HNP-capable"}, {"start": 10, "size": 4, "name": "TRDT", "description": "USB turnaround time"}, {"start": 15, "size": 1, "name": "PHYLPCS", "description": "PHY Low-power clock select"}, {"start": 17, "size": 1, "name": "ULPIFSLS", "description": "ULPI FS/LS select"}, {"start": 18, "size": 1, "name": "ULPIAR", "description": "ULPI Auto-resume"}, {"start": 19, "size": 1, "name": "ULPICSM", "description": "ULPI Clock SuspendM"}, {"start": 20, "size": 1, "name": "ULPIEVBUSD", "description": "ULPI External VBUS Drive"}, {"start": 21, "size": 1, "name": "ULPIEVBUSI", "description": "ULPI external VBUS indicator"}, {"start": 22, "size": 1, "name": "TSDPS", "description": "TermSel DLine pulsing selection"}, {"start": 23, "size": 1, "name": "PCCI", "description": "Indicator complement"}, {"start": 24, "size": 1, "name": "PTCI", "description": "Indicator pass through"}, {"start": 25, "size": 1, "name": "ULPIIPD", "description": "ULPI interface protect disable"}, {"start": 29, "size": 1, "name": "FHMOD", "description": "Forced host mode"}, {"start": 30, "size": 1, "name": "FDMOD", "description": "Forced peripheral mode"}, {"start": 31, "size": 1, "name": "CTXPKT", "description": "Corrupt Tx packet"}], "description": "OTG_HS USB configuration register", "access": "", "offset": 12, "size": 32}, {"reset": 536870912, "name": "OTG_HS_GRSTCTL", "fields": [{"start": 0, "size": 1, "name": "CSRST", "description": "Core soft reset"}, {"start": 1, "size": 1, "name": "HSRST", "description": "HCLK soft reset"}, {"start": 2, "size": 1, "name": "FCRST", "description": "Host frame counter reset"}, {"start": 4, "size": 1, "name": "RXFFLSH", "description": "RxFIFO flush"}, {"start": 5, "size": 1, "name": "TXFFLSH", "description": "TxFIFO flush"}, {"start": 6, "size": 5, "name": "TXFNUM", "description": "TxFIFO number"}, {"start": 30, "size": 1, "name": "DMAREQ", "description": "DMA request signal"}, {"start": 31, "size": 1, "name": "AHBIDL", "description": "AHB master idle"}], "description": "OTG_HS reset register", "access": "", "offset": 16, "size": 32}, {"reset": 67108896, "name": "OTG_HS_GINTSTS", "fields": [{"start": 0, "size": 1, "name": "CMOD", "description": "Current mode of operation"}, {"start": 1, "size": 1, "name": "MMIS", "description": "Mode mismatch interrupt"}, {"start": 2, "size": 1, "name": "OTGINT", "description": "OTG interrupt"}, {"start": 3, "size": 1, "name": "SOF", "description": "Start of frame"}, {"start": 4, "size": 1, "name": "RXFLVL", "description": "RxFIFO nonempty"}, {"start": 5, "size": 1, "name": "NPTXFE", "description": "Nonperiodic TxFIFO empty"}, {"start": 6, "size": 1, "name": "GINAKEFF", "description": "Global IN nonperiodic NAK effective"}, {"start": 7, "size": 1, "name": "BOUTNAKEFF", "description": "Global OUT NAK effective"}, {"start": 10, "size": 1, "name": "ESUSP", "description": "Early suspend"}, {"start": 11, "size": 1, "name": "USBSUSP", "description": "USB suspend"}, {"start": 12, "size": 1, "name": "USBRST", "description": "USB reset"}, {"start": 13, "size": 1, "name": "ENUMDNE", "description": "Enumeration done"}, {"start": 14, "size": 1, "name": "ISOODRP", "description": "Isochronous OUT packet dropped interrupt"}, {"start": 15, "size": 1, "name": "EOPF", "description": "End of periodic frame interrupt"}, {"start": 18, "size": 1, "name": "IEPINT", "description": "IN endpoint interrupt"}, {"start": 19, "size": 1, "name": "OEPINT", "description": "OUT endpoint interrupt"}, {"start": 20, "size": 1, "name": "IISOIXFR", "description": "Incomplete isochronous IN transfer"}, {"start": 21, "size": 1, "name": "PXFR_INCOMPISOOUT", "description": "Incomplete periodic transfer"}, {"start": 22, "size": 1, "name": "DATAFSUSP", "description": "Data fetch suspended"}, {"start": 24, "size": 1, "name": "HPRTINT", "description": "Host port interrupt"}, {"start": 25, "size": 1, "name": "HCINT", "description": "Host channels interrupt"}, {"start": 26, "size": 1, "name": "PTXFE", "description": "Periodic TxFIFO empty"}, {"start": 28, "size": 1, "name": "CIDSCHG", "description": "Connector ID status change"}, {"start": 29, "size": 1, "name": "DISCINT", "description": "Disconnect detected interrupt"}, {"start": 30, "size": 1, "name": "SRQINT", "description": "Session request/new session detected interrupt"}, {"start": 31, "size": 1, "name": "WKUINT", "description": "Resume/remote wakeup detected interrupt"}], "description": "OTG_HS core interrupt register", "access": "", "offset": 20, "size": 32}, {"reset": 0, "name": "OTG_HS_GINTMSK", "fields": [{"start": 1, "size": 1, "name": "MMISM", "description": "Mode mismatch interrupt mask"}, {"start": 2, "size": 1, "name": "OTGINT", "description": "OTG interrupt mask"}, {"start": 3, "size": 1, "name": "SOFM", "description": "Start of frame mask"}, {"start": 4, "size": 1, "name": "RXFLVLM", "description": "Receive FIFO nonempty mask"}, {"start": 5, "size": 1, "name": "NPTXFEM", "description": "Nonperiodic TxFIFO empty mask"}, {"start": 6, "size": 1, "name": "GINAKEFFM", "description": "Global nonperiodic IN NAK effective mask"}, {"start": 7, "size": 1, "name": "GONAKEFFM", "description": "Global OUT NAK effective mask"}, {"start": 10, "size": 1, "name": "ESUSPM", "description": "Early suspend mask"}, {"start": 11, "size": 1, "name": "USBSUSPM", "description": "USB suspend mask"}, {"start": 12, "size": 1, "name": "USBRST", "description": "USB reset mask"}, {"start": 13, "size": 1, "name": "ENUMDNEM", "description": "Enumeration done mask"}, {"start": 14, "size": 1, "name": "ISOODRPM", "description": "Isochronous OUT packet dropped interrupt mask"}, {"start": 15, "size": 1, "name": "EOPFM", "description": "End of periodic frame interrupt mask"}, {"start": 17, "size": 1, "name": "EPMISM", "description": "Endpoint mismatch interrupt mask"}, {"start": 18, "size": 1, "name": "IEPINT", "description": "IN endpoints interrupt mask"}, {"start": 19, "size": 1, "name": "OEPINT", "description": "OUT endpoints interrupt mask"}, {"start": 20, "size": 1, "name": "IISOIXFRM", "description": "Incomplete isochronous IN transfer mask"}, {"start": 21, "size": 1, "name": "PXFRM_IISOOXFRM", "description": "Incomplete periodic transfer mask"}, {"start": 22, "size": 1, "name": "FSUSPM", "description": "Data fetch suspended mask"}, {"start": 24, "size": 1, "name": "PRTIM", "description": "Host port interrupt mask"}, {"start": 25, "size": 1, "name": "HCIM", "description": "Host channels interrupt mask"}, {"start": 26, "size": 1, "name": "PTXFEM", "description": "Periodic TxFIFO empty mask"}, {"start": 28, "size": 1, "name": "CIDSCHGM", "description": "Connector ID status change mask"}, {"start": 29, "size": 1, "name": "DISCINT", "description": "Disconnect detected interrupt mask"}, {"start": 30, "size": 1, "name": "SRQIM", "description": "Session request/new session detected interrupt mask"}, {"start": 31, "size": 1, "name": "WUIM", "description": "Resume/remote wakeup detected interrupt mask"}], "description": "OTG_HS interrupt mask register", "access": "", "offset": 24, "size": 32}, {"reset": 0, "name": "OTG_HS_GRXSTSR_Host", "fields": [{"start": 0, "size": 4, "name": "CHNUM", "description": "Channel number"}, {"start": 4, "size": 11, "name": "BCNT", "description": "Byte count"}, {"start": 15, "size": 2, "name": "DPID", "description": "Data PID"}, {"start": 17, "size": 4, "name": "PKTSTS", "description": "Packet status"}], "description": "OTG_HS Receive status debug read register (host mode)", "access": "read-only", "offset": 28, "size": 32}, {"reset": 0, "name": "OTG_HS_GRXSTSP_Host", "fields": [{"start": 0, "size": 4, "name": "CHNUM", "description": "Channel number"}, {"start": 4, "size": 11, "name": "BCNT", "description": "Byte count"}, {"start": 15, "size": 2, "name": "DPID", "description": "Data PID"}, {"start": 17, "size": 4, "name": "PKTSTS", "description": "Packet status"}], "description": "OTG_HS status read and pop register (host mode)", "access": "read-only", "offset": 32, "size": 32}, {"reset": 512, "name": "OTG_HS_GRXFSIZ", "fields": [{"start": 0, "size": 16, "name": "RXFD", "description": "RxFIFO depth"}], "description": "OTG_HS Receive FIFO size register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 512, "name": "OTG_HS_GNPTXFSIZ_Host", "fields": [{"start": 0, "size": 16, "name": "NPTXFSA", "description": "Nonperiodic transmit RAM start address"}, {"start": 16, "size": 16, "name": "NPTXFD", "description": "Nonperiodic TxFIFO depth"}], "description": "OTG_HS nonperiodic transmit FIFO size register (host mode)", "access": "read-write", "offset": 40, "size": 32}, {"reset": 512, "name": "OTG_HS_TX0FSIZ_Peripheral", "fields": [{"start": 0, "size": 16, "name": "TX0FSA", "description": "Endpoint 0 transmit RAM start address"}, {"start": 16, "size": 16, "name": "TX0FD", "description": "Endpoint 0 TxFIFO depth"}], "description": "Endpoint 0 transmit FIFO size (peripheral mode)", "access": "read-write", "offset": 40, "size": 32}, {"reset": 524800, "name": "OTG_HS_GNPTXSTS", "fields": [{"start": 0, "size": 16, "name": "NPTXFSAV", "description": "Nonperiodic TxFIFO space available"}, {"start": 16, "size": 8, "name": "NPTQXSAV", "description": "Nonperiodic transmit request queue space available"}, {"start": 24, "size": 7, "name": "NPTXQTOP", "description": "Top of the nonperiodic transmit request queue"}], "description": "OTG_HS nonperiodic transmit FIFO/queue status register", "access": "read-only", "offset": 44, "size": 32}, {"reset": 0, "name": "OTG_HS_GCCFG", "fields": [{"start": 16, "size": 1, "name": "PWRDWN", "description": "Power down"}, {"start": 17, "size": 1, "name": "I2CPADEN", "description": "Enable I2C bus connection for the external I2C PHY interface"}, {"start": 18, "size": 1, "name": "VBUSASEN", "description": "Enable the VBUS sensing device"}, {"start": 19, "size": 1, "name": "VBUSBSEN", "description": "Enable the VBUS sensing device"}, {"start": 20, "size": 1, "name": "SOFOUTEN", "description": "SOF output enable"}, {"start": 21, "size": 1, "name": "NOVBUSSENS", "description": "VBUS sensing disable option"}], "description": "OTG_HS general core configuration register", "access": "read-write", "offset": 56, "size": 32}, {"reset": 4608, "name": "OTG_HS_CID", "fields": [{"start": 0, "size": 32, "name": "PRODUCT_ID", "description": "Product ID field"}], "description": "OTG_HS core ID register", "access": "read-write", "offset": 60, "size": 32}, {"reset": 33555968, "name": "OTG_HS_HPTXFSIZ", "fields": [{"start": 0, "size": 16, "name": "PTXSA", "description": "Host periodic TxFIFO start address"}, {"start": 16, "size": 16, "name": "PTXFD", "description": "Host periodic TxFIFO depth"}], "description": "OTG_HS Host periodic transmit FIFO size register", "access": "read-write", "offset": 256, "size": 32}, {"reset": 33555456, "name": "OTG_HS_DIEPTXF1", "fields": [{"start": 0, "size": 16, "name": "INEPTXSA", "description": "IN endpoint FIFOx transmit RAM start address"}, {"start": 16, "size": 16, "name": "INEPTXFD", "description": "IN endpoint TxFIFO depth"}], "description": "OTG_HS device IN endpoint transmit FIFO size register", "access": "read-write", "offset": 260, "size": 32}, {"reset": 33555456, "name": "OTG_HS_DIEPTXF2", "fields": [{"start": 0, "size": 16, "name": "INEPTXSA", "description": "IN endpoint FIFOx transmit RAM start address"}, {"start": 16, "size": 16, "name": "INEPTXFD", "description": "IN endpoint TxFIFO depth"}], "description": "OTG_HS device IN endpoint transmit FIFO size register", "access": "read-write", "offset": 264, "size": 32}, {"reset": 33555456, "name": "OTG_HS_DIEPTXF3", "fields": [{"start": 0, "size": 16, "name": "INEPTXSA", "description": "IN endpoint FIFOx transmit RAM start address"}, {"start": 16, "size": 16, "name": "INEPTXFD", "description": "IN endpoint TxFIFO depth"}], "description": "OTG_HS device IN endpoint transmit FIFO size register", "access": "read-write", "offset": 284, "size": 32}, {"reset": 33555456, "name": "OTG_HS_DIEPTXF4", "fields": [{"start": 0, "size": 16, "name": "INEPTXSA", "description": "IN endpoint FIFOx transmit RAM start address"}, {"start": 16, "size": 16, "name": "INEPTXFD", "description": "IN endpoint TxFIFO depth"}], "description": "OTG_HS device IN endpoint transmit FIFO size register", "access": "read-write", "offset": 288, "size": 32}, {"reset": 33555456, "name": "OTG_HS_DIEPTXF5", "fields": [{"start": 0, "size": 16, "name": "INEPTXSA", "description": "IN endpoint FIFOx transmit RAM start address"}, {"start": 16, "size": 16, "name": "INEPTXFD", "description": "IN endpoint TxFIFO depth"}], "description": "OTG_HS device IN endpoint transmit FIFO size register", "access": "read-write", "offset": 292, "size": 32}, {"reset": 33555456, "name": "OTG_HS_DIEPTXF6", "fields": [{"start": 0, "size": 16, "name": "INEPTXSA", "description": "IN endpoint FIFOx transmit RAM start address"}, {"start": 16, "size": 16, "name": "INEPTXFD", "description": "IN endpoint TxFIFO depth"}], "description": "OTG_HS device IN endpoint transmit FIFO size register", "access": "read-write", "offset": 296, "size": 32}, {"reset": 33555456, "name": "OTG_HS_DIEPTXF7", "fields": [{"start": 0, "size": 16, "name": "INEPTXSA", "description": "IN endpoint FIFOx transmit RAM start address"}, {"start": 16, "size": 16, "name": "INEPTXFD", "description": "IN endpoint TxFIFO depth"}], "description": "OTG_HS device IN endpoint transmit FIFO size register", "access": "read-write", "offset": 300, "size": 32}, {"reset": 0, "name": "OTG_HS_GRXSTSR_Peripheral", "fields": [{"start": 0, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 4, "size": 11, "name": "BCNT", "description": "Byte count"}, {"start": 15, "size": 2, "name": "DPID", "description": "Data PID"}, {"start": 17, "size": 4, "name": "PKTSTS", "description": "Packet status"}, {"start": 21, "size": 4, "name": "FRMNUM", "description": "Frame number"}], "description": "OTG_HS Receive status debug read register (peripheral mode mode)", "access": "read-only", "offset": 28, "size": 32}, {"reset": 0, "name": "OTG_HS_GRXSTSP_Peripheral", "fields": [{"start": 0, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 4, "size": 11, "name": "BCNT", "description": "Byte count"}, {"start": 15, "size": 2, "name": "DPID", "description": "Data PID"}, {"start": 17, "size": 4, "name": "PKTSTS", "description": "Packet status"}, {"start": 21, "size": 4, "name": "FRMNUM", "description": "Frame number"}], "description": "OTG_HS status read and pop register (peripheral mode)", "access": "read-only", "offset": 32, "size": 32}], "base": 1074003968, "description": "USB on the go high speed"}, {"group": "USB_OTG_HS", "name": "OTG_HS_HOST", "interrupts": [], "registers": [{"reset": 0, "name": "OTG_HS_HCFG", "fields": [{"start": 0, "size": 2, "name": "FSLSPCS", "description": "FS/LS PHY clock select"}, {"start": 2, "size": 1, "name": "FSLSS", "description": "FS- and LS-only support"}], "description": "OTG_HS host configuration register", "access": "", "offset": 0, "size": 32}, {"reset": 60000, "name": "OTG_HS_HFIR", "fields": [{"start": 0, "size": 16, "name": "FRIVL", "description": "Frame interval"}], "description": "OTG_HS Host frame interval register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 16383, "name": "OTG_HS_HFNUM", "fields": [{"start": 0, "size": 16, "name": "FRNUM", "description": "Frame number"}, {"start": 16, "size": 16, "name": "FTREM", "description": "Frame time remaining"}], "description": "OTG_HS host frame number/frame time remaining register", "access": "read-only", "offset": 8, "size": 32}, {"reset": 524544, "name": "OTG_HS_HPTXSTS", "fields": [{"start": 0, "size": 16, "name": "PTXFSAVL", "description": "Periodic transmit data FIFO space available"}, {"start": 16, "size": 8, "name": "PTXQSAV", "description": "Periodic transmit request queue space available"}, {"start": 24, "size": 8, "name": "PTXQTOP", "description": "Top of the periodic transmit request queue"}], "description": "OTG_HS_Host periodic transmit FIFO/queue status register", "access": "", "offset": 16, "size": 32}, {"reset": 0, "name": "OTG_HS_HAINT", "fields": [{"start": 0, "size": 16, "name": "HAINT", "description": "Channel interrupts"}], "description": "OTG_HS Host all channels interrupt register", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "OTG_HS_HAINTMSK", "fields": [{"start": 0, "size": 16, "name": "HAINTM", "description": "Channel interrupt mask"}], "description": "OTG_HS host all channels interrupt mask register", "access": "read-write", "offset": 24, "size": 32}, {"reset": 0, "name": "OTG_HS_HPRT", "fields": [{"start": 0, "size": 1, "name": "PCSTS", "description": "Port connect status"}, {"start": 1, "size": 1, "name": "PCDET", "description": "Port connect detected"}, {"start": 2, "size": 1, "name": "PENA", "description": "Port enable"}, {"start": 3, "size": 1, "name": "PENCHNG", "description": "Port enable/disable change"}, {"start": 4, "size": 1, "name": "POCA", "description": "Port overcurrent active"}, {"start": 5, "size": 1, "name": "POCCHNG", "description": "Port overcurrent change"}, {"start": 6, "size": 1, "name": "PRES", "description": "Port resume"}, {"start": 7, "size": 1, "name": "PSUSP", "description": "Port suspend"}, {"start": 8, "size": 1, "name": "PRST", "description": "Port reset"}, {"start": 10, "size": 2, "name": "PLSTS", "description": "Port line status"}, {"start": 12, "size": 1, "name": "PPWR", "description": "Port power"}, {"start": 13, "size": 4, "name": "PTCTL", "description": "Port test control"}, {"start": 17, "size": 2, "name": "PSPD", "description": "Port speed"}], "description": "OTG_HS host port control and status register", "access": "", "offset": 64, "size": 32}, {"reset": 0, "name": "OTG_HS_HCCHAR0", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MC", "description": "Multi Count (MC) / Error Count (EC)"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_HS host channel-0 characteristics register", "access": "read-write", "offset": 256, "size": 32}, {"reset": 0, "name": "OTG_HS_HCCHAR1", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MC", "description": "Multi Count (MC) / Error Count (EC)"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_HS host channel-1 characteristics register", "access": "read-write", "offset": 288, "size": 32}, {"reset": 0, "name": "OTG_HS_HCCHAR2", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MC", "description": "Multi Count (MC) / Error Count (EC)"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_HS host channel-2 characteristics register", "access": "read-write", "offset": 320, "size": 32}, {"reset": 0, "name": "OTG_HS_HCCHAR3", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MC", "description": "Multi Count (MC) / Error Count (EC)"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_HS host channel-3 characteristics register", "access": "read-write", "offset": 352, "size": 32}, {"reset": 0, "name": "OTG_HS_HCCHAR4", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MC", "description": "Multi Count (MC) / Error Count (EC)"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_HS host channel-4 characteristics register", "access": "read-write", "offset": 384, "size": 32}, {"reset": 0, "name": "OTG_HS_HCCHAR5", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MC", "description": "Multi Count (MC) / Error Count (EC)"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_HS host channel-5 characteristics register", "access": "read-write", "offset": 416, "size": 32}, {"reset": 0, "name": "OTG_HS_HCCHAR6", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MC", "description": "Multi Count (MC) / Error Count (EC)"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_HS host channel-6 characteristics register", "access": "read-write", "offset": 448, "size": 32}, {"reset": 0, "name": "OTG_HS_HCCHAR7", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MC", "description": "Multi Count (MC) / Error Count (EC)"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_HS host channel-7 characteristics register", "access": "read-write", "offset": 480, "size": 32}, {"reset": 0, "name": "OTG_HS_HCCHAR8", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MC", "description": "Multi Count (MC) / Error Count (EC)"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_HS host channel-8 characteristics register", "access": "read-write", "offset": 512, "size": 32}, {"reset": 0, "name": "OTG_HS_HCCHAR9", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MC", "description": "Multi Count (MC) / Error Count (EC)"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_HS host channel-9 characteristics register", "access": "read-write", "offset": 544, "size": 32}, {"reset": 0, "name": "OTG_HS_HCCHAR10", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MC", "description": "Multi Count (MC) / Error Count (EC)"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_HS host channel-10 characteristics register", "access": "read-write", "offset": 576, "size": 32}, {"reset": 0, "name": "OTG_HS_HCCHAR11", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 11, "size": 4, "name": "EPNUM", "description": "Endpoint number"}, {"start": 15, "size": 1, "name": "EPDIR", "description": "Endpoint direction"}, {"start": 17, "size": 1, "name": "LSDEV", "description": "Low-speed device"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 2, "name": "MC", "description": "Multi Count (MC) / Error Count (EC)"}, {"start": 22, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 29, "size": 1, "name": "ODDFRM", "description": "Odd frame"}, {"start": 30, "size": 1, "name": "CHDIS", "description": "Channel disable"}, {"start": 31, "size": 1, "name": "CHENA", "description": "Channel enable"}], "description": "OTG_HS host channel-11 characteristics register", "access": "read-write", "offset": 608, "size": 32}, {"reset": 0, "name": "OTG_HS_HCSPLT0", "fields": [{"start": 0, "size": 7, "name": "PRTADDR", "description": "Port address"}, {"start": 7, "size": 7, "name": "HUBADDR", "description": "Hub address"}, {"start": 14, "size": 2, "name": "XACTPOS", "description": "XACTPOS"}, {"start": 16, "size": 1, "name": "COMPLSPLT", "description": "Do complete split"}, {"start": 31, "size": 1, "name": "SPLITEN", "description": "Split enable"}], "description": "OTG_HS host channel-0 split control register", "access": "read-write", "offset": 260, "size": 32}, {"reset": 0, "name": "OTG_HS_HCSPLT1", "fields": [{"start": 0, "size": 7, "name": "PRTADDR", "description": "Port address"}, {"start": 7, "size": 7, "name": "HUBADDR", "description": "Hub address"}, {"start": 14, "size": 2, "name": "XACTPOS", "description": "XACTPOS"}, {"start": 16, "size": 1, "name": "COMPLSPLT", "description": "Do complete split"}, {"start": 31, "size": 1, "name": "SPLITEN", "description": "Split enable"}], "description": "OTG_HS host channel-1 split control register", "access": "read-write", "offset": 292, "size": 32}, {"reset": 0, "name": "OTG_HS_HCSPLT2", "fields": [{"start": 0, "size": 7, "name": "PRTADDR", "description": "Port address"}, {"start": 7, "size": 7, "name": "HUBADDR", "description": "Hub address"}, {"start": 14, "size": 2, "name": "XACTPOS", "description": "XACTPOS"}, {"start": 16, "size": 1, "name": "COMPLSPLT", "description": "Do complete split"}, {"start": 31, "size": 1, "name": "SPLITEN", "description": "Split enable"}], "description": "OTG_HS host channel-2 split control register", "access": "read-write", "offset": 324, "size": 32}, {"reset": 0, "name": "OTG_HS_HCSPLT3", "fields": [{"start": 0, "size": 7, "name": "PRTADDR", "description": "Port address"}, {"start": 7, "size": 7, "name": "HUBADDR", "description": "Hub address"}, {"start": 14, "size": 2, "name": "XACTPOS", "description": "XACTPOS"}, {"start": 16, "size": 1, "name": "COMPLSPLT", "description": "Do complete split"}, {"start": 31, "size": 1, "name": "SPLITEN", "description": "Split enable"}], "description": "OTG_HS host channel-3 split control register", "access": "read-write", "offset": 356, "size": 32}, {"reset": 0, "name": "OTG_HS_HCSPLT4", "fields": [{"start": 0, "size": 7, "name": "PRTADDR", "description": "Port address"}, {"start": 7, "size": 7, "name": "HUBADDR", "description": "Hub address"}, {"start": 14, "size": 2, "name": "XACTPOS", "description": "XACTPOS"}, {"start": 16, "size": 1, "name": "COMPLSPLT", "description": "Do complete split"}, {"start": 31, "size": 1, "name": "SPLITEN", "description": "Split enable"}], "description": "OTG_HS host channel-4 split control register", "access": "read-write", "offset": 388, "size": 32}, {"reset": 0, "name": "OTG_HS_HCSPLT5", "fields": [{"start": 0, "size": 7, "name": "PRTADDR", "description": "Port address"}, {"start": 7, "size": 7, "name": "HUBADDR", "description": "Hub address"}, {"start": 14, "size": 2, "name": "XACTPOS", "description": "XACTPOS"}, {"start": 16, "size": 1, "name": "COMPLSPLT", "description": "Do complete split"}, {"start": 31, "size": 1, "name": "SPLITEN", "description": "Split enable"}], "description": "OTG_HS host channel-5 split control register", "access": "read-write", "offset": 420, "size": 32}, {"reset": 0, "name": "OTG_HS_HCSPLT6", "fields": [{"start": 0, "size": 7, "name": "PRTADDR", "description": "Port address"}, {"start": 7, "size": 7, "name": "HUBADDR", "description": "Hub address"}, {"start": 14, "size": 2, "name": "XACTPOS", "description": "XACTPOS"}, {"start": 16, "size": 1, "name": "COMPLSPLT", "description": "Do complete split"}, {"start": 31, "size": 1, "name": "SPLITEN", "description": "Split enable"}], "description": "OTG_HS host channel-6 split control register", "access": "read-write", "offset": 452, "size": 32}, {"reset": 0, "name": "OTG_HS_HCSPLT7", "fields": [{"start": 0, "size": 7, "name": "PRTADDR", "description": "Port address"}, {"start": 7, "size": 7, "name": "HUBADDR", "description": "Hub address"}, {"start": 14, "size": 2, "name": "XACTPOS", "description": "XACTPOS"}, {"start": 16, "size": 1, "name": "COMPLSPLT", "description": "Do complete split"}, {"start": 31, "size": 1, "name": "SPLITEN", "description": "Split enable"}], "description": "OTG_HS host channel-7 split control register", "access": "read-write", "offset": 484, "size": 32}, {"reset": 0, "name": "OTG_HS_HCSPLT8", "fields": [{"start": 0, "size": 7, "name": "PRTADDR", "description": "Port address"}, {"start": 7, "size": 7, "name": "HUBADDR", "description": "Hub address"}, {"start": 14, "size": 2, "name": "XACTPOS", "description": "XACTPOS"}, {"start": 16, "size": 1, "name": "COMPLSPLT", "description": "Do complete split"}, {"start": 31, "size": 1, "name": "SPLITEN", "description": "Split enable"}], "description": "OTG_HS host channel-8 split control register", "access": "read-write", "offset": 516, "size": 32}, {"reset": 0, "name": "OTG_HS_HCSPLT9", "fields": [{"start": 0, "size": 7, "name": "PRTADDR", "description": "Port address"}, {"start": 7, "size": 7, "name": "HUBADDR", "description": "Hub address"}, {"start": 14, "size": 2, "name": "XACTPOS", "description": "XACTPOS"}, {"start": 16, "size": 1, "name": "COMPLSPLT", "description": "Do complete split"}, {"start": 31, "size": 1, "name": "SPLITEN", "description": "Split enable"}], "description": "OTG_HS host channel-9 split control register", "access": "read-write", "offset": 548, "size": 32}, {"reset": 0, "name": "OTG_HS_HCSPLT10", "fields": [{"start": 0, "size": 7, "name": "PRTADDR", "description": "Port address"}, {"start": 7, "size": 7, "name": "HUBADDR", "description": "Hub address"}, {"start": 14, "size": 2, "name": "XACTPOS", "description": "XACTPOS"}, {"start": 16, "size": 1, "name": "COMPLSPLT", "description": "Do complete split"}, {"start": 31, "size": 1, "name": "SPLITEN", "description": "Split enable"}], "description": "OTG_HS host channel-10 split control register", "access": "read-write", "offset": 580, "size": 32}, {"reset": 0, "name": "OTG_HS_HCSPLT11", "fields": [{"start": 0, "size": 7, "name": "PRTADDR", "description": "Port address"}, {"start": 7, "size": 7, "name": "HUBADDR", "description": "Hub address"}, {"start": 14, "size": 2, "name": "XACTPOS", "description": "XACTPOS"}, {"start": 16, "size": 1, "name": "COMPLSPLT", "description": "Do complete split"}, {"start": 31, "size": 1, "name": "SPLITEN", "description": "Split enable"}], "description": "OTG_HS host channel-11 split control register", "access": "read-write", "offset": 612, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINT0", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 6, "size": 1, "name": "NYET", "description": "Response received interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_HS host channel-11 interrupt register", "access": "read-write", "offset": 264, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINT1", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 6, "size": 1, "name": "NYET", "description": "Response received interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_HS host channel-1 interrupt register", "access": "read-write", "offset": 296, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINT2", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 6, "size": 1, "name": "NYET", "description": "Response received interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_HS host channel-2 interrupt register", "access": "read-write", "offset": 328, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINT3", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 6, "size": 1, "name": "NYET", "description": "Response received interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_HS host channel-3 interrupt register", "access": "read-write", "offset": 360, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINT4", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 6, "size": 1, "name": "NYET", "description": "Response received interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_HS host channel-4 interrupt register", "access": "read-write", "offset": 392, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINT5", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 6, "size": 1, "name": "NYET", "description": "Response received interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_HS host channel-5 interrupt register", "access": "read-write", "offset": 424, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINT6", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 6, "size": 1, "name": "NYET", "description": "Response received interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_HS host channel-6 interrupt register", "access": "read-write", "offset": 456, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINT7", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 6, "size": 1, "name": "NYET", "description": "Response received interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_HS host channel-7 interrupt register", "access": "read-write", "offset": 488, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINT8", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 6, "size": 1, "name": "NYET", "description": "Response received interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_HS host channel-8 interrupt register", "access": "read-write", "offset": 520, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINT9", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 6, "size": 1, "name": "NYET", "description": "Response received interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_HS host channel-9 interrupt register", "access": "read-write", "offset": 552, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINT10", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 6, "size": 1, "name": "NYET", "description": "Response received interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_HS host channel-10 interrupt register", "access": "read-write", "offset": 584, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINT11", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed"}, {"start": 1, "size": 1, "name": "CHH", "description": "Channel halted"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALL", "description": "STALL response received interrupt"}, {"start": 4, "size": 1, "name": "NAK", "description": "NAK response received interrupt"}, {"start": 5, "size": 1, "name": "ACK", "description": "ACK response received/transmitted interrupt"}, {"start": 6, "size": 1, "name": "NYET", "description": "Response received interrupt"}, {"start": 7, "size": 1, "name": "TXERR", "description": "Transaction error"}, {"start": 8, "size": 1, "name": "BBERR", "description": "Babble error"}, {"start": 9, "size": 1, "name": "FRMOR", "description": "Frame overrun"}, {"start": 10, "size": 1, "name": "DTERR", "description": "Data toggle error"}], "description": "OTG_HS host channel-11 interrupt register", "access": "read-write", "offset": 616, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINTMSK0", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_HS host channel-11 interrupt mask register", "access": "read-write", "offset": 268, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINTMSK1", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_HS host channel-1 interrupt mask register", "access": "read-write", "offset": 300, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINTMSK2", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_HS host channel-2 interrupt mask register", "access": "read-write", "offset": 332, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINTMSK3", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_HS host channel-3 interrupt mask register", "access": "read-write", "offset": 364, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINTMSK4", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_HS host channel-4 interrupt mask register", "access": "read-write", "offset": 396, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINTMSK5", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_HS host channel-5 interrupt mask register", "access": "read-write", "offset": 428, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINTMSK6", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_HS host channel-6 interrupt mask register", "access": "read-write", "offset": 460, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINTMSK7", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_HS host channel-7 interrupt mask register", "access": "read-write", "offset": 492, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINTMSK8", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_HS host channel-8 interrupt mask register", "access": "read-write", "offset": 524, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINTMSK9", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_HS host channel-9 interrupt mask register", "access": "read-write", "offset": 556, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINTMSK10", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_HS host channel-10 interrupt mask register", "access": "read-write", "offset": 588, "size": 32}, {"reset": 0, "name": "OTG_HS_HCINTMSK11", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed mask"}, {"start": 1, "size": 1, "name": "CHHM", "description": "Channel halted mask"}, {"start": 2, "size": 1, "name": "AHBERR", "description": "AHB error"}, {"start": 3, "size": 1, "name": "STALLM", "description": "STALL response received interrupt mask"}, {"start": 4, "size": 1, "name": "NAKM", "description": "NAK response received interrupt mask"}, {"start": 5, "size": 1, "name": "ACKM", "description": "ACK response received/transmitted interrupt mask"}, {"start": 6, "size": 1, "name": "NYET", "description": "response received interrupt mask"}, {"start": 7, "size": 1, "name": "TXERRM", "description": "Transaction error mask"}, {"start": 8, "size": 1, "name": "BBERRM", "description": "Babble error mask"}, {"start": 9, "size": 1, "name": "FRMORM", "description": "Frame overrun mask"}, {"start": 10, "size": 1, "name": "DTERRM", "description": "Data toggle error mask"}], "description": "OTG_HS host channel-11 interrupt mask register", "access": "read-write", "offset": 620, "size": 32}, {"reset": 0, "name": "OTG_HS_HCTSIZ0", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_HS host channel-11 transfer size register", "access": "read-write", "offset": 272, "size": 32}, {"reset": 0, "name": "OTG_HS_HCTSIZ1", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_HS host channel-1 transfer size register", "access": "read-write", "offset": 304, "size": 32}, {"reset": 0, "name": "OTG_HS_HCTSIZ2", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_HS host channel-2 transfer size register", "access": "read-write", "offset": 336, "size": 32}, {"reset": 0, "name": "OTG_HS_HCTSIZ3", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_HS host channel-3 transfer size register", "access": "read-write", "offset": 368, "size": 32}, {"reset": 0, "name": "OTG_HS_HCTSIZ4", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_HS host channel-4 transfer size register", "access": "read-write", "offset": 400, "size": 32}, {"reset": 0, "name": "OTG_HS_HCTSIZ5", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_HS host channel-5 transfer size register", "access": "read-write", "offset": 432, "size": 32}, {"reset": 0, "name": "OTG_HS_HCTSIZ6", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_HS host channel-6 transfer size register", "access": "read-write", "offset": 464, "size": 32}, {"reset": 0, "name": "OTG_HS_HCTSIZ7", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_HS host channel-7 transfer size register", "access": "read-write", "offset": 496, "size": 32}, {"reset": 0, "name": "OTG_HS_HCTSIZ8", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_HS host channel-8 transfer size register", "access": "read-write", "offset": 528, "size": 32}, {"reset": 0, "name": "OTG_HS_HCTSIZ9", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_HS host channel-9 transfer size register", "access": "read-write", "offset": 560, "size": 32}, {"reset": 0, "name": "OTG_HS_HCTSIZ10", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_HS host channel-10 transfer size register", "access": "read-write", "offset": 592, "size": 32}, {"reset": 0, "name": "OTG_HS_HCTSIZ11", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "DPID", "description": "Data PID"}], "description": "OTG_HS host channel-11 transfer size register", "access": "read-write", "offset": 624, "size": 32}, {"reset": 0, "name": "OTG_HS_HCDMA0", "fields": [{"start": 0, "size": 32, "name": "DMAADDR", "description": "DMA address"}], "description": "OTG_HS host channel-0 DMA address register", "access": "read-write", "offset": 276, "size": 32}, {"reset": 0, "name": "OTG_HS_HCDMA1", "fields": [{"start": 0, "size": 32, "name": "DMAADDR", "description": "DMA address"}], "description": "OTG_HS host channel-1 DMA address register", "access": "read-write", "offset": 308, "size": 32}, {"reset": 0, "name": "OTG_HS_HCDMA2", "fields": [{"start": 0, "size": 32, "name": "DMAADDR", "description": "DMA address"}], "description": "OTG_HS host channel-2 DMA address register", "access": "read-write", "offset": 340, "size": 32}, {"reset": 0, "name": "OTG_HS_HCDMA3", "fields": [{"start": 0, "size": 32, "name": "DMAADDR", "description": "DMA address"}], "description": "OTG_HS host channel-3 DMA address register", "access": "read-write", "offset": 372, "size": 32}, {"reset": 0, "name": "OTG_HS_HCDMA4", "fields": [{"start": 0, "size": 32, "name": "DMAADDR", "description": "DMA address"}], "description": "OTG_HS host channel-4 DMA address register", "access": "read-write", "offset": 404, "size": 32}, {"reset": 0, "name": "OTG_HS_HCDMA5", "fields": [{"start": 0, "size": 32, "name": "DMAADDR", "description": "DMA address"}], "description": "OTG_HS host channel-5 DMA address register", "access": "read-write", "offset": 436, "size": 32}, {"reset": 0, "name": "OTG_HS_HCDMA6", "fields": [{"start": 0, "size": 32, "name": "DMAADDR", "description": "DMA address"}], "description": "OTG_HS host channel-6 DMA address register", "access": "read-write", "offset": 468, "size": 32}, {"reset": 0, "name": "OTG_HS_HCDMA7", "fields": [{"start": 0, "size": 32, "name": "DMAADDR", "description": "DMA address"}], "description": "OTG_HS host channel-7 DMA address register", "access": "read-write", "offset": 500, "size": 32}, {"reset": 0, "name": "OTG_HS_HCDMA8", "fields": [{"start": 0, "size": 32, "name": "DMAADDR", "description": "DMA address"}], "description": "OTG_HS host channel-8 DMA address register", "access": "read-write", "offset": 532, "size": 32}, {"reset": 0, "name": "OTG_HS_HCDMA9", "fields": [{"start": 0, "size": 32, "name": "DMAADDR", "description": "DMA address"}], "description": "OTG_HS host channel-9 DMA address register", "access": "read-write", "offset": 564, "size": 32}, {"reset": 0, "name": "OTG_HS_HCDMA10", "fields": [{"start": 0, "size": 32, "name": "DMAADDR", "description": "DMA address"}], "description": "OTG_HS host channel-10 DMA address register", "access": "read-write", "offset": 596, "size": 32}, {"reset": 0, "name": "OTG_HS_HCDMA11", "fields": [{"start": 0, "size": 32, "name": "DMAADDR", "description": "DMA address"}], "description": "OTG_HS host channel-11 DMA address register", "access": "read-write", "offset": 628, "size": 32}], "base": 1074004992, "description": "USB on the go high speed"}, {"group": "USB_OTG_HS", "name": "OTG_HS_DEVICE", "interrupts": [], "registers": [{"reset": 35651584, "name": "OTG_HS_DCFG", "fields": [{"start": 0, "size": 2, "name": "DSPD", "description": "Device speed"}, {"start": 2, "size": 1, "name": "NZLSOHSK", "description": "Nonzero-length status OUT handshake"}, {"start": 4, "size": 7, "name": "DAD", "description": "Device address"}, {"start": 11, "size": 2, "name": "PFIVL", "description": "Periodic (micro)frame interval"}, {"start": 24, "size": 2, "name": "PERSCHIVL", "description": "Periodic scheduling interval"}], "description": "OTG_HS device configuration register", "access": "read-write", "offset": 0, "size": 32}, {"reset": 0, "name": "OTG_HS_DCTL", "fields": [{"start": 0, "size": 1, "name": "RWUSIG", "description": "Remote wakeup signaling"}, {"start": 1, "size": 1, "name": "SDIS", "description": "Soft disconnect"}, {"start": 2, "size": 1, "name": "GINSTS", "description": "Global IN NAK status"}, {"start": 3, "size": 1, "name": "GONSTS", "description": "Global OUT NAK status"}, {"start": 4, "size": 3, "name": "TCTL", "description": "Test control"}, {"start": 7, "size": 1, "name": "SGINAK", "description": "Set global IN NAK"}, {"start": 8, "size": 1, "name": "CGINAK", "description": "Clear global IN NAK"}, {"start": 9, "size": 1, "name": "SGONAK", "description": "Set global OUT NAK"}, {"start": 10, "size": 1, "name": "CGONAK", "description": "Clear global OUT NAK"}, {"start": 11, "size": 1, "name": "POPRGDNE", "description": "Power-on programming done"}], "description": "OTG_HS device control register", "access": "", "offset": 4, "size": 32}, {"reset": 16, "name": "OTG_HS_DSTS", "fields": [{"start": 0, "size": 1, "name": "SUSPSTS", "description": "Suspend status"}, {"start": 1, "size": 2, "name": "ENUMSPD", "description": "Enumerated speed"}, {"start": 3, "size": 1, "name": "EERR", "description": "Erratic error"}, {"start": 8, "size": 14, "name": "FNSOF", "description": "Frame number of the received SOF"}], "description": "OTG_HS device status register", "access": "read-only", "offset": 8, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPMSK", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed interrupt mask"}, {"start": 1, "size": 1, "name": "EPDM", "description": "Endpoint disabled interrupt mask"}, {"start": 3, "size": 1, "name": "TOM", "description": "Timeout condition mask (nonisochronous endpoints)"}, {"start": 4, "size": 1, "name": "ITTXFEMSK", "description": "IN token received when TxFIFO empty mask"}, {"start": 5, "size": 1, "name": "INEPNMM", "description": "IN token received with EP mismatch mask"}, {"start": 6, "size": 1, "name": "INEPNEM", "description": "IN endpoint NAK effective mask"}, {"start": 8, "size": 1, "name": "TXFURM", "description": "FIFO underrun mask"}, {"start": 9, "size": 1, "name": "BIM", "description": "BNA interrupt mask"}], "description": "OTG_HS device IN endpoint common interrupt mask register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "OTG_HS_DOEPMSK", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed interrupt mask"}, {"start": 1, "size": 1, "name": "EPDM", "description": "Endpoint disabled interrupt mask"}, {"start": 3, "size": 1, "name": "STUPM", "description": "SETUP phase done mask"}, {"start": 4, "size": 1, "name": "OTEPDM", "description": "OUT token received when endpoint disabled mask"}, {"start": 6, "size": 1, "name": "B2BSTUP", "description": "Back-to-back SETUP packets received mask"}, {"start": 8, "size": 1, "name": "OPEM", "description": "OUT packet error mask"}, {"start": 9, "size": 1, "name": "BOIM", "description": "BNA interrupt mask"}], "description": "OTG_HS device OUT endpoint common interrupt mask register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "OTG_HS_DAINT", "fields": [{"start": 0, "size": 16, "name": "IEPINT", "description": "IN endpoint interrupt bits"}, {"start": 16, "size": 16, "name": "OEPINT", "description": "OUT endpoint interrupt bits"}], "description": "OTG_HS device all endpoints interrupt register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "OTG_HS_DAINTMSK", "fields": [{"start": 0, "size": 16, "name": "IEPM", "description": "IN EP interrupt mask bits"}, {"start": 16, "size": 16, "name": "OEPM", "description": "OUT EP interrupt mask bits"}], "description": "OTG_HS all endpoints interrupt mask register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 6103, "name": "OTG_HS_DVBUSDIS", "fields": [{"start": 0, "size": 16, "name": "VBUSDT", "description": "Device VBUS discharge time"}], "description": "OTG_HS device VBUS discharge time register", "access": "read-write", "offset": 40, "size": 32}, {"reset": 1464, "name": "OTG_HS_DVBUSPULSE", "fields": [{"start": 0, "size": 12, "name": "DVBUSP", "description": "Device VBUS pulsing time"}], "description": "OTG_HS device VBUS pulsing time register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "OTG_HS_DTHRCTL", "fields": [{"start": 0, "size": 1, "name": "NONISOTHREN", "description": "Nonisochronous IN endpoints threshold enable"}, {"start": 1, "size": 1, "name": "ISOTHREN", "description": "ISO IN endpoint threshold enable"}, {"start": 2, "size": 9, "name": "TXTHRLEN", "description": "Transmit threshold length"}, {"start": 16, "size": 1, "name": "RXTHREN", "description": "Receive threshold enable"}, {"start": 17, "size": 9, "name": "RXTHRLEN", "description": "Receive threshold length"}, {"start": 27, "size": 1, "name": "ARPEN", "description": "Arbiter parking enable"}], "description": "OTG_HS Device threshold control register", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPEMPMSK", "fields": [{"start": 0, "size": 16, "name": "INEPTXFEM", "description": "IN EP Tx FIFO empty interrupt mask bits"}], "description": "OTG_HS device IN endpoint FIFO empty interrupt mask register", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "OTG_HS_DEACHINT", "fields": [{"start": 1, "size": 1, "name": "IEP1INT", "description": "IN endpoint 1interrupt bit"}, {"start": 17, "size": 1, "name": "OEP1INT", "description": "OUT endpoint 1 interrupt bit"}], "description": "OTG_HS device each endpoint interrupt register", "access": "read-write", "offset": 56, "size": 32}, {"reset": 0, "name": "OTG_HS_DEACHINTMSK", "fields": [{"start": 1, "size": 1, "name": "IEP1INTM", "description": "IN Endpoint 1 interrupt mask bit"}, {"start": 17, "size": 1, "name": "OEP1INTM", "description": "OUT Endpoint 1 interrupt mask bit"}], "description": "OTG_HS device each endpoint interrupt register mask", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPEACHMSK1", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed interrupt mask"}, {"start": 1, "size": 1, "name": "EPDM", "description": "Endpoint disabled interrupt mask"}, {"start": 3, "size": 1, "name": "TOM", "description": "Timeout condition mask (nonisochronous endpoints)"}, {"start": 4, "size": 1, "name": "ITTXFEMSK", "description": "IN token received when TxFIFO empty mask"}, {"start": 5, "size": 1, "name": "INEPNMM", "description": "IN token received with EP mismatch mask"}, {"start": 6, "size": 1, "name": "INEPNEM", "description": "IN endpoint NAK effective mask"}, {"start": 8, "size": 1, "name": "TXFURM", "description": "FIFO underrun mask"}, {"start": 9, "size": 1, "name": "BIM", "description": "BNA interrupt mask"}, {"start": 13, "size": 1, "name": "NAKM", "description": "NAK interrupt mask"}], "description": "OTG_HS device each in endpoint-1 interrupt register", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "OTG_HS_DOEPEACHMSK1", "fields": [{"start": 0, "size": 1, "name": "XFRCM", "description": "Transfer completed interrupt mask"}, {"start": 1, "size": 1, "name": "EPDM", "description": "Endpoint disabled interrupt mask"}, {"start": 3, "size": 1, "name": "TOM", "description": "Timeout condition mask"}, {"start": 4, "size": 1, "name": "ITTXFEMSK", "description": "IN token received when TxFIFO empty mask"}, {"start": 5, "size": 1, "name": "INEPNMM", "description": "IN token received with EP mismatch mask"}, {"start": 6, "size": 1, "name": "INEPNEM", "description": "IN endpoint NAK effective mask"}, {"start": 8, "size": 1, "name": "TXFURM", "description": "OUT packet error mask"}, {"start": 9, "size": 1, "name": "BIM", "description": "BNA interrupt mask"}, {"start": 12, "size": 1, "name": "BERRM", "description": "Bubble error interrupt mask"}, {"start": 13, "size": 1, "name": "NAKM", "description": "NAK interrupt mask"}, {"start": 14, "size": 1, "name": "NYETM", "description": "NYET interrupt mask"}], "description": "OTG_HS device each OUT endpoint-1 interrupt register", "access": "read-write", "offset": 128, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPCTL0", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USB active endpoint"}, {"start": 16, "size": 1, "name": "EONUM_DPID", "description": "Even/odd frame"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAK status"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 21, "size": 1, "name": "Stall", "description": "STALL handshake"}, {"start": 22, "size": 4, "name": "TXFNUM", "description": "TxFIFO number"}, {"start": 26, "size": 1, "name": "CNAK", "description": "Clear NAK"}, {"start": 27, "size": 1, "name": "SNAK", "description": "Set NAK"}, {"start": 28, "size": 1, "name": "SD0PID_SEVNFRM", "description": "Set DATA0 PID"}, {"start": 29, "size": 1, "name": "SODDFRM", "description": "Set odd frame"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "Endpoint disable"}, {"start": 31, "size": 1, "name": "EPENA", "description": "Endpoint enable"}], "description": "OTG device endpoint-0 control register", "access": "", "offset": 256, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPCTL1", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USB active endpoint"}, {"start": 16, "size": 1, "name": "EONUM_DPID", "description": "Even/odd frame"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAK status"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 21, "size": 1, "name": "Stall", "description": "STALL handshake"}, {"start": 22, "size": 4, "name": "TXFNUM", "description": "TxFIFO number"}, {"start": 26, "size": 1, "name": "CNAK", "description": "Clear NAK"}, {"start": 27, "size": 1, "name": "SNAK", "description": "Set NAK"}, {"start": 28, "size": 1, "name": "SD0PID_SEVNFRM", "description": "Set DATA0 PID"}, {"start": 29, "size": 1, "name": "SODDFRM", "description": "Set odd frame"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "Endpoint disable"}, {"start": 31, "size": 1, "name": "EPENA", "description": "Endpoint enable"}], "description": "OTG device endpoint-1 control register", "access": "", "offset": 288, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPCTL2", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USB active endpoint"}, {"start": 16, "size": 1, "name": "EONUM_DPID", "description": "Even/odd frame"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAK status"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 21, "size": 1, "name": "Stall", "description": "STALL handshake"}, {"start": 22, "size": 4, "name": "TXFNUM", "description": "TxFIFO number"}, {"start": 26, "size": 1, "name": "CNAK", "description": "Clear NAK"}, {"start": 27, "size": 1, "name": "SNAK", "description": "Set NAK"}, {"start": 28, "size": 1, "name": "SD0PID_SEVNFRM", "description": "Set DATA0 PID"}, {"start": 29, "size": 1, "name": "SODDFRM", "description": "Set odd frame"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "Endpoint disable"}, {"start": 31, "size": 1, "name": "EPENA", "description": "Endpoint enable"}], "description": "OTG device endpoint-2 control register", "access": "", "offset": 320, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPCTL3", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USB active endpoint"}, {"start": 16, "size": 1, "name": "EONUM_DPID", "description": "Even/odd frame"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAK status"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 21, "size": 1, "name": "Stall", "description": "STALL handshake"}, {"start": 22, "size": 4, "name": "TXFNUM", "description": "TxFIFO number"}, {"start": 26, "size": 1, "name": "CNAK", "description": "Clear NAK"}, {"start": 27, "size": 1, "name": "SNAK", "description": "Set NAK"}, {"start": 28, "size": 1, "name": "SD0PID_SEVNFRM", "description": "Set DATA0 PID"}, {"start": 29, "size": 1, "name": "SODDFRM", "description": "Set odd frame"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "Endpoint disable"}, {"start": 31, "size": 1, "name": "EPENA", "description": "Endpoint enable"}], "description": "OTG device endpoint-3 control register", "access": "", "offset": 352, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPCTL4", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USB active endpoint"}, {"start": 16, "size": 1, "name": "EONUM_DPID", "description": "Even/odd frame"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAK status"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 21, "size": 1, "name": "Stall", "description": "STALL handshake"}, {"start": 22, "size": 4, "name": "TXFNUM", "description": "TxFIFO number"}, {"start": 26, "size": 1, "name": "CNAK", "description": "Clear NAK"}, {"start": 27, "size": 1, "name": "SNAK", "description": "Set NAK"}, {"start": 28, "size": 1, "name": "SD0PID_SEVNFRM", "description": "Set DATA0 PID"}, {"start": 29, "size": 1, "name": "SODDFRM", "description": "Set odd frame"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "Endpoint disable"}, {"start": 31, "size": 1, "name": "EPENA", "description": "Endpoint enable"}], "description": "OTG device endpoint-4 control register", "access": "", "offset": 384, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPCTL5", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USB active endpoint"}, {"start": 16, "size": 1, "name": "EONUM_DPID", "description": "Even/odd frame"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAK status"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 21, "size": 1, "name": "Stall", "description": "STALL handshake"}, {"start": 22, "size": 4, "name": "TXFNUM", "description": "TxFIFO number"}, {"start": 26, "size": 1, "name": "CNAK", "description": "Clear NAK"}, {"start": 27, "size": 1, "name": "SNAK", "description": "Set NAK"}, {"start": 28, "size": 1, "name": "SD0PID_SEVNFRM", "description": "Set DATA0 PID"}, {"start": 29, "size": 1, "name": "SODDFRM", "description": "Set odd frame"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "Endpoint disable"}, {"start": 31, "size": 1, "name": "EPENA", "description": "Endpoint enable"}], "description": "OTG device endpoint-5 control register", "access": "", "offset": 416, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPCTL6", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USB active endpoint"}, {"start": 16, "size": 1, "name": "EONUM_DPID", "description": "Even/odd frame"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAK status"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 21, "size": 1, "name": "Stall", "description": "STALL handshake"}, {"start": 22, "size": 4, "name": "TXFNUM", "description": "TxFIFO number"}, {"start": 26, "size": 1, "name": "CNAK", "description": "Clear NAK"}, {"start": 27, "size": 1, "name": "SNAK", "description": "Set NAK"}, {"start": 28, "size": 1, "name": "SD0PID_SEVNFRM", "description": "Set DATA0 PID"}, {"start": 29, "size": 1, "name": "SODDFRM", "description": "Set odd frame"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "Endpoint disable"}, {"start": 31, "size": 1, "name": "EPENA", "description": "Endpoint enable"}], "description": "OTG device endpoint-6 control register", "access": "", "offset": 448, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPCTL7", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USB active endpoint"}, {"start": 16, "size": 1, "name": "EONUM_DPID", "description": "Even/odd frame"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAK status"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 21, "size": 1, "name": "Stall", "description": "STALL handshake"}, {"start": 22, "size": 4, "name": "TXFNUM", "description": "TxFIFO number"}, {"start": 26, "size": 1, "name": "CNAK", "description": "Clear NAK"}, {"start": 27, "size": 1, "name": "SNAK", "description": "Set NAK"}, {"start": 28, "size": 1, "name": "SD0PID_SEVNFRM", "description": "Set DATA0 PID"}, {"start": 29, "size": 1, "name": "SODDFRM", "description": "Set odd frame"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "Endpoint disable"}, {"start": 31, "size": 1, "name": "EPENA", "description": "Endpoint enable"}], "description": "OTG device endpoint-7 control register", "access": "", "offset": 480, "size": 32}, {"reset": 128, "name": "OTG_HS_DIEPINT0", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed interrupt"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "Endpoint disabled interrupt"}, {"start": 3, "size": 1, "name": "TOC", "description": "Timeout condition"}, {"start": 4, "size": 1, "name": "ITTXFE", "description": "IN token received when TxFIFO is empty"}, {"start": 6, "size": 1, "name": "INEPNE", "description": "IN endpoint NAK effective"}, {"start": 7, "size": 1, "name": "TXFE", "description": "Transmit FIFO empty"}, {"start": 8, "size": 1, "name": "TXFIFOUDRN", "description": "Transmit Fifo Underrun"}, {"start": 9, "size": 1, "name": "BNA", "description": "Buffer not available interrupt"}, {"start": 11, "size": 1, "name": "PKTDRPSTS", "description": "Packet dropped status"}, {"start": 12, "size": 1, "name": "BERR", "description": "Babble error interrupt"}, {"start": 13, "size": 1, "name": "NAK", "description": "NAK interrupt"}], "description": "OTG device endpoint-0 interrupt register", "access": "", "offset": 264, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPINT1", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed interrupt"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "Endpoint disabled interrupt"}, {"start": 3, "size": 1, "name": "TOC", "description": "Timeout condition"}, {"start": 4, "size": 1, "name": "ITTXFE", "description": "IN token received when TxFIFO is empty"}, {"start": 6, "size": 1, "name": "INEPNE", "description": "IN endpoint NAK effective"}, {"start": 7, "size": 1, "name": "TXFE", "description": "Transmit FIFO empty"}, {"start": 8, "size": 1, "name": "TXFIFOUDRN", "description": "Transmit Fifo Underrun"}, {"start": 9, "size": 1, "name": "BNA", "description": "Buffer not available interrupt"}, {"start": 11, "size": 1, "name": "PKTDRPSTS", "description": "Packet dropped status"}, {"start": 12, "size": 1, "name": "BERR", "description": "Babble error interrupt"}, {"start": 13, "size": 1, "name": "NAK", "description": "NAK interrupt"}], "description": "OTG device endpoint-1 interrupt register", "access": "", "offset": 296, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPINT2", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed interrupt"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "Endpoint disabled interrupt"}, {"start": 3, "size": 1, "name": "TOC", "description": "Timeout condition"}, {"start": 4, "size": 1, "name": "ITTXFE", "description": "IN token received when TxFIFO is empty"}, {"start": 6, "size": 1, "name": "INEPNE", "description": "IN endpoint NAK effective"}, {"start": 7, "size": 1, "name": "TXFE", "description": "Transmit FIFO empty"}, {"start": 8, "size": 1, "name": "TXFIFOUDRN", "description": "Transmit Fifo Underrun"}, {"start": 9, "size": 1, "name": "BNA", "description": "Buffer not available interrupt"}, {"start": 11, "size": 1, "name": "PKTDRPSTS", "description": "Packet dropped status"}, {"start": 12, "size": 1, "name": "BERR", "description": "Babble error interrupt"}, {"start": 13, "size": 1, "name": "NAK", "description": "NAK interrupt"}], "description": "OTG device endpoint-2 interrupt register", "access": "", "offset": 328, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPINT3", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed interrupt"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "Endpoint disabled interrupt"}, {"start": 3, "size": 1, "name": "TOC", "description": "Timeout condition"}, {"start": 4, "size": 1, "name": "ITTXFE", "description": "IN token received when TxFIFO is empty"}, {"start": 6, "size": 1, "name": "INEPNE", "description": "IN endpoint NAK effective"}, {"start": 7, "size": 1, "name": "TXFE", "description": "Transmit FIFO empty"}, {"start": 8, "size": 1, "name": "TXFIFOUDRN", "description": "Transmit Fifo Underrun"}, {"start": 9, "size": 1, "name": "BNA", "description": "Buffer not available interrupt"}, {"start": 11, "size": 1, "name": "PKTDRPSTS", "description": "Packet dropped status"}, {"start": 12, "size": 1, "name": "BERR", "description": "Babble error interrupt"}, {"start": 13, "size": 1, "name": "NAK", "description": "NAK interrupt"}], "description": "OTG device endpoint-3 interrupt register", "access": "", "offset": 360, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPINT4", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed interrupt"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "Endpoint disabled interrupt"}, {"start": 3, "size": 1, "name": "TOC", "description": "Timeout condition"}, {"start": 4, "size": 1, "name": "ITTXFE", "description": "IN token received when TxFIFO is empty"}, {"start": 6, "size": 1, "name": "INEPNE", "description": "IN endpoint NAK effective"}, {"start": 7, "size": 1, "name": "TXFE", "description": "Transmit FIFO empty"}, {"start": 8, "size": 1, "name": "TXFIFOUDRN", "description": "Transmit Fifo Underrun"}, {"start": 9, "size": 1, "name": "BNA", "description": "Buffer not available interrupt"}, {"start": 11, "size": 1, "name": "PKTDRPSTS", "description": "Packet dropped status"}, {"start": 12, "size": 1, "name": "BERR", "description": "Babble error interrupt"}, {"start": 13, "size": 1, "name": "NAK", "description": "NAK interrupt"}], "description": "OTG device endpoint-4 interrupt register", "access": "", "offset": 392, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPINT5", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed interrupt"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "Endpoint disabled interrupt"}, {"start": 3, "size": 1, "name": "TOC", "description": "Timeout condition"}, {"start": 4, "size": 1, "name": "ITTXFE", "description": "IN token received when TxFIFO is empty"}, {"start": 6, "size": 1, "name": "INEPNE", "description": "IN endpoint NAK effective"}, {"start": 7, "size": 1, "name": "TXFE", "description": "Transmit FIFO empty"}, {"start": 8, "size": 1, "name": "TXFIFOUDRN", "description": "Transmit Fifo Underrun"}, {"start": 9, "size": 1, "name": "BNA", "description": "Buffer not available interrupt"}, {"start": 11, "size": 1, "name": "PKTDRPSTS", "description": "Packet dropped status"}, {"start": 12, "size": 1, "name": "BERR", "description": "Babble error interrupt"}, {"start": 13, "size": 1, "name": "NAK", "description": "NAK interrupt"}], "description": "OTG device endpoint-5 interrupt register", "access": "", "offset": 424, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPINT6", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed interrupt"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "Endpoint disabled interrupt"}, {"start": 3, "size": 1, "name": "TOC", "description": "Timeout condition"}, {"start": 4, "size": 1, "name": "ITTXFE", "description": "IN token received when TxFIFO is empty"}, {"start": 6, "size": 1, "name": "INEPNE", "description": "IN endpoint NAK effective"}, {"start": 7, "size": 1, "name": "TXFE", "description": "Transmit FIFO empty"}, {"start": 8, "size": 1, "name": "TXFIFOUDRN", "description": "Transmit Fifo Underrun"}, {"start": 9, "size": 1, "name": "BNA", "description": "Buffer not available interrupt"}, {"start": 11, "size": 1, "name": "PKTDRPSTS", "description": "Packet dropped status"}, {"start": 12, "size": 1, "name": "BERR", "description": "Babble error interrupt"}, {"start": 13, "size": 1, "name": "NAK", "description": "NAK interrupt"}], "description": "OTG device endpoint-6 interrupt register", "access": "", "offset": 456, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPINT7", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed interrupt"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "Endpoint disabled interrupt"}, {"start": 3, "size": 1, "name": "TOC", "description": "Timeout condition"}, {"start": 4, "size": 1, "name": "ITTXFE", "description": "IN token received when TxFIFO is empty"}, {"start": 6, "size": 1, "name": "INEPNE", "description": "IN endpoint NAK effective"}, {"start": 7, "size": 1, "name": "TXFE", "description": "Transmit FIFO empty"}, {"start": 8, "size": 1, "name": "TXFIFOUDRN", "description": "Transmit Fifo Underrun"}, {"start": 9, "size": 1, "name": "BNA", "description": "Buffer not available interrupt"}, {"start": 11, "size": 1, "name": "PKTDRPSTS", "description": "Packet dropped status"}, {"start": 12, "size": 1, "name": "BERR", "description": "Babble error interrupt"}, {"start": 13, "size": 1, "name": "NAK", "description": "NAK interrupt"}], "description": "OTG device endpoint-7 interrupt register", "access": "", "offset": 488, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPTSIZ0", "fields": [{"start": 0, "size": 7, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 2, "name": "PKTCNT", "description": "Packet count"}], "description": "OTG_HS device IN endpoint 0 transfer size register", "access": "read-write", "offset": 272, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPDMA1", "fields": [{"start": 0, "size": 32, "name": "DMAADDR", "description": "DMA address"}], "description": "OTG_HS device endpoint-1 DMA address register", "access": "read-write", "offset": 276, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPDMA2", "fields": [{"start": 0, "size": 32, "name": "DMAADDR", "description": "DMA address"}], "description": "OTG_HS device endpoint-2 DMA address register", "access": "read-write", "offset": 308, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPDMA3", "fields": [{"start": 0, "size": 32, "name": "DMAADDR", "description": "DMA address"}], "description": "OTG_HS device endpoint-3 DMA address register", "access": "read-write", "offset": 340, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPDMA4", "fields": [{"start": 0, "size": 32, "name": "DMAADDR", "description": "DMA address"}], "description": "OTG_HS device endpoint-4 DMA address register", "access": "read-write", "offset": 372, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPDMA5", "fields": [{"start": 0, "size": 32, "name": "DMAADDR", "description": "DMA address"}], "description": "OTG_HS device endpoint-5 DMA address register", "access": "read-write", "offset": 404, "size": 32}, {"reset": 0, "name": "OTG_HS_DTXFSTS0", "fields": [{"start": 0, "size": 16, "name": "INEPTFSAV", "description": "IN endpoint TxFIFO space avail"}], "description": "OTG_HS device IN endpoint transmit FIFO status register", "access": "read-only", "offset": 280, "size": 32}, {"reset": 0, "name": "OTG_HS_DTXFSTS1", "fields": [{"start": 0, "size": 16, "name": "INEPTFSAV", "description": "IN endpoint TxFIFO space avail"}], "description": "OTG_HS device IN endpoint transmit FIFO status register", "access": "read-only", "offset": 312, "size": 32}, {"reset": 0, "name": "OTG_HS_DTXFSTS2", "fields": [{"start": 0, "size": 16, "name": "INEPTFSAV", "description": "IN endpoint TxFIFO space avail"}], "description": "OTG_HS device IN endpoint transmit FIFO status register", "access": "read-only", "offset": 344, "size": 32}, {"reset": 0, "name": "OTG_HS_DTXFSTS3", "fields": [{"start": 0, "size": 16, "name": "INEPTFSAV", "description": "IN endpoint TxFIFO space avail"}], "description": "OTG_HS device IN endpoint transmit FIFO status register", "access": "read-only", "offset": 376, "size": 32}, {"reset": 0, "name": "OTG_HS_DTXFSTS4", "fields": [{"start": 0, "size": 16, "name": "INEPTFSAV", "description": "IN endpoint TxFIFO space avail"}], "description": "OTG_HS device IN endpoint transmit FIFO status register", "access": "read-only", "offset": 408, "size": 32}, {"reset": 0, "name": "OTG_HS_DTXFSTS5", "fields": [{"start": 0, "size": 16, "name": "INEPTFSAV", "description": "IN endpoint TxFIFO space avail"}], "description": "OTG_HS device IN endpoint transmit FIFO status register", "access": "read-only", "offset": 440, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPTSIZ1", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "MCNT", "description": "Multi count"}], "description": "OTG_HS device endpoint transfer size register", "access": "read-write", "offset": 304, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPTSIZ2", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "MCNT", "description": "Multi count"}], "description": "OTG_HS device endpoint transfer size register", "access": "read-write", "offset": 336, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPTSIZ3", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "MCNT", "description": "Multi count"}], "description": "OTG_HS device endpoint transfer size register", "access": "read-write", "offset": 368, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPTSIZ4", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "MCNT", "description": "Multi count"}], "description": "OTG_HS device endpoint transfer size register", "access": "read-write", "offset": 400, "size": 32}, {"reset": 0, "name": "OTG_HS_DIEPTSIZ5", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "MCNT", "description": "Multi count"}], "description": "OTG_HS device endpoint transfer size register", "access": "read-write", "offset": 432, "size": 32}, {"reset": 32768, "name": "OTG_HS_DOEPCTL0", "fields": [{"start": 0, "size": 2, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USB active endpoint"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAK status"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 1, "name": "SNPM", "description": "Snoop mode"}, {"start": 21, "size": 1, "name": "Stall", "description": "STALL handshake"}, {"start": 26, "size": 1, "name": "CNAK", "description": "Clear NAK"}, {"start": 27, "size": 1, "name": "SNAK", "description": "Set NAK"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "Endpoint disable"}, {"start": 31, "size": 1, "name": "EPENA", "description": "Endpoint enable"}], "description": "OTG_HS device control OUT endpoint 0 control register", "access": "", "offset": 768, "size": 32}, {"reset": 0, "name": "OTG_HS_DOEPCTL1", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USB active endpoint"}, {"start": 16, "size": 1, "name": "EONUM_DPID", "description": "Even odd frame/Endpoint data PID"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAK status"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 1, "name": "SNPM", "description": "Snoop mode"}, {"start": 21, "size": 1, "name": "Stall", "description": "STALL handshake"}, {"start": 26, "size": 1, "name": "CNAK", "description": "Clear NAK"}, {"start": 27, "size": 1, "name": "SNAK", "description": "Set NAK"}, {"start": 28, "size": 1, "name": "SD0PID_SEVNFRM", "description": "Set DATA0 PID/Set even frame"}, {"start": 29, "size": 1, "name": "SODDFRM", "description": "Set odd frame"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "Endpoint disable"}, {"start": 31, "size": 1, "name": "EPENA", "description": "Endpoint enable"}], "description": "OTG device endpoint-1 control register", "access": "", "offset": 800, "size": 32}, {"reset": 0, "name": "OTG_HS_DOEPCTL2", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USB active endpoint"}, {"start": 16, "size": 1, "name": "EONUM_DPID", "description": "Even odd frame/Endpoint data PID"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAK status"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 1, "name": "SNPM", "description": "Snoop mode"}, {"start": 21, "size": 1, "name": "Stall", "description": "STALL handshake"}, {"start": 26, "size": 1, "name": "CNAK", "description": "Clear NAK"}, {"start": 27, "size": 1, "name": "SNAK", "description": "Set NAK"}, {"start": 28, "size": 1, "name": "SD0PID_SEVNFRM", "description": "Set DATA0 PID/Set even frame"}, {"start": 29, "size": 1, "name": "SODDFRM", "description": "Set odd frame"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "Endpoint disable"}, {"start": 31, "size": 1, "name": "EPENA", "description": "Endpoint enable"}], "description": "OTG device endpoint-2 control register", "access": "", "offset": 832, "size": 32}, {"reset": 0, "name": "OTG_HS_DOEPCTL3", "fields": [{"start": 0, "size": 11, "name": "MPSIZ", "description": "Maximum packet size"}, {"start": 15, "size": 1, "name": "USBAEP", "description": "USB active endpoint"}, {"start": 16, "size": 1, "name": "EONUM_DPID", "description": "Even odd frame/Endpoint data PID"}, {"start": 17, "size": 1, "name": "NAKSTS", "description": "NAK status"}, {"start": 18, "size": 2, "name": "EPTYP", "description": "Endpoint type"}, {"start": 20, "size": 1, "name": "SNPM", "description": "Snoop mode"}, {"start": 21, "size": 1, "name": "Stall", "description": "STALL handshake"}, {"start": 26, "size": 1, "name": "CNAK", "description": "Clear NAK"}, {"start": 27, "size": 1, "name": "SNAK", "description": "Set NAK"}, {"start": 28, "size": 1, "name": "SD0PID_SEVNFRM", "description": "Set DATA0 PID/Set even frame"}, {"start": 29, "size": 1, "name": "SODDFRM", "description": "Set odd frame"}, {"start": 30, "size": 1, "name": "EPDIS", "description": "Endpoint disable"}, {"start": 31, "size": 1, "name": "EPENA", "description": "Endpoint enable"}], "description": "OTG device endpoint-3 control register", "access": "", "offset": 864, "size": 32}, {"reset": 128, "name": "OTG_HS_DOEPINT0", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed interrupt"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "Endpoint disabled interrupt"}, {"start": 3, "size": 1, "name": "STUP", "description": "SETUP phase done"}, {"start": 4, "size": 1, "name": "OTEPDIS", "description": "OUT token received when endpoint disabled"}, {"start": 6, "size": 1, "name": "B2BSTUP", "description": "Back-to-back SETUP packets received"}, {"start": 14, "size": 1, "name": "NYET", "description": "NYET interrupt"}], "description": "OTG_HS device endpoint-0 interrupt register", "access": "read-write", "offset": 776, "size": 32}, {"reset": 0, "name": "OTG_HS_DOEPINT1", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed interrupt"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "Endpoint disabled interrupt"}, {"start": 3, "size": 1, "name": "STUP", "description": "SETUP phase done"}, {"start": 4, "size": 1, "name": "OTEPDIS", "description": "OUT token received when endpoint disabled"}, {"start": 6, "size": 1, "name": "B2BSTUP", "description": "Back-to-back SETUP packets received"}, {"start": 14, "size": 1, "name": "NYET", "description": "NYET interrupt"}], "description": "OTG_HS device endpoint-1 interrupt register", "access": "read-write", "offset": 808, "size": 32}, {"reset": 0, "name": "OTG_HS_DOEPINT2", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed interrupt"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "Endpoint disabled interrupt"}, {"start": 3, "size": 1, "name": "STUP", "description": "SETUP phase done"}, {"start": 4, "size": 1, "name": "OTEPDIS", "description": "OUT token received when endpoint disabled"}, {"start": 6, "size": 1, "name": "B2BSTUP", "description": "Back-to-back SETUP packets received"}, {"start": 14, "size": 1, "name": "NYET", "description": "NYET interrupt"}], "description": "OTG_HS device endpoint-2 interrupt register", "access": "read-write", "offset": 840, "size": 32}, {"reset": 0, "name": "OTG_HS_DOEPINT3", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed interrupt"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "Endpoint disabled interrupt"}, {"start": 3, "size": 1, "name": "STUP", "description": "SETUP phase done"}, {"start": 4, "size": 1, "name": "OTEPDIS", "description": "OUT token received when endpoint disabled"}, {"start": 6, "size": 1, "name": "B2BSTUP", "description": "Back-to-back SETUP packets received"}, {"start": 14, "size": 1, "name": "NYET", "description": "NYET interrupt"}], "description": "OTG_HS device endpoint-3 interrupt register", "access": "read-write", "offset": 872, "size": 32}, {"reset": 0, "name": "OTG_HS_DOEPINT4", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed interrupt"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "Endpoint disabled interrupt"}, {"start": 3, "size": 1, "name": "STUP", "description": "SETUP phase done"}, {"start": 4, "size": 1, "name": "OTEPDIS", "description": "OUT token received when endpoint disabled"}, {"start": 6, "size": 1, "name": "B2BSTUP", "description": "Back-to-back SETUP packets received"}, {"start": 14, "size": 1, "name": "NYET", "description": "NYET interrupt"}], "description": "OTG_HS device endpoint-4 interrupt register", "access": "read-write", "offset": 904, "size": 32}, {"reset": 0, "name": "OTG_HS_DOEPINT5", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed interrupt"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "Endpoint disabled interrupt"}, {"start": 3, "size": 1, "name": "STUP", "description": "SETUP phase done"}, {"start": 4, "size": 1, "name": "OTEPDIS", "description": "OUT token received when endpoint disabled"}, {"start": 6, "size": 1, "name": "B2BSTUP", "description": "Back-to-back SETUP packets received"}, {"start": 14, "size": 1, "name": "NYET", "description": "NYET interrupt"}], "description": "OTG_HS device endpoint-5 interrupt register", "access": "read-write", "offset": 936, "size": 32}, {"reset": 0, "name": "OTG_HS_DOEPINT6", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed interrupt"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "Endpoint disabled interrupt"}, {"start": 3, "size": 1, "name": "STUP", "description": "SETUP phase done"}, {"start": 4, "size": 1, "name": "OTEPDIS", "description": "OUT token received when endpoint disabled"}, {"start": 6, "size": 1, "name": "B2BSTUP", "description": "Back-to-back SETUP packets received"}, {"start": 14, "size": 1, "name": "NYET", "description": "NYET interrupt"}], "description": "OTG_HS device endpoint-6 interrupt register", "access": "read-write", "offset": 968, "size": 32}, {"reset": 0, "name": "OTG_HS_DOEPINT7", "fields": [{"start": 0, "size": 1, "name": "XFRC", "description": "Transfer completed interrupt"}, {"start": 1, "size": 1, "name": "EPDISD", "description": "Endpoint disabled interrupt"}, {"start": 3, "size": 1, "name": "STUP", "description": "SETUP phase done"}, {"start": 4, "size": 1, "name": "OTEPDIS", "description": "OUT token received when endpoint disabled"}, {"start": 6, "size": 1, "name": "B2BSTUP", "description": "Back-to-back SETUP packets received"}, {"start": 14, "size": 1, "name": "NYET", "description": "NYET interrupt"}], "description": "OTG_HS device endpoint-7 interrupt register", "access": "read-write", "offset": 1000, "size": 32}, {"reset": 0, "name": "OTG_HS_DOEPTSIZ0", "fields": [{"start": 0, "size": 7, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 1, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "STUPCNT", "description": "SETUP packet count"}], "description": "OTG_HS device endpoint-1 transfer size register", "access": "read-write", "offset": 784, "size": 32}, {"reset": 0, "name": "OTG_HS_DOEPTSIZ1", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "RXDPID_STUPCNT", "description": "Received data PID/SETUP packet count"}], "description": "OTG_HS device endpoint-2 transfer size register", "access": "read-write", "offset": 816, "size": 32}, {"reset": 0, "name": "OTG_HS_DOEPTSIZ2", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "RXDPID_STUPCNT", "description": "Received data PID/SETUP packet count"}], "description": "OTG_HS device endpoint-3 transfer size register", "access": "read-write", "offset": 848, "size": 32}, {"reset": 0, "name": "OTG_HS_DOEPTSIZ3", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "RXDPID_STUPCNT", "description": "Received data PID/SETUP packet count"}], "description": "OTG_HS device endpoint-4 transfer size register", "access": "read-write", "offset": 880, "size": 32}, {"reset": 0, "name": "OTG_HS_DOEPTSIZ4", "fields": [{"start": 0, "size": 19, "name": "XFRSIZ", "description": "Transfer size"}, {"start": 19, "size": 10, "name": "PKTCNT", "description": "Packet count"}, {"start": 29, "size": 2, "name": "RXDPID_STUPCNT", "description": "Received data PID/SETUP packet count"}], "description": "OTG_HS device endpoint-5 transfer size register", "access": "read-write", "offset": 912, "size": 32}], "base": 1074006016, "description": "USB on the go high speed"}, {"group": "USB_OTG_HS", "name": "OTG_HS_PWRCLK", "interrupts": [], "registers": [{"reset": 0, "name": "OTG_HS_PCGCR", "fields": [{"start": 0, "size": 1, "name": "STPPCLK", "description": "Stop PHY clock"}, {"start": 1, "size": 1, "name": "GATEHCLK", "description": "Gate HCLK"}, {"start": 4, "size": 1, "name": "PHYSUSP", "description": "PHY suspended"}], "description": "Power and clock gating control register", "access": "read-write", "offset": 0, "size": 32}], "base": 1074007552, "description": "USB on the go high speed"}, {"group": "NVIC", "name": "NVIC", "interrupts": [], "registers": [{"reset": 0, "name": "ICTR", "fields": [{"start": 0, "size": 4, "name": "INTLINESNUM", "description": "Total number of interrupt lines in groups"}], "description": "Interrupt Controller Type Register", "access": "read-only", "offset": 4, "size": 32}, {"reset": 0, "name": "STIR", "fields": [{"start": 0, "size": 9, "name": "INTID", "description": "interrupt to be triggered"}], "description": "Software Triggered Interrupt Register", "access": "write-only", "offset": 3840, "size": 32}, {"reset": 0, "name": "ISER0", "fields": [{"start": 0, "size": 32, "name": "SETENA", "description": "SETENA"}], "description": "Interrupt Set-Enable Register", "access": "read-write", "offset": 256, "size": 32}, {"reset": 0, "name": "ISER1", "fields": [{"start": 0, "size": 32, "name": "SETENA", "description": "SETENA"}], "description": "Interrupt Set-Enable Register", "access": "read-write", "offset": 260, "size": 32}, {"reset": 0, "name": "ISER2", "fields": [{"start": 0, "size": 32, "name": "SETENA", "description": "SETENA"}], "description": "Interrupt Set-Enable Register", "access": "read-write", "offset": 264, "size": 32}, {"reset": 0, "name": "ICER0", "fields": [{"start": 0, "size": 32, "name": "CLRENA", "description": "CLRENA"}], "description": "Interrupt Clear-Enable Register", "access": "read-write", "offset": 384, "size": 32}, {"reset": 0, "name": "ICER1", "fields": [{"start": 0, "size": 32, "name": "CLRENA", "description": "CLRENA"}], "description": "Interrupt Clear-Enable Register", "access": "read-write", "offset": 388, "size": 32}, {"reset": 0, "name": "ICER2", "fields": [{"start": 0, "size": 32, "name": "CLRENA", "description": "CLRENA"}], "description": "Interrupt Clear-Enable Register", "access": "read-write", "offset": 392, "size": 32}, {"reset": 0, "name": "ISPR0", "fields": [{"start": 0, "size": 32, "name": "SETPEND", "description": "SETPEND"}], "description": "Interrupt Set-Pending Register", "access": "read-write", "offset": 512, "size": 32}, {"reset": 0, "name": "ISPR1", "fields": [{"start": 0, "size": 32, "name": "SETPEND", "description": "SETPEND"}], "description": "Interrupt Set-Pending Register", "access": "read-write", "offset": 516, "size": 32}, {"reset": 0, "name": "ISPR2", "fields": [{"start": 0, "size": 32, "name": "SETPEND", "description": "SETPEND"}], "description": "Interrupt Set-Pending Register", "access": "read-write", "offset": 520, "size": 32}, {"reset": 0, "name": "ICPR0", "fields": [{"start": 0, "size": 32, "name": "CLRPEND", "description": "CLRPEND"}], "description": "Interrupt Clear-Pending Register", "access": "read-write", "offset": 640, "size": 32}, {"reset": 0, "name": "ICPR1", "fields": [{"start": 0, "size": 32, "name": "CLRPEND", "description": "CLRPEND"}], "description": "Interrupt Clear-Pending Register", "access": "read-write", "offset": 644, "size": 32}, {"reset": 0, "name": "ICPR2", "fields": [{"start": 0, "size": 32, "name": "CLRPEND", "description": "CLRPEND"}], "description": "Interrupt Clear-Pending Register", "access": "read-write", "offset": 648, "size": 32}, {"reset": 0, "name": "IABR0", "fields": [{"start": 0, "size": 32, "name": "ACTIVE", "description": "ACTIVE"}], "description": "Interrupt Active Bit Register", "access": "read-only", "offset": 768, "size": 32}, {"reset": 0, "name": "IABR1", "fields": [{"start": 0, "size": 32, "name": "ACTIVE", "description": "ACTIVE"}], "description": "Interrupt Active Bit Register", "access": "read-only", "offset": 772, "size": 32}, {"reset": 0, "name": "IABR2", "fields": [{"start": 0, "size": 32, "name": "ACTIVE", "description": "ACTIVE"}], "description": "Interrupt Active Bit Register", "access": "read-only", "offset": 776, "size": 32}, {"reset": 0, "name": "IPR0", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1024, "size": 32}, {"reset": 0, "name": "IPR1", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1028, "size": 32}, {"reset": 0, "name": "IPR2", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1032, "size": 32}, {"reset": 0, "name": "IPR3", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1036, "size": 32}, {"reset": 0, "name": "IPR4", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1040, "size": 32}, {"reset": 0, "name": "IPR5", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1044, "size": 32}, {"reset": 0, "name": "IPR6", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1048, "size": 32}, {"reset": 0, "name": "IPR7", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1052, "size": 32}, {"reset": 0, "name": "IPR8", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1056, "size": 32}, {"reset": 0, "name": "IPR9", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1060, "size": 32}, {"reset": 0, "name": "IPR10", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1064, "size": 32}, {"reset": 0, "name": "IPR11", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1068, "size": 32}, {"reset": 0, "name": "IPR12", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1072, "size": 32}, {"reset": 0, "name": "IPR13", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1076, "size": 32}, {"reset": 0, "name": "IPR14", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1080, "size": 32}, {"reset": 0, "name": "IPR15", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1084, "size": 32}, {"reset": 0, "name": "IPR16", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1088, "size": 32}, {"reset": 0, "name": "IPR17", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1092, "size": 32}, {"reset": 0, "name": "IPR18", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1096, "size": 32}, {"reset": 0, "name": "IPR19", "fields": [{"start": 0, "size": 8, "name": "IPR_N0", "description": "IPR_N0"}, {"start": 8, "size": 8, "name": "IPR_N1", "description": "IPR_N1"}, {"start": 16, "size": 8, "name": "IPR_N2", "description": "IPR_N2"}, {"start": 24, "size": 8, "name": "IPR_N3", "description": "IPR_N3"}], "description": "Interrupt Priority Register", "access": "read-write", "offset": 1100, "size": 32}], "base": 3758153728, "description": "Nested Vectored Interrupt Controller"}, {"group": "SAI1", "name": "SAI1", "interrupts": [], "registers": [{"reset": 64, "name": "SAI_ACR1", "fields": [{"start": 20, "size": 4, "name": "MCKDIV", "description": "Master clock divider"}, {"start": 0, "size": 2, "name": "MODE", "description": "Audio block mode"}, {"start": 2, "size": 2, "name": "PRTCFG", "description": "Protocol configuration"}, {"start": 5, "size": 3, "name": "DS", "description": "Data size"}, {"start": 8, "size": 1, "name": "LSBFIRST", "description": "Least significant bit first"}, {"start": 9, "size": 1, "name": "CKSTR", "description": "Clock strobing edge"}, {"start": 10, "size": 2, "name": "SYNCEN", "description": "Synchronization enable"}, {"start": 12, "size": 1, "name": "MONO", "description": "Mono mode"}, {"start": 13, "size": 1, "name": "OUTDRIV", "description": "Output drive"}, {"start": 16, "size": 1, "name": "SAIAEN", "description": "Audio block enable"}, {"start": 17, "size": 1, "name": "DMAEN", "description": "DMA enable"}, {"start": 19, "size": 1, "name": "NODIV", "description": "No divider"}], "description": "SAI AConfiguration register 1", "access": "read-write", "offset": 4, "size": 32}, {"reset": 64, "name": "SAI_BCR1", "fields": [{"start": 0, "size": 2, "name": "MODE", "description": "Audio block mode"}, {"start": 2, "size": 2, "name": "PRTCFG", "description": "Protocol configuration"}, {"start": 5, "size": 3, "name": "DS", "description": "Data size"}, {"start": 8, "size": 1, "name": "LSBFIRST", "description": "Least significant bit first"}, {"start": 9, "size": 1, "name": "CKSTR", "description": "Clock strobing edge"}, {"start": 10, "size": 2, "name": "SYNCEN", "description": "Synchronization enable"}, {"start": 12, "size": 1, "name": "MONO", "description": "Mono mode"}, {"start": 13, "size": 1, "name": "OUTDRIV", "description": "Output drive"}, {"start": 16, "size": 1, "name": "SAIBEN", "description": "Audio block enable"}, {"start": 17, "size": 1, "name": "DMAEN", "description": "DMA enable"}, {"start": 19, "size": 1, "name": "NODIV", "description": "No divider"}, {"start": 20, "size": 4, "name": "MCKDIV", "description": "Master clock divider"}], "description": "SAI BConfiguration register 1", "access": "read-write", "offset": 36, "size": 32}, {"reset": 64, "name": "SAI_ACR2", "fields": [{"start": 0, "size": 3, "name": "FTH", "description": "FIFO threshold"}, {"start": 3, "size": 1, "name": "FFLUSH", "description": "FIFO flush"}, {"start": 4, "size": 1, "name": "TRIS", "description": "Tristate management on data line"}, {"start": 5, "size": 1, "name": "MUTE", "description": "Mute"}, {"start": 6, "size": 1, "name": "MUTEVAL", "description": "Mute value"}, {"start": 7, "size": 6, "name": "MUTECNT", "description": "Mute counter"}, {"start": 13, "size": 1, "name": "CPL", "description": "Complement bit"}, {"start": 14, "size": 2, "name": "COMP", "description": "Companding mode"}], "description": "SAI AConfiguration register 2", "access": "read-write", "offset": 8, "size": 32}, {"reset": 64, "name": "SAI_BCR2", "fields": [{"start": 0, "size": 3, "name": "FTH", "description": "FIFO threshold"}, {"start": 3, "size": 1, "name": "FFLUSH", "description": "FIFO flush"}, {"start": 4, "size": 1, "name": "TRIS", "description": "Tristate management on data line"}, {"start": 5, "size": 1, "name": "MUTE", "description": "Mute"}, {"start": 6, "size": 1, "name": "MUTEVAL", "description": "Mute value"}, {"start": 7, "size": 6, "name": "MUTECNT", "description": "Mute counter"}, {"start": 13, "size": 1, "name": "CPL", "description": "Complement bit"}, {"start": 14, "size": 2, "name": "COMP", "description": "Companding mode"}], "description": "SAI BConfiguration register 2", "access": "read-write", "offset": 40, "size": 32}, {"reset": 7, "name": "SAI_AFRCR", "fields": [{"start": 0, "size": 8, "name": "FRL", "description": "Frame length"}, {"start": 8, "size": 7, "name": "FSALL", "description": "Frame synchronization active level length"}, {"start": 16, "size": 1, "name": "FSDEF", "description": "Frame synchronization definition"}, {"start": 17, "size": 1, "name": "FSPOL", "description": "Frame synchronization polarity"}, {"start": 18, "size": 1, "name": "FSOFF", "description": "Frame synchronization offset"}], "description": "SAI AFrame configuration register", "access": "", "offset": 12, "size": 32}, {"reset": 7, "name": "SAI_BFRCR", "fields": [{"start": 0, "size": 8, "name": "FRL", "description": "Frame length"}, {"start": 8, "size": 7, "name": "FSALL", "description": "Frame synchronization active level length"}, {"start": 16, "size": 1, "name": "FSDEF", "description": "Frame synchronization definition"}, {"start": 17, "size": 1, "name": "FSPOL", "description": "Frame synchronization polarity"}, {"start": 18, "size": 1, "name": "FSOFF", "description": "Frame synchronization offset"}], "description": "SAI BFrame configuration register", "access": "", "offset": 44, "size": 32}, {"reset": 0, "name": "SAI_ASLOTR", "fields": [{"start": 0, "size": 5, "name": "FBOFF", "description": "First bit offset"}, {"start": 6, "size": 2, "name": "SLOTSZ", "description": "Slot size"}, {"start": 8, "size": 4, "name": "NBSLOT", "description": "Number of slots in an audio frame"}, {"start": 16, "size": 16, "name": "SLOTEN", "description": "Slot enable"}], "description": "SAI ASlot register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "SAI_BSLOTR", "fields": [{"start": 0, "size": 5, "name": "FBOFF", "description": "First bit offset"}, {"start": 6, "size": 2, "name": "SLOTSZ", "description": "Slot size"}, {"start": 8, "size": 4, "name": "NBSLOT", "description": "Number of slots in an audio frame"}, {"start": 16, "size": 16, "name": "SLOTEN", "description": "Slot enable"}], "description": "SAI BSlot register", "access": "read-write", "offset": 48, "size": 32}, {"reset": 0, "name": "SAI_AIM", "fields": [{"start": 0, "size": 1, "name": "OVRUDRIE", "description": "Overrun/underrun interrupt enable"}, {"start": 1, "size": 1, "name": "MUTEDETIE", "description": "Mute detection interrupt enable"}, {"start": 2, "size": 1, "name": "WCKCFGIE", "description": "Wrong clock configuration interrupt enable"}, {"start": 3, "size": 1, "name": "FREQIE", "description": "FIFO request interrupt enable"}, {"start": 4, "size": 1, "name": "CNRDYIE", "description": "Codec not ready interrupt enable"}, {"start": 5, "size": 1, "name": "AFSDETIE", "description": "Anticipated frame synchronization detection interrupt enable"}, {"start": 6, "size": 1, "name": "LFSDETIE", "description": "Late frame synchronization detection interrupt enable"}], "description": "SAI AInterrupt mask register2", "access": "read-write", "offset": 20, "size": 32}, {"reset": 0, "name": "SAI_BIM", "fields": [{"start": 0, "size": 1, "name": "OVRUDRIE", "description": "Overrun/underrun interrupt enable"}, {"start": 1, "size": 1, "name": "MUTEDETIE", "description": "Mute detection interrupt enable"}, {"start": 2, "size": 1, "name": "WCKCFGIE", "description": "Wrong clock configuration interrupt enable"}, {"start": 3, "size": 1, "name": "FREQIE", "description": "FIFO request interrupt enable"}, {"start": 4, "size": 1, "name": "CNRDYIE", "description": "Codec not ready interrupt enable"}, {"start": 5, "size": 1, "name": "AFSDETIE", "description": "Anticipated frame synchronization detection interrupt enable"}, {"start": 6, "size": 1, "name": "LFSDETIE", "description": "Late frame synchronization detection interrupt enable"}], "description": "SAI BInterrupt mask register2", "access": "read-write", "offset": 52, "size": 32}, {"reset": 8, "name": "SAI_ASR", "fields": [{"start": 0, "size": 1, "name": "OVRUDR", "description": "Overrun / underrun"}, {"start": 1, "size": 1, "name": "MUTEDET", "description": "Mute detection"}, {"start": 2, "size": 1, "name": "WCKCFG", "description": "Wrong clock configuration flag"}, {"start": 3, "size": 1, "name": "FREQ", "description": "FIFO request"}, {"start": 4, "size": 1, "name": "CNRDY", "description": "Codec not ready"}, {"start": 5, "size": 1, "name": "AFSDET", "description": "Anticipated frame synchronization detection"}, {"start": 6, "size": 1, "name": "LFSDET", "description": "Late frame synchronization detection"}, {"start": 16, "size": 3, "name": "FLTH", "description": "FIFO level threshold"}], "description": "SAI AStatus register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 8, "name": "SAI_BSR", "fields": [{"start": 0, "size": 1, "name": "OVRUDR", "description": "Overrun / underrun"}, {"start": 1, "size": 1, "name": "MUTEDET", "description": "Mute detection"}, {"start": 2, "size": 1, "name": "WCKCFG", "description": "Wrong clock configuration flag"}, {"start": 3, "size": 1, "name": "FREQ", "description": "FIFO request"}, {"start": 4, "size": 1, "name": "CNRDY", "description": "Codec not ready"}, {"start": 5, "size": 1, "name": "AFSDET", "description": "Anticipated frame synchronization detection"}, {"start": 6, "size": 1, "name": "LFSDET", "description": "Late frame synchronization detection"}, {"start": 16, "size": 3, "name": "FLTH", "description": "FIFO level threshold"}], "description": "SAI BStatus register", "access": "read-only", "offset": 56, "size": 32}, {"reset": 0, "name": "SAI_ACLRFR", "fields": [{"start": 0, "size": 1, "name": "COVRUDR", "description": "Clear overrun / underrun"}, {"start": 1, "size": 1, "name": "CMUTEDET", "description": "Mute detection flag"}, {"start": 2, "size": 1, "name": "CWCKCFG", "description": "Clear wrong clock configuration flag"}, {"start": 4, "size": 1, "name": "CCNRDY", "description": "Clear codec not ready flag"}, {"start": 5, "size": 1, "name": "CAFSDET", "description": "Clear anticipated frame synchronization detection flag"}, {"start": 6, "size": 1, "name": "CLFSDET", "description": "Clear late frame synchronization detection flag"}], "description": "SAI AClear flag register", "access": "read-write", "offset": 28, "size": 32}, {"reset": 0, "name": "SAI_BCLRFR", "fields": [{"start": 0, "size": 1, "name": "COVRUDR", "description": "Clear overrun / underrun"}, {"start": 1, "size": 1, "name": "CMUTEDET", "description": "Mute detection flag"}, {"start": 2, "size": 1, "name": "CWCKCFG", "description": "Clear wrong clock configuration flag"}, {"start": 4, "size": 1, "name": "CCNRDY", "description": "Clear codec not ready flag"}, {"start": 5, "size": 1, "name": "CAFSDET", "description": "Clear anticipated frame synchronization detection flag"}, {"start": 6, "size": 1, "name": "CLFSDET", "description": "Clear late frame synchronization detection flag"}], "description": "SAI BClear flag register", "access": "read-write", "offset": 60, "size": 32}, {"reset": 0, "name": "SAI_ADR", "fields": [{"start": 0, "size": 32, "name": "DATA", "description": "Data"}], "description": "SAI AData register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 0, "name": "SAI_BDR", "fields": [{"start": 0, "size": 32, "name": "DATA", "description": "Data"}], "description": "SAI BData register", "access": "read-write", "offset": 64, "size": 32}], "base": 1073829888, "description": "Serial audio interface"}, {"group": "LTDC", "name": "LTDC", "interrupts": [{"name": "LCD_TFT", "value": 88, "description": "LTDC global interrupt"}, {"name": "LCD_TFT_1", "value": 89, "description": "LTDC global error interrupt"}], "registers": [{"reset": 0, "name": "SSCR", "fields": [{"start": 16, "size": 10, "name": "HSW", "description": "Horizontal Synchronization Width (in units of pixel clock period)"}, {"start": 0, "size": 11, "name": "VSH", "description": "Vertical Synchronization Height (in units of horizontal scan line)"}], "description": "Synchronization Size Configuration Register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "BPCR", "fields": [{"start": 16, "size": 10, "name": "AHBP", "description": "Accumulated Horizontal back porch (in units of pixel clock period)"}, {"start": 0, "size": 11, "name": "AVBP", "description": "Accumulated Vertical back porch (in units of horizontal scan line)"}], "description": "Back Porch Configuration Register", "access": "read-write", "offset": 12, "size": 32}, {"reset": 0, "name": "AWCR", "fields": [{"start": 16, "size": 10, "name": "AAV", "description": "AAV"}, {"start": 0, "size": 11, "name": "AAH", "description": "Accumulated Active Height (in units of horizontal scan line)"}], "description": "Active Width Configuration Register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "TWCR", "fields": [{"start": 16, "size": 10, "name": "TOTALW", "description": "Total Width (in units of pixel clock period)"}, {"start": 0, "size": 11, "name": "TOTALH", "description": "Total Height (in units of horizontal scan line)"}], "description": "Total Width Configuration Register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 8736, "name": "GCR", "fields": [{"start": 31, "size": 1, "name": "HSPOL", "description": "Horizontal Synchronization Polarity"}, {"start": 30, "size": 1, "name": "VSPOL", "description": "Vertical Synchronization Polarity"}, {"start": 29, "size": 1, "name": "DEPOL", "description": "Data Enable Polarity"}, {"start": 28, "size": 1, "name": "PCPOL", "description": "Pixel Clock Polarity"}, {"start": 16, "size": 1, "name": "DEN", "description": "Dither Enable"}, {"start": 12, "size": 3, "name": "DRW", "description": "Dither Red Width"}, {"start": 8, "size": 3, "name": "DGW", "description": "Dither Green Width"}, {"start": 4, "size": 3, "name": "DBW", "description": "Dither Blue Width"}, {"start": 0, "size": 1, "name": "LTDCEN", "description": "LCD-TFT controller enable bit"}], "description": "Global Control Register", "access": "", "offset": 24, "size": 32}, {"reset": 0, "name": "SRCR", "fields": [{"start": 1, "size": 1, "name": "VBR", "description": "Vertical Blanking Reload"}, {"start": 0, "size": 1, "name": "IMR", "description": "Immediate Reload"}], "description": "Shadow Reload Configuration Register", "access": "read-write", "offset": 36, "size": 32}, {"reset": 0, "name": "BCCR", "fields": [{"start": 0, "size": 24, "name": "BC", "description": "Background Color Red value"}], "description": "Background Color Configuration Register", "access": "read-write", "offset": 44, "size": 32}, {"reset": 0, "name": "IER", "fields": [{"start": 3, "size": 1, "name": "RRIE", "description": "Register Reload interrupt enable"}, {"start": 2, "size": 1, "name": "TERRIE", "description": "Transfer Error Interrupt Enable"}, {"start": 1, "size": 1, "name": "FUIE", "description": "FIFO Underrun Interrupt Enable"}, {"start": 0, "size": 1, "name": "LIE", "description": "Line Interrupt Enable"}], "description": "Interrupt Enable Register", "access": "read-write", "offset": 52, "size": 32}, {"reset": 0, "name": "ISR", "fields": [{"start": 3, "size": 1, "name": "RRIF", "description": "Register Reload Interrupt Flag"}, {"start": 2, "size": 1, "name": "TERRIF", "description": "Transfer Error interrupt flag"}, {"start": 1, "size": 1, "name": "FUIF", "description": "FIFO Underrun Interrupt flag"}, {"start": 0, "size": 1, "name": "LIF", "description": "Line Interrupt flag"}], "description": "Interrupt Status Register", "access": "read-only", "offset": 56, "size": 32}, {"reset": 0, "name": "ICR", "fields": [{"start": 3, "size": 1, "name": "CRRIF", "description": "Clears Register Reload Interrupt Flag"}, {"start": 2, "size": 1, "name": "CTERRIF", "description": "Clears the Transfer Error Interrupt Flag"}, {"start": 1, "size": 1, "name": "CFUIF", "description": "Clears the FIFO Underrun Interrupt flag"}, {"start": 0, "size": 1, "name": "CLIF", "description": "Clears the Line Interrupt Flag"}], "description": "Interrupt Clear Register", "access": "write-only", "offset": 60, "size": 32}, {"reset": 0, "name": "LIPCR", "fields": [{"start": 0, "size": 11, "name": "LIPOS", "description": "Line Interrupt Position"}], "description": "Line Interrupt Position Configuration Register", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "CPSR", "fields": [{"start": 16, "size": 16, "name": "CXPOS", "description": "Current X Position"}, {"start": 0, "size": 16, "name": "CYPOS", "description": "Current Y Position"}], "description": "Current Position Status Register", "access": "read-only", "offset": 68, "size": 32}, {"reset": 15, "name": "CDSR", "fields": [{"start": 3, "size": 1, "name": "HSYNCS", "description": "Horizontal Synchronization display Status"}, {"start": 2, "size": 1, "name": "VSYNCS", "description": "Vertical Synchronization display Status"}, {"start": 1, "size": 1, "name": "HDES", "description": "Horizontal Data Enable display Status"}, {"start": 0, "size": 1, "name": "VDES", "description": "Vertical Data Enable display Status"}], "description": "Current Display Status Register", "access": "read-only", "offset": 72, "size": 32}, {"reset": 0, "name": "L1CR", "fields": [{"start": 4, "size": 1, "name": "CLUTEN", "description": "Color Look-Up Table Enable"}, {"start": 1, "size": 1, "name": "COLKEN", "description": "Color Keying Enable"}, {"start": 0, "size": 1, "name": "LEN", "description": "Layer Enable"}], "description": "Layerx Control Register", "access": "read-write", "offset": 132, "size": 32}, {"reset": 0, "name": "L1WHPCR", "fields": [{"start": 16, "size": 12, "name": "WHSPPOS", "description": "Window Horizontal Stop Position"}, {"start": 0, "size": 12, "name": "WHSTPOS", "description": "Window Horizontal Start Position"}], "description": "Layerx Window Horizontal Position Configuration Register", "access": "read-write", "offset": 136, "size": 32}, {"reset": 0, "name": "L1WVPCR", "fields": [{"start": 16, "size": 11, "name": "WVSPPOS", "description": "Window Vertical Stop Position"}, {"start": 0, "size": 11, "name": "WVSTPOS", "description": "Window Vertical Start Position"}], "description": "Layerx Window Vertical Position Configuration Register", "access": "read-write", "offset": 140, "size": 32}, {"reset": 0, "name": "L1CKCR", "fields": [{"start": 16, "size": 8, "name": "CKRED", "description": "Color Key Red value"}, {"start": 8, "size": 8, "name": "CKGREEN", "description": "Color Key Green value"}, {"start": 0, "size": 8, "name": "CKBLUE", "description": "Color Key Blue value"}], "description": "Layerx Color Keying Configuration Register", "access": "read-write", "offset": 144, "size": 32}, {"reset": 0, "name": "L1PFCR", "fields": [{"start": 0, "size": 3, "name": "PF", "description": "Pixel Format"}], "description": "Layerx Pixel Format Configuration Register", "access": "read-write", "offset": 148, "size": 32}, {"reset": 0, "name": "L1CACR", "fields": [{"start": 0, "size": 8, "name": "CONSTA", "description": "Constant Alpha"}], "description": "Layerx Constant Alpha Configuration Register", "access": "read-write", "offset": 152, "size": 32}, {"reset": 0, "name": "L1DCCR", "fields": [{"start": 24, "size": 8, "name": "DCALPHA", "description": "Default Color Alpha"}, {"start": 16, "size": 8, "name": "DCRED", "description": "Default Color Red"}, {"start": 8, "size": 8, "name": "DCGREEN", "description": "Default Color Green"}, {"start": 0, "size": 8, "name": "DCBLUE", "description": "Default Color Blue"}], "description": "Layerx Default Color Configuration Register", "access": "read-write", "offset": 156, "size": 32}, {"reset": 1543, "name": "L1BFCR", "fields": [{"start": 8, "size": 3, "name": "BF1", "description": "Blending Factor 1"}, {"start": 0, "size": 3, "name": "BF2", "description": "Blending Factor 2"}], "description": "Layerx Blending Factors Configuration Register", "access": "read-write", "offset": 160, "size": 32}, {"reset": 0, "name": "L1CFBAR", "fields": [{"start": 0, "size": 32, "name": "CFBADD", "description": "Color Frame Buffer Start Address"}], "description": "Layerx Color Frame Buffer Address Register", "access": "read-write", "offset": 172, "size": 32}, {"reset": 0, "name": "L1CFBLR", "fields": [{"start": 16, "size": 13, "name": "CFBP", "description": "Color Frame Buffer Pitch in bytes"}, {"start": 0, "size": 13, "name": "CFBLL", "description": "Color Frame Buffer Line Length"}], "description": "Layerx Color Frame Buffer Length Register", "access": "read-write", "offset": 176, "size": 32}, {"reset": 0, "name": "L1CFBLNR", "fields": [{"start": 0, "size": 11, "name": "CFBLNBR", "description": "Frame Buffer Line Number"}], "description": "Layerx ColorFrame Buffer Line Number Register", "access": "read-write", "offset": 180, "size": 32}, {"reset": 0, "name": "L1CLUTWR", "fields": [{"start": 24, "size": 8, "name": "CLUTADD", "description": "CLUT Address"}, {"start": 16, "size": 8, "name": "RED", "description": "Red value"}, {"start": 8, "size": 8, "name": "GREEN", "description": "Green value"}, {"start": 0, "size": 8, "name": "BLUE", "description": "Blue value"}], "description": "Layerx CLUT Write Register", "access": "write-only", "offset": 196, "size": 32}, {"reset": 0, "name": "L2CR", "fields": [{"start": 4, "size": 1, "name": "CLUTEN", "description": "Color Look-Up Table Enable"}, {"start": 1, "size": 1, "name": "COLKEN", "description": "Color Keying Enable"}, {"start": 0, "size": 1, "name": "LEN", "description": "Layer Enable"}], "description": "Layerx Control Register", "access": "read-write", "offset": 260, "size": 32}, {"reset": 0, "name": "L2WHPCR", "fields": [{"start": 16, "size": 12, "name": "WHSPPOS", "description": "Window Horizontal Stop Position"}, {"start": 0, "size": 12, "name": "WHSTPOS", "description": "Window Horizontal Start Position"}], "description": "Layerx Window Horizontal Position Configuration Register", "access": "read-write", "offset": 264, "size": 32}, {"reset": 0, "name": "L2WVPCR", "fields": [{"start": 16, "size": 11, "name": "WVSPPOS", "description": "Window Vertical Stop Position"}, {"start": 0, "size": 11, "name": "WVSTPOS", "description": "Window Vertical Start Position"}], "description": "Layerx Window Vertical Position Configuration Register", "access": "read-write", "offset": 268, "size": 32}, {"reset": 0, "name": "L2CKCR", "fields": [{"start": 15, "size": 9, "name": "CKRED", "description": "Color Key Red value"}, {"start": 8, "size": 7, "name": "CKGREEN", "description": "Color Key Green value"}, {"start": 0, "size": 8, "name": "CKBLUE", "description": "Color Key Blue value"}], "description": "Layerx Color Keying Configuration Register", "access": "read-write", "offset": 272, "size": 32}, {"reset": 0, "name": "L2PFCR", "fields": [{"start": 0, "size": 3, "name": "PF", "description": "Pixel Format"}], "description": "Layerx Pixel Format Configuration Register", "access": "read-write", "offset": 276, "size": 32}, {"reset": 0, "name": "L2CACR", "fields": [{"start": 0, "size": 8, "name": "CONSTA", "description": "Constant Alpha"}], "description": "Layerx Constant Alpha Configuration Register", "access": "read-write", "offset": 280, "size": 32}, {"reset": 0, "name": "L2DCCR", "fields": [{"start": 24, "size": 8, "name": "DCALPHA", "description": "Default Color Alpha"}, {"start": 16, "size": 8, "name": "DCRED", "description": "Default Color Red"}, {"start": 8, "size": 8, "name": "DCGREEN", "description": "Default Color Green"}, {"start": 0, "size": 8, "name": "DCBLUE", "description": "Default Color Blue"}], "description": "Layerx Default Color Configuration Register", "access": "read-write", "offset": 284, "size": 32}, {"reset": 1543, "name": "L2BFCR", "fields": [{"start": 8, "size": 3, "name": "BF1", "description": "Blending Factor 1"}, {"start": 0, "size": 3, "name": "BF2", "description": "Blending Factor 2"}], "description": "Layerx Blending Factors Configuration Register", "access": "read-write", "offset": 288, "size": 32}, {"reset": 0, "name": "L2CFBAR", "fields": [{"start": 0, "size": 32, "name": "CFBADD", "description": "Color Frame Buffer Start Address"}], "description": "Layerx Color Frame Buffer Address Register", "access": "read-write", "offset": 300, "size": 32}, {"reset": 0, "name": "L2CFBLR", "fields": [{"start": 16, "size": 13, "name": "CFBP", "description": "Color Frame Buffer Pitch in bytes"}, {"start": 0, "size": 13, "name": "CFBLL", "description": "Color Frame Buffer Line Length"}], "description": "Layerx Color Frame Buffer Length Register", "access": "read-write", "offset": 304, "size": 32}, {"reset": 0, "name": "L2CFBLNR", "fields": [{"start": 0, "size": 11, "name": "CFBLNBR", "description": "Frame Buffer Line Number"}], "description": "Layerx ColorFrame Buffer Line Number Register", "access": "read-write", "offset": 308, "size": 32}, {"reset": 0, "name": "L2CLUTWR", "fields": [{"start": 24, "size": 8, "name": "CLUTADD", "description": "CLUT Address"}, {"start": 16, "size": 8, "name": "RED", "description": "Red value"}, {"start": 8, "size": 8, "name": "GREEN", "description": "Green value"}, {"start": 0, "size": 8, "name": "BLUE", "description": "Blue value"}], "description": "Layerx CLUT Write Register", "access": "write-only", "offset": 324, "size": 32}], "base": 1073833984, "description": "LCD-TFT Controller"}, {"group": "HASH", "name": "HASH", "interrupts": [{"name": "HASH_RNG", "value": 80, "description": "Hash and Rng global interrupt"}], "registers": [{"reset": 0, "name": "CR", "fields": [{"start": 2, "size": 1, "name": "INIT", "description": "Initialize message digest calculation"}, {"start": 3, "size": 1, "name": "DMAE", "description": "DMA enable"}, {"start": 4, "size": 2, "name": "DATATYPE", "description": "Data type selection"}, {"start": 6, "size": 1, "name": "MODE", "description": "Mode selection"}, {"start": 7, "size": 1, "name": "ALGO0", "description": "Algorithm selection"}, {"start": 8, "size": 4, "name": "NBW", "description": "Number of words already pushed"}, {"start": 12, "size": 1, "name": "DINNE", "description": "DIN not empty"}, {"start": 13, "size": 1, "name": "MDMAT", "description": "Multiple DMA Transfers"}, {"start": 16, "size": 1, "name": "LKEY", "description": "Long key selection"}, {"start": 18, "size": 1, "name": "ALGO1", "description": "ALGO"}], "description": "control register", "access": "", "offset": 0, "size": 32}, {"reset": 0, "name": "DIN", "fields": [{"start": 0, "size": 32, "name": "DATAIN", "description": "Data input"}], "description": "data input register", "access": "read-write", "offset": 4, "size": 32}, {"reset": 0, "name": "STR", "fields": [{"start": 8, "size": 1, "name": "DCAL", "description": "Digest calculation"}, {"start": 0, "size": 5, "name": "NBLW", "description": "Number of valid bits in the last word of the message"}], "description": "start register", "access": "", "offset": 8, "size": 32}, {"reset": 0, "name": "HR0", "fields": [{"start": 0, "size": 32, "name": "H0", "description": "H0"}], "description": "digest registers", "access": "read-only", "offset": 12, "size": 32}, {"reset": 0, "name": "HR1", "fields": [{"start": 0, "size": 32, "name": "H1", "description": "H1"}], "description": "digest registers", "access": "read-only", "offset": 16, "size": 32}, {"reset": 0, "name": "HR2", "fields": [{"start": 0, "size": 32, "name": "H2", "description": "H2"}], "description": "digest registers", "access": "read-only", "offset": 20, "size": 32}, {"reset": 0, "name": "HR3", "fields": [{"start": 0, "size": 32, "name": "H3", "description": "H3"}], "description": "digest registers", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "HR4", "fields": [{"start": 0, "size": 32, "name": "H4", "description": "H4"}], "description": "digest registers", "access": "read-only", "offset": 28, "size": 32}, {"reset": 0, "name": "IMR", "fields": [{"start": 1, "size": 1, "name": "DCIE", "description": "Digest calculation completion interrupt enable"}, {"start": 0, "size": 1, "name": "DINIE", "description": "Data input interrupt enable"}], "description": "interrupt enable register", "access": "read-write", "offset": 32, "size": 32}, {"reset": 1, "name": "SR", "fields": [{"start": 3, "size": 1, "name": "BUSY", "description": "Busy bit"}, {"start": 2, "size": 1, "name": "DMAS", "description": "DMA Status"}, {"start": 1, "size": 1, "name": "DCIS", "description": "Digest calculation completion interrupt status"}, {"start": 0, "size": 1, "name": "DINIS", "description": "Data input interrupt status"}], "description": "status register", "access": "", "offset": 36, "size": 32}, {"reset": 0, "name": "CSR0", "fields": [{"start": 0, "size": 32, "name": "CSR0", "description": "CSR0"}], "description": "context swap registers", "access": "read-write", "offset": 248, "size": 32}, {"reset": 0, "name": "CSR1", "fields": [{"start": 0, "size": 32, "name": "CSR1", "description": "CSR1"}], "description": "context swap registers", "access": "read-write", "offset": 252, "size": 32}, {"reset": 0, "name": "CSR2", "fields": [{"start": 0, "size": 32, "name": "CSR2", "description": "CSR2"}], "description": "context swap registers", "access": "read-write", "offset": 256, "size": 32}, {"reset": 0, "name": "CSR3", "fields": [{"start": 0, "size": 32, "name": "CSR3", "description": "CSR3"}], "description": "context swap registers", "access": "read-write", "offset": 260, "size": 32}, {"reset": 0, "name": "CSR4", "fields": [{"start": 0, "size": 32, "name": "CSR4", "description": "CSR4"}], "description": "context swap registers", "access": "read-write", "offset": 264, "size": 32}, {"reset": 0, "name": "CSR5", "fields": [{"start": 0, "size": 32, "name": "CSR5", "description": "CSR5"}], "description": "context swap registers", "access": "read-write", "offset": 268, "size": 32}, {"reset": 0, "name": "CSR6", "fields": [{"start": 0, "size": 32, "name": "CSR6", "description": "CSR6"}], "description": "context swap registers", "access": "read-write", "offset": 272, "size": 32}, {"reset": 0, "name": "CSR7", "fields": [{"start": 0, "size": 32, "name": "CSR7", "description": "CSR7"}], "description": "context swap registers", "access": "read-write", "offset": 276, "size": 32}, {"reset": 0, "name": "CSR8", "fields": [{"start": 0, "size": 32, "name": "CSR8", "description": "CSR8"}], "description": "context swap registers", "access": "read-write", "offset": 280, "size": 32}, {"reset": 0, "name": "CSR9", "fields": [{"start": 0, "size": 32, "name": "CSR9", "description": "CSR9"}], "description": "context swap registers", "access": "read-write", "offset": 284, "size": 32}, {"reset": 0, "name": "CSR10", "fields": [{"start": 0, "size": 32, "name": "CSR10", "description": "CSR10"}], "description": "context swap registers", "access": "read-write", "offset": 288, "size": 32}, {"reset": 0, "name": "CSR11", "fields": [{"start": 0, "size": 32, "name": "CSR11", "description": "CSR11"}], "description": "context swap registers", "access": "read-write", "offset": 292, "size": 32}, {"reset": 0, "name": "CSR12", "fields": [{"start": 0, "size": 32, "name": "CSR12", "description": "CSR12"}], "description": "context swap registers", "access": "read-write", "offset": 296, "size": 32}, {"reset": 0, "name": "CSR13", "fields": [{"start": 0, "size": 32, "name": "CSR13", "description": "CSR13"}], "description": "context swap registers", "access": "read-write", "offset": 300, "size": 32}, {"reset": 0, "name": "CSR14", "fields": [{"start": 0, "size": 32, "name": "CSR14", "description": "CSR14"}], "description": "context swap registers", "access": "read-write", "offset": 304, "size": 32}, {"reset": 0, "name": "CSR15", "fields": [{"start": 0, "size": 32, "name": "CSR15", "description": "CSR15"}], "description": "context swap registers", "access": "read-write", "offset": 308, "size": 32}, {"reset": 0, "name": "CSR16", "fields": [{"start": 0, "size": 32, "name": "CSR16", "description": "CSR16"}], "description": "context swap registers", "access": "read-write", "offset": 312, "size": 32}, {"reset": 0, "name": "CSR17", "fields": [{"start": 0, "size": 32, "name": "CSR17", "description": "CSR17"}], "description": "context swap registers", "access": "read-write", "offset": 316, "size": 32}, {"reset": 0, "name": "CSR18", "fields": [{"start": 0, "size": 32, "name": "CSR18", "description": "CSR18"}], "description": "context swap registers", "access": "read-write", "offset": 320, "size": 32}, {"reset": 0, "name": "CSR19", "fields": [{"start": 0, "size": 32, "name": "CSR19", "description": "CSR19"}], "description": "context swap registers", "access": "read-write", "offset": 324, "size": 32}, {"reset": 0, "name": "CSR20", "fields": [{"start": 0, "size": 32, "name": "CSR20", "description": "CSR20"}], "description": "context swap registers", "access": "read-write", "offset": 328, "size": 32}, {"reset": 0, "name": "CSR21", "fields": [{"start": 0, "size": 32, "name": "CSR21", "description": "CSR21"}], "description": "context swap registers", "access": "read-write", "offset": 332, "size": 32}, {"reset": 0, "name": "CSR22", "fields": [{"start": 0, "size": 32, "name": "CSR22", "description": "CSR22"}], "description": "context swap registers", "access": "read-write", "offset": 336, "size": 32}, {"reset": 0, "name": "CSR23", "fields": [{"start": 0, "size": 32, "name": "CSR23", "description": "CSR23"}], "description": "context swap registers", "access": "read-write", "offset": 340, "size": 32}, {"reset": 0, "name": "CSR24", "fields": [{"start": 0, "size": 32, "name": "CSR24", "description": "CSR24"}], "description": "context swap registers", "access": "read-write", "offset": 344, "size": 32}, {"reset": 0, "name": "CSR25", "fields": [{"start": 0, "size": 32, "name": "CSR25", "description": "CSR25"}], "description": "context swap registers", "access": "read-write", "offset": 348, "size": 32}, {"reset": 0, "name": "CSR26", "fields": [{"start": 0, "size": 32, "name": "CSR26", "description": "CSR26"}], "description": "context swap registers", "access": "read-write", "offset": 352, "size": 32}, {"reset": 0, "name": "CSR27", "fields": [{"start": 0, "size": 32, "name": "CSR27", "description": "CSR27"}], "description": "context swap registers", "access": "read-write", "offset": 356, "size": 32}, {"reset": 0, "name": "CSR28", "fields": [{"start": 0, "size": 32, "name": "CSR28", "description": "CSR28"}], "description": "context swap registers", "access": "read-write", "offset": 360, "size": 32}, {"reset": 0, "name": "CSR29", "fields": [{"start": 0, "size": 32, "name": "CSR29", "description": "CSR29"}], "description": "context swap registers", "access": "read-write", "offset": 364, "size": 32}, {"reset": 0, "name": "CSR30", "fields": [{"start": 0, "size": 32, "name": "CSR30", "description": "CSR30"}], "description": "context swap registers", "access": "read-write", "offset": 368, "size": 32}, {"reset": 0, "name": "CSR31", "fields": [{"start": 0, "size": 32, "name": "CSR31", "description": "CSR31"}], "description": "context swap registers", "access": "read-write", "offset": 372, "size": 32}, {"reset": 0, "name": "CSR32", "fields": [{"start": 0, "size": 32, "name": "CSR32", "description": "CSR32"}], "description": "context swap registers", "access": "read-write", "offset": 376, "size": 32}, {"reset": 0, "name": "CSR33", "fields": [{"start": 0, "size": 32, "name": "CSR33", "description": "CSR33"}], "description": "context swap registers", "access": "read-write", "offset": 380, "size": 32}, {"reset": 0, "name": "CSR34", "fields": [{"start": 0, "size": 32, "name": "CSR34", "description": "CSR34"}], "description": "context swap registers", "access": "read-write", "offset": 384, "size": 32}, {"reset": 0, "name": "CSR35", "fields": [{"start": 0, "size": 32, "name": "CSR35", "description": "CSR35"}], "description": "context swap registers", "access": "read-write", "offset": 388, "size": 32}, {"reset": 0, "name": "CSR36", "fields": [{"start": 0, "size": 32, "name": "CSR36", "description": "CSR36"}], "description": "context swap registers", "access": "read-write", "offset": 392, "size": 32}, {"reset": 0, "name": "CSR37", "fields": [{"start": 0, "size": 32, "name": "CSR37", "description": "CSR37"}], "description": "context swap registers", "access": "read-write", "offset": 396, "size": 32}, {"reset": 0, "name": "CSR38", "fields": [{"start": 0, "size": 32, "name": "CSR38", "description": "CSR38"}], "description": "context swap registers", "access": "read-write", "offset": 400, "size": 32}, {"reset": 0, "name": "CSR39", "fields": [{"start": 0, "size": 32, "name": "CSR39", "description": "CSR39"}], "description": "context swap registers", "access": "read-write", "offset": 404, "size": 32}, {"reset": 0, "name": "CSR40", "fields": [{"start": 0, "size": 32, "name": "CSR40", "description": "CSR40"}], "description": "context swap registers", "access": "read-write", "offset": 408, "size": 32}, {"reset": 0, "name": "CSR41", "fields": [{"start": 0, "size": 32, "name": "CSR41", "description": "CSR41"}], "description": "context swap registers", "access": "read-write", "offset": 412, "size": 32}, {"reset": 0, "name": "CSR42", "fields": [{"start": 0, "size": 32, "name": "CSR42", "description": "CSR42"}], "description": "context swap registers", "access": "read-write", "offset": 416, "size": 32}, {"reset": 0, "name": "CSR43", "fields": [{"start": 0, "size": 32, "name": "CSR43", "description": "CSR43"}], "description": "context swap registers", "access": "read-write", "offset": 420, "size": 32}, {"reset": 0, "name": "CSR44", "fields": [{"start": 0, "size": 32, "name": "CSR44", "description": "CSR44"}], "description": "context swap registers", "access": "read-write", "offset": 424, "size": 32}, {"reset": 0, "name": "CSR45", "fields": [{"start": 0, "size": 32, "name": "CSR45", "description": "CSR45"}], "description": "context swap registers", "access": "read-write", "offset": 428, "size": 32}, {"reset": 0, "name": "CSR46", "fields": [{"start": 0, "size": 32, "name": "CSR46", "description": "CSR46"}], "description": "context swap registers", "access": "read-write", "offset": 432, "size": 32}, {"reset": 0, "name": "CSR47", "fields": [{"start": 0, "size": 32, "name": "CSR47", "description": "CSR47"}], "description": "context swap registers", "access": "read-write", "offset": 436, "size": 32}, {"reset": 0, "name": "CSR48", "fields": [{"start": 0, "size": 32, "name": "CSR48", "description": "CSR48"}], "description": "context swap registers", "access": "read-write", "offset": 440, "size": 32}, {"reset": 0, "name": "CSR49", "fields": [{"start": 0, "size": 32, "name": "CSR49", "description": "CSR49"}], "description": "context swap registers", "access": "read-write", "offset": 444, "size": 32}, {"reset": 0, "name": "CSR50", "fields": [{"start": 0, "size": 32, "name": "CSR50", "description": "CSR50"}], "description": "context swap registers", "access": "read-write", "offset": 448, "size": 32}, {"reset": 0, "name": "CSR51", "fields": [{"start": 0, "size": 32, "name": "CSR51", "description": "CSR51"}], "description": "context swap registers", "access": "read-write", "offset": 452, "size": 32}, {"reset": 0, "name": "CSR52", "fields": [{"start": 0, "size": 32, "name": "CSR52", "description": "CSR52"}], "description": "context swap registers", "access": "read-write", "offset": 456, "size": 32}, {"reset": 0, "name": "CSR53", "fields": [{"start": 0, "size": 32, "name": "CSR53", "description": "CSR53"}], "description": "context swap registers", "access": "read-write", "offset": 460, "size": 32}, {"reset": 0, "name": "HASH_HR0", "fields": [{"start": 0, "size": 32, "name": "H0", "description": "H0"}], "description": "HASH digest register", "access": "read-only", "offset": 784, "size": 32}, {"reset": 0, "name": "HASH_HR1", "fields": [{"start": 0, "size": 32, "name": "H1", "description": "H1"}], "description": "read-only", "access": "read-only", "offset": 788, "size": 32}, {"reset": 0, "name": "HASH_HR2", "fields": [{"start": 0, "size": 32, "name": "H2", "description": "H2"}], "description": "read-only", "access": "read-only", "offset": 792, "size": 32}, {"reset": 0, "name": "HASH_HR3", "fields": [{"start": 0, "size": 32, "name": "H3", "description": "H3"}], "description": "read-only", "access": "read-only", "offset": 796, "size": 32}, {"reset": 0, "name": "HASH_HR4", "fields": [{"start": 0, "size": 32, "name": "H4", "description": "H4"}], "description": "read-only", "access": "read-only", "offset": 800, "size": 32}, {"reset": 0, "name": "HASH_HR5", "fields": [{"start": 0, "size": 32, "name": "H5", "description": "H5"}], "description": "read-only", "access": "read-only", "offset": 804, "size": 32}, {"reset": 0, "name": "HASH_HR6", "fields": [{"start": 0, "size": 32, "name": "H6", "description": "H6"}], "description": "read-only", "access": "read-only", "offset": 808, "size": 32}, {"reset": 0, "name": "HASH_HR7", "fields": [{"start": 0, "size": 32, "name": "H7", "description": "H7"}], "description": "read-only", "access": "read-only", "offset": 812, "size": 32}], "base": 1342571520, "description": "Hash processor"}, {"group": "CRYP", "name": "CRYP", "interrupts": [{"name": "CRYP", "value": 79, "description": "CRYP crypto global interrupt"}], "registers": [{"reset": 0, "name": "CR", "fields": [{"start": 2, "size": 1, "name": "ALGODIR", "description": "Algorithm direction"}, {"start": 3, "size": 3, "name": "ALGOMODE0", "description": "Algorithm mode"}, {"start": 6, "size": 2, "name": "DATATYPE", "description": "Data type selection"}, {"start": 8, "size": 2, "name": "KEYSIZE", "description": "Key size selection (AES mode only)"}, {"start": 14, "size": 1, "name": "FFLUSH", "description": "FIFO flush"}, {"start": 15, "size": 1, "name": "CRYPEN", "description": "Cryptographic processor enable"}, {"start": 16, "size": 2, "name": "GCM_CCMPH", "description": "GCM_CCMPH"}, {"start": 19, "size": 1, "name": "ALGOMODE3", "description": "ALGOMODE"}], "description": "control register", "access": "", "offset": 0, "size": 32}, {"reset": 3, "name": "SR", "fields": [{"start": 4, "size": 1, "name": "BUSY", "description": "Busy bit"}, {"start": 3, "size": 1, "name": "OFFU", "description": "Output FIFO full"}, {"start": 2, "size": 1, "name": "OFNE", "description": "Output FIFO not empty"}, {"start": 1, "size": 1, "name": "IFNF", "description": "Input FIFO not full"}, {"start": 0, "size": 1, "name": "IFEM", "description": "Input FIFO empty"}], "description": "status register", "access": "read-only", "offset": 4, "size": 32}, {"reset": 0, "name": "DIN", "fields": [{"start": 0, "size": 32, "name": "DATAIN", "description": "Data input"}], "description": "data input register", "access": "read-write", "offset": 8, "size": 32}, {"reset": 0, "name": "DOUT", "fields": [{"start": 0, "size": 32, "name": "DATAOUT", "description": "Data output"}], "description": "data output register", "access": "read-only", "offset": 12, "size": 32}, {"reset": 0, "name": "DMACR", "fields": [{"start": 1, "size": 1, "name": "DOEN", "description": "DMA output enable"}, {"start": 0, "size": 1, "name": "DIEN", "description": "DMA input enable"}], "description": "DMA control register", "access": "read-write", "offset": 16, "size": 32}, {"reset": 0, "name": "IMSCR", "fields": [{"start": 1, "size": 1, "name": "OUTIM", "description": "Output FIFO service interrupt mask"}, {"start": 0, "size": 1, "name": "INIM", "description": "Input FIFO service interrupt mask"}], "description": "interrupt mask set/clear register", "access": "read-write", "offset": 20, "size": 32}, {"reset": 1, "name": "RISR", "fields": [{"start": 1, "size": 1, "name": "OUTRIS", "description": "Output FIFO service raw interrupt status"}, {"start": 0, "size": 1, "name": "INRIS", "description": "Input FIFO service raw interrupt status"}], "description": "raw interrupt status register", "access": "read-only", "offset": 24, "size": 32}, {"reset": 0, "name": "MISR", "fields": [{"start": 1, "size": 1, "name": "OUTMIS", "description": "Output FIFO service masked interrupt status"}, {"start": 0, "size": 1, "name": "INMIS", "description": "Input FIFO service masked interrupt status"}], "description": "masked interrupt status register", "access": "read-only", "offset": 28, "size": 32}, {"reset": 0, "name": "K0LR", "fields": [{"start": 0, "size": 1, "name": "b224", "description": "b224"}, {"start": 1, "size": 1, "name": "b225", "description": "b225"}, {"start": 2, "size": 1, "name": "b226", "description": "b226"}, {"start": 3, "size": 1, "name": "b227", "description": "b227"}, {"start": 4, "size": 1, "name": "b228", "description": "b228"}, {"start": 5, "size": 1, "name": "b229", "description": "b229"}, {"start": 6, "size": 1, "name": "b230", "description": "b230"}, {"start": 7, "size": 1, "name": "b231", "description": "b231"}, {"start": 8, "size": 1, "name": "b232", "description": "b232"}, {"start": 9, "size": 1, "name": "b233", "description": "b233"}, {"start": 10, "size": 1, "name": "b234", "description": "b234"}, {"start": 11, "size": 1, "name": "b235", "description": "b235"}, {"start": 12, "size": 1, "name": "b236", "description": "b236"}, {"start": 13, "size": 1, "name": "b237", "description": "b237"}, {"start": 14, "size": 1, "name": "b238", "description": "b238"}, {"start": 15, "size": 1, "name": "b239", "description": "b239"}, {"start": 16, "size": 1, "name": "b240", "description": "b240"}, {"start": 17, "size": 1, "name": "b241", "description": "b241"}, {"start": 18, "size": 1, "name": "b242", "description": "b242"}, {"start": 19, "size": 1, "name": "b243", "description": "b243"}, {"start": 20, "size": 1, "name": "b244", "description": "b244"}, {"start": 21, "size": 1, "name": "b245", "description": "b245"}, {"start": 22, "size": 1, "name": "b246", "description": "b246"}, {"start": 23, "size": 1, "name": "b247", "description": "b247"}, {"start": 24, "size": 1, "name": "b248", "description": "b248"}, {"start": 25, "size": 1, "name": "b249", "description": "b249"}, {"start": 26, "size": 1, "name": "b250", "description": "b250"}, {"start": 27, "size": 1, "name": "b251", "description": "b251"}, {"start": 28, "size": 1, "name": "b252", "description": "b252"}, {"start": 29, "size": 1, "name": "b253", "description": "b253"}, {"start": 30, "size": 1, "name": "b254", "description": "b254"}, {"start": 31, "size": 1, "name": "b255", "description": "b255"}], "description": "key registers", "access": "write-only", "offset": 32, "size": 32}, {"reset": 0, "name": "K0RR", "fields": [{"start": 0, "size": 1, "name": "b192", "description": "b192"}, {"start": 1, "size": 1, "name": "b193", "description": "b193"}, {"start": 2, "size": 1, "name": "b194", "description": "b194"}, {"start": 3, "size": 1, "name": "b195", "description": "b195"}, {"start": 4, "size": 1, "name": "b196", "description": "b196"}, {"start": 5, "size": 1, "name": "b197", "description": "b197"}, {"start": 6, "size": 1, "name": "b198", "description": "b198"}, {"start": 7, "size": 1, "name": "b199", "description": "b199"}, {"start": 8, "size": 1, "name": "b200", "description": "b200"}, {"start": 9, "size": 1, "name": "b201", "description": "b201"}, {"start": 10, "size": 1, "name": "b202", "description": "b202"}, {"start": 11, "size": 1, "name": "b203", "description": "b203"}, {"start": 12, "size": 1, "name": "b204", "description": "b204"}, {"start": 13, "size": 1, "name": "b205", "description": "b205"}, {"start": 14, "size": 1, "name": "b206", "description": "b206"}, {"start": 15, "size": 1, "name": "b207", "description": "b207"}, {"start": 16, "size": 1, "name": "b208", "description": "b208"}, {"start": 17, "size": 1, "name": "b209", "description": "b209"}, {"start": 18, "size": 1, "name": "b210", "description": "b210"}, {"start": 19, "size": 1, "name": "b211", "description": "b211"}, {"start": 20, "size": 1, "name": "b212", "description": "b212"}, {"start": 21, "size": 1, "name": "b213", "description": "b213"}, {"start": 22, "size": 1, "name": "b214", "description": "b214"}, {"start": 23, "size": 1, "name": "b215", "description": "b215"}, {"start": 24, "size": 1, "name": "b216", "description": "b216"}, {"start": 25, "size": 1, "name": "b217", "description": "b217"}, {"start": 26, "size": 1, "name": "b218", "description": "b218"}, {"start": 27, "size": 1, "name": "b219", "description": "b219"}, {"start": 28, "size": 1, "name": "b220", "description": "b220"}, {"start": 29, "size": 1, "name": "b221", "description": "b221"}, {"start": 30, "size": 1, "name": "b222", "description": "b222"}, {"start": 31, "size": 1, "name": "b223", "description": "b223"}], "description": "key registers", "access": "write-only", "offset": 36, "size": 32}, {"reset": 0, "name": "K1LR", "fields": [{"start": 0, "size": 1, "name": "b160", "description": "b160"}, {"start": 1, "size": 1, "name": "b161", "description": "b161"}, {"start": 2, "size": 1, "name": "b162", "description": "b162"}, {"start": 3, "size": 1, "name": "b163", "description": "b163"}, {"start": 4, "size": 1, "name": "b164", "description": "b164"}, {"start": 5, "size": 1, "name": "b165", "description": "b165"}, {"start": 6, "size": 1, "name": "b166", "description": "b166"}, {"start": 7, "size": 1, "name": "b167", "description": "b167"}, {"start": 8, "size": 1, "name": "b168", "description": "b168"}, {"start": 9, "size": 1, "name": "b169", "description": "b169"}, {"start": 10, "size": 1, "name": "b170", "description": "b170"}, {"start": 11, "size": 1, "name": "b171", "description": "b171"}, {"start": 12, "size": 1, "name": "b172", "description": "b172"}, {"start": 13, "size": 1, "name": "b173", "description": "b173"}, {"start": 14, "size": 1, "name": "b174", "description": "b174"}, {"start": 15, "size": 1, "name": "b175", "description": "b175"}, {"start": 16, "size": 1, "name": "b176", "description": "b176"}, {"start": 17, "size": 1, "name": "b177", "description": "b177"}, {"start": 18, "size": 1, "name": "b178", "description": "b178"}, {"start": 19, "size": 1, "name": "b179", "description": "b179"}, {"start": 20, "size": 1, "name": "b180", "description": "b180"}, {"start": 21, "size": 1, "name": "b181", "description": "b181"}, {"start": 22, "size": 1, "name": "b182", "description": "b182"}, {"start": 23, "size": 1, "name": "b183", "description": "b183"}, {"start": 24, "size": 1, "name": "b184", "description": "b184"}, {"start": 25, "size": 1, "name": "b185", "description": "b185"}, {"start": 26, "size": 1, "name": "b186", "description": "b186"}, {"start": 27, "size": 1, "name": "b187", "description": "b187"}, {"start": 28, "size": 1, "name": "b188", "description": "b188"}, {"start": 29, "size": 1, "name": "b189", "description": "b189"}, {"start": 30, "size": 1, "name": "b190", "description": "b190"}, {"start": 31, "size": 1, "name": "b191", "description": "b191"}], "description": "key registers", "access": "write-only", "offset": 40, "size": 32}, {"reset": 0, "name": "K1RR", "fields": [{"start": 0, "size": 1, "name": "b128", "description": "b128"}, {"start": 1, "size": 1, "name": "b129", "description": "b129"}, {"start": 2, "size": 1, "name": "b130", "description": "b130"}, {"start": 3, "size": 1, "name": "b131", "description": "b131"}, {"start": 4, "size": 1, "name": "b132", "description": "b132"}, {"start": 5, "size": 1, "name": "b133", "description": "b133"}, {"start": 6, "size": 1, "name": "b134", "description": "b134"}, {"start": 7, "size": 1, "name": "b135", "description": "b135"}, {"start": 8, "size": 1, "name": "b136", "description": "b136"}, {"start": 9, "size": 1, "name": "b137", "description": "b137"}, {"start": 10, "size": 1, "name": "b138", "description": "b138"}, {"start": 11, "size": 1, "name": "b139", "description": "b139"}, {"start": 12, "size": 1, "name": "b140", "description": "b140"}, {"start": 13, "size": 1, "name": "b141", "description": "b141"}, {"start": 14, "size": 1, "name": "b142", "description": "b142"}, {"start": 15, "size": 1, "name": "b143", "description": "b143"}, {"start": 16, "size": 1, "name": "b144", "description": "b144"}, {"start": 17, "size": 1, "name": "b145", "description": "b145"}, {"start": 18, "size": 1, "name": "b146", "description": "b146"}, {"start": 19, "size": 1, "name": "b147", "description": "b147"}, {"start": 20, "size": 1, "name": "b148", "description": "b148"}, {"start": 21, "size": 1, "name": "b149", "description": "b149"}, {"start": 22, "size": 1, "name": "b150", "description": "b150"}, {"start": 23, "size": 1, "name": "b151", "description": "b151"}, {"start": 24, "size": 1, "name": "b152", "description": "b152"}, {"start": 25, "size": 1, "name": "b153", "description": "b153"}, {"start": 26, "size": 1, "name": "b154", "description": "b154"}, {"start": 27, "size": 1, "name": "b155", "description": "b155"}, {"start": 28, "size": 1, "name": "b156", "description": "b156"}, {"start": 29, "size": 1, "name": "b157", "description": "b157"}, {"start": 30, "size": 1, "name": "b158", "description": "b158"}, {"start": 31, "size": 1, "name": "b159", "description": "b159"}], "description": "key registers", "access": "write-only", "offset": 44, "size": 32}, {"reset": 0, "name": "K2LR", "fields": [{"start": 0, "size": 1, "name": "b96", "description": "b96"}, {"start": 1, "size": 1, "name": "b97", "description": "b97"}, {"start": 2, "size": 1, "name": "b98", "description": "b98"}, {"start": 3, "size": 1, "name": "b99", "description": "b99"}, {"start": 4, "size": 1, "name": "b100", "description": "b100"}, {"start": 5, "size": 1, "name": "b101", "description": "b101"}, {"start": 6, "size": 1, "name": "b102", "description": "b102"}, {"start": 7, "size": 1, "name": "b103", "description": "b103"}, {"start": 8, "size": 1, "name": "b104", "description": "b104"}, {"start": 9, "size": 1, "name": "b105", "description": "b105"}, {"start": 10, "size": 1, "name": "b106", "description": "b106"}, {"start": 11, "size": 1, "name": "b107", "description": "b107"}, {"start": 12, "size": 1, "name": "b108", "description": "b108"}, {"start": 13, "size": 1, "name": "b109", "description": "b109"}, {"start": 14, "size": 1, "name": "b110", "description": "b110"}, {"start": 15, "size": 1, "name": "b111", "description": "b111"}, {"start": 16, "size": 1, "name": "b112", "description": "b112"}, {"start": 17, "size": 1, "name": "b113", "description": "b113"}, {"start": 18, "size": 1, "name": "b114", "description": "b114"}, {"start": 19, "size": 1, "name": "b115", "description": "b115"}, {"start": 20, "size": 1, "name": "b116", "description": "b116"}, {"start": 21, "size": 1, "name": "b117", "description": "b117"}, {"start": 22, "size": 1, "name": "b118", "description": "b118"}, {"start": 23, "size": 1, "name": "b119", "description": "b119"}, {"start": 24, "size": 1, "name": "b120", "description": "b120"}, {"start": 25, "size": 1, "name": "b121", "description": "b121"}, {"start": 26, "size": 1, "name": "b122", "description": "b122"}, {"start": 27, "size": 1, "name": "b123", "description": "b123"}, {"start": 28, "size": 1, "name": "b124", "description": "b124"}, {"start": 29, "size": 1, "name": "b125", "description": "b125"}, {"start": 30, "size": 1, "name": "b126", "description": "b126"}, {"start": 31, "size": 1, "name": "b127", "description": "b127"}], "description": "key registers", "access": "write-only", "offset": 48, "size": 32}, {"reset": 0, "name": "K2RR", "fields": [{"start": 0, "size": 1, "name": "b64", "description": "b64"}, {"start": 1, "size": 1, "name": "b65", "description": "b65"}, {"start": 2, "size": 1, "name": "b66", "description": "b66"}, {"start": 3, "size": 1, "name": "b67", "description": "b67"}, {"start": 4, "size": 1, "name": "b68", "description": "b68"}, {"start": 5, "size": 1, "name": "b69", "description": "b69"}, {"start": 6, "size": 1, "name": "b70", "description": "b70"}, {"start": 7, "size": 1, "name": "b71", "description": "b71"}, {"start": 8, "size": 1, "name": "b72", "description": "b72"}, {"start": 9, "size": 1, "name": "b73", "description": "b73"}, {"start": 10, "size": 1, "name": "b74", "description": "b74"}, {"start": 11, "size": 1, "name": "b75", "description": "b75"}, {"start": 12, "size": 1, "name": "b76", "description": "b76"}, {"start": 13, "size": 1, "name": "b77", "description": "b77"}, {"start": 14, "size": 1, "name": "b78", "description": "b78"}, {"start": 15, "size": 1, "name": "b79", "description": "b79"}, {"start": 16, "size": 1, "name": "b80", "description": "b80"}, {"start": 17, "size": 1, "name": "b81", "description": "b81"}, {"start": 18, "size": 1, "name": "b82", "description": "b82"}, {"start": 19, "size": 1, "name": "b83", "description": "b83"}, {"start": 20, "size": 1, "name": "b84", "description": "b84"}, {"start": 21, "size": 1, "name": "b85", "description": "b85"}, {"start": 22, "size": 1, "name": "b86", "description": "b86"}, {"start": 23, "size": 1, "name": "b87", "description": "b87"}, {"start": 24, "size": 1, "name": "b88", "description": "b88"}, {"start": 25, "size": 1, "name": "b89", "description": "b89"}, {"start": 26, "size": 1, "name": "b90", "description": "b90"}, {"start": 27, "size": 1, "name": "b91", "description": "b91"}, {"start": 28, "size": 1, "name": "b92", "description": "b92"}, {"start": 29, "size": 1, "name": "b93", "description": "b93"}, {"start": 30, "size": 1, "name": "b94", "description": "b94"}, {"start": 31, "size": 1, "name": "b95", "description": "b95"}], "description": "key registers", "access": "write-only", "offset": 52, "size": 32}, {"reset": 0, "name": "K3LR", "fields": [{"start": 0, "size": 1, "name": "b32", "description": "b32"}, {"start": 1, "size": 1, "name": "b33", "description": "b33"}, {"start": 2, "size": 1, "name": "b34", "description": "b34"}, {"start": 3, "size": 1, "name": "b35", "description": "b35"}, {"start": 4, "size": 1, "name": "b36", "description": "b36"}, {"start": 5, "size": 1, "name": "b37", "description": "b37"}, {"start": 6, "size": 1, "name": "b38", "description": "b38"}, {"start": 7, "size": 1, "name": "b39", "description": "b39"}, {"start": 8, "size": 1, "name": "b40", "description": "b40"}, {"start": 9, "size": 1, "name": "b41", "description": "b41"}, {"start": 10, "size": 1, "name": "b42", "description": "b42"}, {"start": 11, "size": 1, "name": "b43", "description": "b43"}, {"start": 12, "size": 1, "name": "b44", "description": "b44"}, {"start": 13, "size": 1, "name": "b45", "description": "b45"}, {"start": 14, "size": 1, "name": "b46", "description": "b46"}, {"start": 15, "size": 1, "name": "b47", "description": "b47"}, {"start": 16, "size": 1, "name": "b48", "description": "b48"}, {"start": 17, "size": 1, "name": "b49", "description": "b49"}, {"start": 18, "size": 1, "name": "b50", "description": "b50"}, {"start": 19, "size": 1, "name": "b51", "description": "b51"}, {"start": 20, "size": 1, "name": "b52", "description": "b52"}, {"start": 21, "size": 1, "name": "b53", "description": "b53"}, {"start": 22, "size": 1, "name": "b54", "description": "b54"}, {"start": 23, "size": 1, "name": "b55", "description": "b55"}, {"start": 24, "size": 1, "name": "b56", "description": "b56"}, {"start": 25, "size": 1, "name": "b57", "description": "b57"}, {"start": 26, "size": 1, "name": "b58", "description": "b58"}, {"start": 27, "size": 1, "name": "b59", "description": "b59"}, {"start": 28, "size": 1, "name": "b60", "description": "b60"}, {"start": 29, "size": 1, "name": "b61", "description": "b61"}, {"start": 30, "size": 1, "name": "b62", "description": "b62"}, {"start": 31, "size": 1, "name": "b63", "description": "b63"}], "description": "key registers", "access": "write-only", "offset": 56, "size": 32}, {"reset": 0, "name": "K3RR", "fields": [{"start": 0, "size": 1, "name": "b0", "description": "b0"}, {"start": 1, "size": 1, "name": "b1", "description": "b1"}, {"start": 2, "size": 1, "name": "b2", "description": "b2"}, {"start": 3, "size": 1, "name": "b3", "description": "b3"}, {"start": 4, "size": 1, "name": "b4", "description": "b4"}, {"start": 5, "size": 1, "name": "b5", "description": "b5"}, {"start": 6, "size": 1, "name": "b6", "description": "b6"}, {"start": 7, "size": 1, "name": "b7", "description": "b7"}, {"start": 8, "size": 1, "name": "b8", "description": "b8"}, {"start": 9, "size": 1, "name": "b9", "description": "b9"}, {"start": 10, "size": 1, "name": "b10", "description": "b10"}, {"start": 11, "size": 1, "name": "b11", "description": "b11"}, {"start": 12, "size": 1, "name": "b12", "description": "b12"}, {"start": 13, "size": 1, "name": "b13", "description": "b13"}, {"start": 14, "size": 1, "name": "b14", "description": "b14"}, {"start": 15, "size": 1, "name": "b15", "description": "b15"}, {"start": 16, "size": 1, "name": "b16", "description": "b16"}, {"start": 17, "size": 1, "name": "b17", "description": "b17"}, {"start": 18, "size": 1, "name": "b18", "description": "b18"}, {"start": 19, "size": 1, "name": "b19", "description": "b19"}, {"start": 20, "size": 1, "name": "b20", "description": "b20"}, {"start": 21, "size": 1, "name": "b21", "description": "b21"}, {"start": 22, "size": 1, "name": "b22", "description": "b22"}, {"start": 23, "size": 1, "name": "b23", "description": "b23"}, {"start": 24, "size": 1, "name": "b24", "description": "b24"}, {"start": 25, "size": 1, "name": "b25", "description": "b25"}, {"start": 26, "size": 1, "name": "b26", "description": "b26"}, {"start": 27, "size": 1, "name": "b27", "description": "b27"}, {"start": 28, "size": 1, "name": "b28", "description": "b28"}, {"start": 29, "size": 1, "name": "b29", "description": "b29"}, {"start": 30, "size": 1, "name": "b30", "description": "b30"}, {"start": 31, "size": 1, "name": "b31", "description": "b31"}], "description": "key registers", "access": "write-only", "offset": 60, "size": 32}, {"reset": 0, "name": "IV0LR", "fields": [{"start": 0, "size": 1, "name": "IV31", "description": "IV31"}, {"start": 1, "size": 1, "name": "IV30", "description": "IV30"}, {"start": 2, "size": 1, "name": "IV29", "description": "IV29"}, {"start": 3, "size": 1, "name": "IV28", "description": "IV28"}, {"start": 4, "size": 1, "name": "IV27", "description": "IV27"}, {"start": 5, "size": 1, "name": "IV26", "description": "IV26"}, {"start": 6, "size": 1, "name": "IV25", "description": "IV25"}, {"start": 7, "size": 1, "name": "IV24", "description": "IV24"}, {"start": 8, "size": 1, "name": "IV23", "description": "IV23"}, {"start": 9, "size": 1, "name": "IV22", "description": "IV22"}, {"start": 10, "size": 1, "name": "IV21", "description": "IV21"}, {"start": 11, "size": 1, "name": "IV20", "description": "IV20"}, {"start": 12, "size": 1, "name": "IV19", "description": "IV19"}, {"start": 13, "size": 1, "name": "IV18", "description": "IV18"}, {"start": 14, "size": 1, "name": "IV17", "description": "IV17"}, {"start": 15, "size": 1, "name": "IV16", "description": "IV16"}, {"start": 16, "size": 1, "name": "IV15", "description": "IV15"}, {"start": 17, "size": 1, "name": "IV14", "description": "IV14"}, {"start": 18, "size": 1, "name": "IV13", "description": "IV13"}, {"start": 19, "size": 1, "name": "IV12", "description": "IV12"}, {"start": 20, "size": 1, "name": "IV11", "description": "IV11"}, {"start": 21, "size": 1, "name": "IV10", "description": "IV10"}, {"start": 22, "size": 1, "name": "IV9", "description": "IV9"}, {"start": 23, "size": 1, "name": "IV8", "description": "IV8"}, {"start": 24, "size": 1, "name": "IV7", "description": "IV7"}, {"start": 25, "size": 1, "name": "IV6", "description": "IV6"}, {"start": 26, "size": 1, "name": "IV5", "description": "IV5"}, {"start": 27, "size": 1, "name": "IV4", "description": "IV4"}, {"start": 28, "size": 1, "name": "IV3", "description": "IV3"}, {"start": 29, "size": 1, "name": "IV2", "description": "IV2"}, {"start": 30, "size": 1, "name": "IV1", "description": "IV1"}, {"start": 31, "size": 1, "name": "IV0", "description": "IV0"}], "description": "initialization vector registers", "access": "read-write", "offset": 64, "size": 32}, {"reset": 0, "name": "IV0RR", "fields": [{"start": 0, "size": 1, "name": "IV63", "description": "IV63"}, {"start": 1, "size": 1, "name": "IV62", "description": "IV62"}, {"start": 2, "size": 1, "name": "IV61", "description": "IV61"}, {"start": 3, "size": 1, "name": "IV60", "description": "IV60"}, {"start": 4, "size": 1, "name": "IV59", "description": "IV59"}, {"start": 5, "size": 1, "name": "IV58", "description": "IV58"}, {"start": 6, "size": 1, "name": "IV57", "description": "IV57"}, {"start": 7, "size": 1, "name": "IV56", "description": "IV56"}, {"start": 8, "size": 1, "name": "IV55", "description": "IV55"}, {"start": 9, "size": 1, "name": "IV54", "description": "IV54"}, {"start": 10, "size": 1, "name": "IV53", "description": "IV53"}, {"start": 11, "size": 1, "name": "IV52", "description": "IV52"}, {"start": 12, "size": 1, "name": "IV51", "description": "IV51"}, {"start": 13, "size": 1, "name": "IV50", "description": "IV50"}, {"start": 14, "size": 1, "name": "IV49", "description": "IV49"}, {"start": 15, "size": 1, "name": "IV48", "description": "IV48"}, {"start": 16, "size": 1, "name": "IV47", "description": "IV47"}, {"start": 17, "size": 1, "name": "IV46", "description": "IV46"}, {"start": 18, "size": 1, "name": "IV45", "description": "IV45"}, {"start": 19, "size": 1, "name": "IV44", "description": "IV44"}, {"start": 20, "size": 1, "name": "IV43", "description": "IV43"}, {"start": 21, "size": 1, "name": "IV42", "description": "IV42"}, {"start": 22, "size": 1, "name": "IV41", "description": "IV41"}, {"start": 23, "size": 1, "name": "IV40", "description": "IV40"}, {"start": 24, "size": 1, "name": "IV39", "description": "IV39"}, {"start": 25, "size": 1, "name": "IV38", "description": "IV38"}, {"start": 26, "size": 1, "name": "IV37", "description": "IV37"}, {"start": 27, "size": 1, "name": "IV36", "description": "IV36"}, {"start": 28, "size": 1, "name": "IV35", "description": "IV35"}, {"start": 29, "size": 1, "name": "IV34", "description": "IV34"}, {"start": 30, "size": 1, "name": "IV33", "description": "IV33"}, {"start": 31, "size": 1, "name": "IV32", "description": "IV32"}], "description": "initialization vector registers", "access": "read-write", "offset": 68, "size": 32}, {"reset": 0, "name": "IV1LR", "fields": [{"start": 0, "size": 1, "name": "IV95", "description": "IV95"}, {"start": 1, "size": 1, "name": "IV94", "description": "IV94"}, {"start": 2, "size": 1, "name": "IV93", "description": "IV93"}, {"start": 3, "size": 1, "name": "IV92", "description": "IV92"}, {"start": 4, "size": 1, "name": "IV91", "description": "IV91"}, {"start": 5, "size": 1, "name": "IV90", "description": "IV90"}, {"start": 6, "size": 1, "name": "IV89", "description": "IV89"}, {"start": 7, "size": 1, "name": "IV88", "description": "IV88"}, {"start": 8, "size": 1, "name": "IV87", "description": "IV87"}, {"start": 9, "size": 1, "name": "IV86", "description": "IV86"}, {"start": 10, "size": 1, "name": "IV85", "description": "IV85"}, {"start": 11, "size": 1, "name": "IV84", "description": "IV84"}, {"start": 12, "size": 1, "name": "IV83", "description": "IV83"}, {"start": 13, "size": 1, "name": "IV82", "description": "IV82"}, {"start": 14, "size": 1, "name": "IV81", "description": "IV81"}, {"start": 15, "size": 1, "name": "IV80", "description": "IV80"}, {"start": 16, "size": 1, "name": "IV79", "description": "IV79"}, {"start": 17, "size": 1, "name": "IV78", "description": "IV78"}, {"start": 18, "size": 1, "name": "IV77", "description": "IV77"}, {"start": 19, "size": 1, "name": "IV76", "description": "IV76"}, {"start": 20, "size": 1, "name": "IV75", "description": "IV75"}, {"start": 21, "size": 1, "name": "IV74", "description": "IV74"}, {"start": 22, "size": 1, "name": "IV73", "description": "IV73"}, {"start": 23, "size": 1, "name": "IV72", "description": "IV72"}, {"start": 24, "size": 1, "name": "IV71", "description": "IV71"}, {"start": 25, "size": 1, "name": "IV70", "description": "IV70"}, {"start": 26, "size": 1, "name": "IV69", "description": "IV69"}, {"start": 27, "size": 1, "name": "IV68", "description": "IV68"}, {"start": 28, "size": 1, "name": "IV67", "description": "IV67"}, {"start": 29, "size": 1, "name": "IV66", "description": "IV66"}, {"start": 30, "size": 1, "name": "IV65", "description": "IV65"}, {"start": 31, "size": 1, "name": "IV64", "description": "IV64"}], "description": "initialization vector registers", "access": "read-write", "offset": 72, "size": 32}, {"reset": 0, "name": "IV1RR", "fields": [{"start": 0, "size": 1, "name": "IV127", "description": "IV127"}, {"start": 1, "size": 1, "name": "IV126", "description": "IV126"}, {"start": 2, "size": 1, "name": "IV125", "description": "IV125"}, {"start": 3, "size": 1, "name": "IV124", "description": "IV124"}, {"start": 4, "size": 1, "name": "IV123", "description": "IV123"}, {"start": 5, "size": 1, "name": "IV122", "description": "IV122"}, {"start": 6, "size": 1, "name": "IV121", "description": "IV121"}, {"start": 7, "size": 1, "name": "IV120", "description": "IV120"}, {"start": 8, "size": 1, "name": "IV119", "description": "IV119"}, {"start": 9, "size": 1, "name": "IV118", "description": "IV118"}, {"start": 10, "size": 1, "name": "IV117", "description": "IV117"}, {"start": 11, "size": 1, "name": "IV116", "description": "IV116"}, {"start": 12, "size": 1, "name": "IV115", "description": "IV115"}, {"start": 13, "size": 1, "name": "IV114", "description": "IV114"}, {"start": 14, "size": 1, "name": "IV113", "description": "IV113"}, {"start": 15, "size": 1, "name": "IV112", "description": "IV112"}, {"start": 16, "size": 1, "name": "IV111", "description": "IV111"}, {"start": 17, "size": 1, "name": "IV110", "description": "IV110"}, {"start": 18, "size": 1, "name": "IV109", "description": "IV109"}, {"start": 19, "size": 1, "name": "IV108", "description": "IV108"}, {"start": 20, "size": 1, "name": "IV107", "description": "IV107"}, {"start": 21, "size": 1, "name": "IV106", "description": "IV106"}, {"start": 22, "size": 1, "name": "IV105", "description": "IV105"}, {"start": 23, "size": 1, "name": "IV104", "description": "IV104"}, {"start": 24, "size": 1, "name": "IV103", "description": "IV103"}, {"start": 25, "size": 1, "name": "IV102", "description": "IV102"}, {"start": 26, "size": 1, "name": "IV101", "description": "IV101"}, {"start": 27, "size": 1, "name": "IV100", "description": "IV100"}, {"start": 28, "size": 1, "name": "IV99", "description": "IV99"}, {"start": 29, "size": 1, "name": "IV98", "description": "IV98"}, {"start": 30, "size": 1, "name": "IV97", "description": "IV97"}, {"start": 31, "size": 1, "name": "IV96", "description": "IV96"}], "description": "initialization vector registers", "access": "read-write", "offset": 76, "size": 32}, {"reset": 0, "name": "CSGCMCCM0R", "fields": [{"start": 0, "size": 32, "name": "CSGCMCCM0R", "description": "CSGCMCCM0R"}], "description": "context swap register", "access": "read-write", "offset": 80, "size": 32}, {"reset": 0, "name": "CSGCMCCM1R", "fields": [{"start": 0, "size": 32, "name": "CSGCMCCM1R", "description": "CSGCMCCM1R"}], "description": "context swap register", "access": "read-write", "offset": 84, "size": 32}, {"reset": 0, "name": "CSGCMCCM2R", "fields": [{"start": 0, "size": 32, "name": "CSGCMCCM2R", "description": "CSGCMCCM2R"}], "description": "context swap register", "access": "read-write", "offset": 88, "size": 32}, {"reset": 0, "name": "CSGCMCCM3R", "fields": [{"start": 0, "size": 32, "name": "CSGCMCCM3R", "description": "CSGCMCCM3R"}], "description": "context swap register", "access": "read-write", "offset": 92, "size": 32}, {"reset": 0, "name": "CSGCMCCM4R", "fields": [{"start": 0, "size": 32, "name": "CSGCMCCM4R", "description": "CSGCMCCM4R"}], "description": "context swap register", "access": "read-write", "offset": 96, "size": 32}, {"reset": 0, "name": "CSGCMCCM5R", "fields": [{"start": 0, "size": 32, "name": "CSGCMCCM5R", "description": "CSGCMCCM5R"}], "description": "context swap register", "access": "read-write", "offset": 100, "size": 32}, {"reset": 0, "name": "CSGCMCCM6R", "fields": [{"start": 0, "size": 32, "name": "CSGCMCCM6R", "description": "CSGCMCCM6R"}], "description": "context swap register", "access": "read-write", "offset": 104, "size": 32}, {"reset": 0, "name": "CSGCMCCM7R", "fields": [{"start": 0, "size": 32, "name": "CSGCMCCM7R", "description": "CSGCMCCM7R"}], "description": "context swap register", "access": "read-write", "offset": 108, "size": 32}, {"reset": 0, "name": "CSGCM0R", "fields": [{"start": 0, "size": 32, "name": "CSGCM0R", "description": "CSGCM0R"}], "description": "context swap register", "access": "read-write", "offset": 112, "size": 32}, {"reset": 0, "name": "CSGCM1R", "fields": [{"start": 0, "size": 32, "name": "CSGCM1R", "description": "CSGCM1R"}], "description": "context swap register", "access": "read-write", "offset": 116, "size": 32}, {"reset": 0, "name": "CSGCM2R", "fields": [{"start": 0, "size": 32, "name": "CSGCM2R", "description": "CSGCM2R"}], "description": "context swap register", "access": "read-write", "offset": 120, "size": 32}, {"reset": 0, "name": "CSGCM3R", "fields": [{"start": 0, "size": 32, "name": "CSGCM3R", "description": "CSGCM3R"}], "description": "context swap register", "access": "read-write", "offset": 124, "size": 32}, {"reset": 0, "name": "CSGCM4R", "fields": [{"start": 0, "size": 32, "name": "CSGCM4R", "description": "CSGCM4R"}], "description": "context swap register", "access": "read-write", "offset": 128, "size": 32}, {"reset": 0, "name": "CSGCM5R", "fields": [{"start": 0, "size": 32, "name": "CSGCM5R", "description": "CSGCM5R"}], "description": "context swap register", "access": "read-write", "offset": 132, "size": 32}, {"reset": 0, "name": "CSGCM6R", "fields": [{"start": 0, "size": 32, "name": "CSGCM6R", "description": "CSGCM6R"}], "description": "context swap register", "access": "read-write", "offset": 136, "size": 32}, {"reset": 0, "name": "CSGCM7R", "fields": [{"start": 0, "size": 32, "name": "CSGCM7R", "description": "CSGCM7R"}], "description": "context swap register", "access": "read-write", "offset": 140, "size": 32}], "base": 1342570496, "description": "Cryptographic processor"}], "name": "STM32F405"}
