{"sections":[],"kind":"symbol","variants":[{"paths":["\/documentation\/vhdlparsing\/binaryoperation\/addition(lhs:rhs:)"],"traits":[{"interfaceLanguage":"swift"}]}],"schemaVersion":{"minor":3,"patch":0,"major":0},"abstract":[{"type":"text","text":"An addition operation."}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BinaryOperation\/addition(lhs:rhs:)"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BinaryOperation"]]},"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"addition"},{"kind":"text","text":"("},{"kind":"externalParam","text":"lhs"},{"kind":"text","text":": "},{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO","text":"Expression"},{"kind":"text","text":", "},{"kind":"externalParam","text":"rhs"},{"kind":"text","text":": "},{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO","text":"Expression"},{"kind":"text","text":")"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"}],"metadata":{"externalID":"s:11VHDLParsing15BinaryOperationO8additionyAcA10ExpressionO_AFtcACmF","title":"BinaryOperation.addition(lhs:rhs:)","symbolKind":"case","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"addition","kind":"identifier"},{"text":"(","kind":"text"},{"text":"lhs","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10ExpressionO","text":"Expression","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"rhs","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10ExpressionO","text":"Expression","kind":"typeIdentifier"},{"text":")","kind":"text"}],"modules":[{"name":"VHDLParsing"}],"roleHeading":"Case","role":"symbol"},"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/BinaryOperation/addition(lhs:rhs:)":{"abstract":[{"text":"An addition operation.","type":"text"}],"title":"BinaryOperation.addition(lhs:rhs:)","type":"topic","url":"\/documentation\/vhdlparsing\/binaryoperation\/addition(lhs:rhs:)","role":"symbol","kind":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BinaryOperation\/addition(lhs:rhs:)","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"addition","kind":"identifier"},{"text":"(","kind":"text"},{"text":"lhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Expression","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO"},{"text":", ","kind":"text"},{"text":"rhs","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Expression","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO"},{"text":")","kind":"text"}]},"doc://VHDLParsing/documentation/VHDLParsing/Expression":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"Expression"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Expression"}],"type":"topic","title":"Expression","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression","abstract":[{"text":"An ","type":"text"},{"code":"Expression","type":"codeVoice"},{"text":" represents a stand-alone statement that resolves to some value in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"url":"\/documentation\/vhdlparsing\/expression"},"doc://VHDLParsing/documentation/VHDLParsing/BinaryOperation":{"url":"\/documentation\/vhdlparsing\/binaryoperation","fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"BinaryOperation","kind":"identifier"}],"type":"topic","title":"BinaryOperation","kind":"symbol","navigatorTitle":[{"text":"BinaryOperation","kind":"identifier"}],"abstract":[{"text":"A type for representing arithmetic operations that work with two operands.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BinaryOperation","role":"symbol"}}}