# -*- Makefile -*-
# Define the compiler
CC = gcc

# Define the source files
SRC = main.c school.c

# Define the objects
OBJ = $(SRC:.c=.o)

# Define the name of the exe
NAME = school

# The all rule that builds the executable
all: $(NAME)

# Rule for building the executable
$(NAME): $(OBJ) 
	$(CC) $(OBJ) -o $(NAME) 

# Rule for building main.c
main.o: main.c
	$(CC) -c -o main.o main.c

# Rule for building shool.c
school.o: school.c
	$(CC) -c -o school.o school.c
