<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>ID_AA64FPFR0_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ID_AA64FPFR0_EL1, AArch64 Floating-point Feature Register 0</h1><p>The ID_AA64FPFR0_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Provides information about floating-point formats and instructions implemented in AArch64 state.</p>

      
        <p>The fields in this register do not follow the standard ID scheme. See <span class="xref">Alternative ID scheme used for ID_AA64SMFR0_EL1 and ID_AA64FPFR0_EL1</span>.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_AA64 is implemented. Otherwise, direct accesses to ID_AA64FPFR0_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <div class="note"><span class="note-header">Note</span><p>Prior to the introduction of the features described by this register, this register was unnamed and reserved, <span class="arm-defined-word">RES0</span> from EL1, EL2, and EL3.</p></div>
      <h2>Attributes</h2>
        <p>ID_AA64FPFR0_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_32">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31">F8CVT</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_30">F8FMA</a></td><td class="lr" colspan="1"><a href="#fieldset_0-29_29">F8DP4</a></td><td class="lr" colspan="1"><a href="#fieldset_0-28_28">F8DP2</a></td><td class="lr" colspan="1"><a href="#fieldset_0-27_27">F8MM8</a></td><td class="lr" colspan="1"><a href="#fieldset_0-26_26">F8MM4</a></td><td class="lr" colspan="18"><a href="#fieldset_0-25_8">RES0</a></td><td class="lr" colspan="6"><a href="#fieldset_0-7_2">RAZ</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1">F8E4M3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">F8E5M2</a></td></tr></tbody></table><h4 id="fieldset_0-63_32">Bits [63:32]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-31_31">F8CVT, bit [31]</h4><div class="field"><p>Indicates support for the following instructions:</p>
<ul>
<li>
<p>The Advanced SIMD floating-point scaling instruction <span class="instruction">FSCALE</span>.</p>

</li><li>
<p>The Advanced SIMD FP8 convert instructions <span class="instruction">BF1CVTL</span>, <span class="instruction">BF1CVTL2</span>, <span class="instruction">BF2CVTL</span>, <span class="instruction">BF2CVTL2</span>, <span class="instruction">F1CVTL</span>,  <span class="instruction">F1CVTL2</span>, <span class="instruction">F2CVTL</span>, <span class="instruction">F2CVTL2</span>, <span class="instruction">FCVTN</span>, and <span class="instruction">FCVTN2</span>.</p>

</li><li>
<p>When <span class="xref">FEAT_SVE2</span> or <span class="xref">FEAT_SME2</span> is implemented, the SVE2 FP8 convert instructions <span class="instruction">BF1CVT</span>,  <span class="instruction">BF1CVTLT</span>, <span class="instruction">BF2CVT</span>, <span class="instruction">BF2CVTLT</span>, <span class="instruction">F1CVT</span>, <span class="instruction">F1CVTLT</span>, <span class="instruction">F2CVT</span>, <span class="instruction">F2CVTLT</span>, <span class="instruction">BFCVTN</span>, <span class="instruction">FCVTN</span>, <span class="instruction">FCVTNB</span>, and <span class="instruction">FCVTNT</span>.</p>

</li><li>
<p>When <span class="xref">FEAT_SME2</span> is implemented, the SME2 multi-vector floating-point scaling instruction <span class="instruction">FSCALE</span> and the SME2 FP8 convert instructions <span class="instruction">BF1CVT</span>, <span class="instruction">BF1CVTL</span>, <span class="instruction">BF2CVT</span>, <span class="instruction">BF2CVTL</span>, <span class="instruction">F1CVT</span>, <span class="instruction">F1CVTL</span>, <span class="instruction">F2CVT</span>, <span class="instruction">F2CVTL</span>, <span class="instruction">BFCVT</span>, <span class="instruction">FCVT</span>, and <span class="instruction">FCVTN</span>.</p>

</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>F8CVT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The specified instructions are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_FP8</span> implements the functionality identified by the value 1.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-30_30">F8FMA, bit [30]</h4><div class="field"><p>Indicates support for the following instructions:</p>
<ul>
<li>The Advanced SIMD FP8 to single-precision and half-precision multiply-accumulate instructions <span class="instruction">FMLALB</span>, <span class="instruction">FMLALT</span>, <span class="instruction">FMLALLBB</span>, <span class="instruction">FMLALLBT</span>, <span class="instruction">FMLALLTB</span>, and <span class="instruction">FMLALLTT</span>.
</li><li>When <span class="xref">FEAT_SVE2</span> is implemented and the PE is not in Streaming SVE mode, the SVE2 FP8 to single-precision and half-precision multiply-accumulate instructions <span class="instruction">FMLALB</span>, <span class="instruction">FMLALT</span>, <span class="instruction">FMLALLBB</span>, <span class="instruction">FMLALLBT</span>, <span class="instruction">FMLALLTB</span>, and <span class="instruction">FMLALLTT</span>.
</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>F8FMA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The specified instructions are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_FP8FMA</span> implements the functionality identified by the value 1.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-29_29">F8DP4, bit [29]</h4><div class="field"><p>Indicates support for the following instructions:</p>
<ul>
<li>Advanced SIMD FP8 to single-precision 4-way dot product <span class="instruction">FDOT</span> (4-way) instructions.
</li><li>When <span class="xref">FEAT_SVE2</span> is implemented and the PE is not in Streaming SVE mode, SVE FP8 to single-precision 4-way dot product <span class="instruction">FDOT</span> (4-way) instructions.
</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>F8DP4</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The specified instructions are not implemented by this feature.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table><div class="note"><span class="note-header">Note</span><p>Other features may implement some of the specified instructions.</p></div><p>All other values are reserved.</p>
<p><span class="xref">FEAT_FP8DOT4</span> implements the functionality identified by the value 1.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-28_28">F8DP2, bit [28]</h4><div class="field"><p>Indicates support for the following instructions:</p>
<ul>
<li>Advanced SIMD FP8 to half-precision 2-way dot product <span class="instruction">FDOT</span> (2-way) instructions.
</li><li>When <span class="xref">FEAT_SVE2</span> is implemented and the PE is not in Streaming SVE mode, SVE FP8 to half-precision 2-way dot product <span class="instruction">FDOT</span> (2-way) instructions.
</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>F8DP2</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The specified instructions are not implemented by this feature.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified instructions are implemented.</p>
        </td></tr></table>
      <div class="note"><span class="note-header">Note</span>
        <p>Other features may implement some of the specified instructions.</p>
      </div>
      <p><span class="xref">FEAT_FP8DOT2</span> implements the functionality identified by the value 1.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-27_27">F8MM8, bit [27]</h4><div class="field"><p>Indicates support for the following instructions:</p>
<ul>
<li>
<p>Advanced SIMD FP8 to single-precision matrix multiply <span class="instruction">FMMLA</span> (8-way, FP8 to FP32) instruction.</p>

</li><li>
<p>If <span class="xref">FEAT_SVE2</span> is implemented, SVE FP8 to single-precision matrix multiply <span class="instruction">FMMLA</span> (widening, FP8 to FP32) instruction is implemented when the PE is not in Streaming SVE mode.</p>

</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>F8MM8</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Advanced SIMD and SVE FP8 to single-precision matrix multiply instructions are not implemented by this feature.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified Advanced SIMD and SVE FP8 to single-precision matrix multiply instructions are implemented.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_F8F32MM</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span></p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-26_26">F8MM4, bit [26]</h4><div class="field"><p>Indicates support for the following instructions:</p>
<ul>
<li>
<p>Advanced SIMD FP8 to half-precision matrix multiply <span class="instruction">FMMLA</span> (4-way, FP8 to FP16) instruction.</p>

</li><li>
<p>If <span class="xref">FEAT_SVE2</span> is implemented, SVE FP8 to half-precision matrix multiply <span class="instruction">FMMLA</span> (widening, FP8 to FP16) instruction is implemented when the PE is not in Streaming SVE mode.</p>

</li></ul><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>F8MM4</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Advanced SIMD and SVE FP8 to half-precision matrix multiply instructions are not implemented by this feature.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The specified Advanced SIMD and SVE FP8 to half-precision matrix multiply instructions are implemented.</p>
        </td></tr></table>
      <p><span class="xref">FEAT_F8F16MM</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span></p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-25_8">Bits [25:8]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-7_2">Bits [7:2]</h4><div class="field">
      <p>Reserved for data formats 2 to 7.</p>
    
      <p>Reserved, RAZ.</p>
    </div><h4 id="fieldset_0-1_1">F8E4M3, bit [1]</h4><div class="field">
      <p>Indicates support for OFP8 E4M3 format and behavior for FP8 instructions.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>F8E4M3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>OFP8 E4M3 format is not supported.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>OFP8 E4M3 format is supported.</p>
        </td></tr></table><p>If <span class="xref">FEAT_FP8</span> is implemented, the only permitted value is 1.</p>
<p>Otherwise, the only permitted value is 0.</p>
<p>For more information on OFP8 formats, see the Open Compute Project, OCP 8-bit Floating Point Specification (OFP8).</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-0_0">F8E5M2, bit [0]</h4><div class="field">
      <p>Indicates support for OFP8 E5M2 format and behavior for FP8 instructions.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>F8E5M2</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>OFP8 E5M2 format is not supported.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>OFP8 E5M2 format is supported.</p>
        </td></tr></table><p>If <span class="xref">FEAT_FP8</span> is implemented, the only permitted value is 1.</p>
<p>Otherwise, the only permitted value is 0.</p>
<p>For more information on OFP8 formats, see the Open Compute Project, OCP 8-bit Floating Point Specification (OFP8).</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><div class="access_mechanisms"><h2>Accessing ID_AA64FPFR0_EL1</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, ID_AA64FPFR0_EL1</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0000</td><td>0b0100</td><td>0b111</td></tr></table><p class="pseudocode">
if !IsFeatureImplemented(FEAT_AA64) then
    UnimplementedIDRegister();
elsif PSTATE.EL == EL0 then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3.TID3 == '1' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; (IsFeatureImplemented(FEAT_FGT) || !IsZero(ID_AA64FPFR0_EL1) || boolean IMPLEMENTATION_DEFINED "ID_AA64FPFR0_EL1 trapped by HCR_EL2.TID3") &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3.TID3 == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ID_AA64FPFR0_EL1;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3.TID3 == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3.TID3 == '1' then
        if EL3SDDUndef() then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ID_AA64FPFR0_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64FPFR0_EL1;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-06-23 17:47:32, 2025-06_rel</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
