{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665360166841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665360166842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 18:02:46 2022 " "Processing started: Sun Oct 09 18:02:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665360166842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360166842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgaController -c vgaController " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360166842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665360167736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665360167736 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contadorXY.sv(8) " "Verilog HDL information at contadorXY.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "contadorXY.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorXY.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665360184043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorXY " "Found entity 1: contadorXY" {  } { { "contadorXY.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorXY.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controladorVGA.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClk " "Found entity 1: divisorClk" {  } { { "divisorClk.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/divisorClk.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lineas.sv 1 1 " "Found 1 design units, including 1 entities, in source file lineas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lineas " "Found entity 1: lineas" {  } { { "lineas.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/lineas.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxseleccionador.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxseleccionador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxSeleccionador " "Found entity 1: muxSeleccionador" {  } { { "muxSeleccionador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184065 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regfile1x24b.sv(14) " "Verilog HDL information at regfile1x24b.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665360184068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile1x24b.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile1x24b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile1x24b " "Found entity 1: regfile1x24b" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controltop.sv 1 1 " "Found 1 design units, including 1 entities, in source file controltop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlTOP " "Found entity 1: controlTOP" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_9a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_9a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9a1 " "Found entity 1: mux_9a1" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spritecircle.sv 1 1 " "Found 1 design units, including 1 entities, in source file spritecircle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Circle " "Found entity 1: sprite_Circle" {  } { { "spriteCircle.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spriteCircle.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_circle.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_circle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Circle " "Found entity 1: ROM_Circle" {  } { { "ROM_Circle.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteposition.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteposition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spritePosition " "Found entity 1: spritePosition" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_X " "Found entity 1: ROM_X" {  } { { "ROM_X.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_X " "Found entity 1: sprite_X" {  } { { "sprite_X.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turnos.sv 1 1 " "Found 1 design units, including 1 entities, in source file turnos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Turnos " "Found entity 1: Turnos" {  } { { "Turnos.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Turnos.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonbouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buttonbouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buttonBouncer " "Found entity 1: buttonBouncer" {  } { { "buttonBouncer.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/buttonBouncer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mover.sv 1 1 " "Found 1 design units, including 1 entities, in source file mover.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mover " "Found entity 1: Mover" {  } { { "Mover.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Mover.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ganador " "Found entity 1: Ganador" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lineaganadoragen.sv 1 1 " "Found 1 design units, including 1 entities, in source file lineaganadoragen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lineaGanadoraGen " "Found entity 1: lineaGanadoraGen" {  } { { "lineaGanadoraGen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/lineaGanadoraGen.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxseleccionadorganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxseleccionadorganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxSeleccionadorGanador " "Found entity 1: muxSeleccionadorGanador" {  } { { "muxSeleccionadorGanador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionadorGanador.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_x_ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_x_ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_X_Ganador " "Found entity 1: sprite_X_Ganador" {  } { { "sprite_X_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X_Ganador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteposition_ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteposition_ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spritePosition_Ganador " "Found entity 1: spritePosition_Ganador" {  } { { "spritePosition_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Ganador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_x_ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_x_ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_X_Ganador " "Found entity 1: ROM_X_Ganador" {  } { { "ROM_X_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X_Ganador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_circle_ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_circle_ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Circle_Ganador " "Found entity 1: sprite_Circle_Ganador" {  } { { "sprite_Circle_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_Circle_Ganador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_circle_ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_circle_ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Circle_Ganador " "Found entity 1: ROM_Circle_Ganador" {  } { { "ROM_Circle_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle_Ganador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184137 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "temporizador.sv(5) " "Verilog HDL information at temporizador.sv(5): always construct contains both blocking and non-blocking assignments" {  } { { "temporizador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/temporizador.sv" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665360184140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.sv 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/temporizador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/LFSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_empate.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_empate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Empate " "Found entity 1: sprite_Empate" {  } { { "sprite_Empate.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_Empate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_empate.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_empate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Empate " "Found entity 1: ROM_Empate" {  } { { "ROM_Empate.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Empate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteposition_empate.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteposition_empate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spritePosition_Empate " "Found entity 1: spritePosition_Empate" {  } { { "spritePosition_Empate.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Empate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testgato.sv 1 1 " "Found 1 design units, including 1 entities, in source file testgato.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestGato " "Found entity 1: TestGato" {  } { { "TestGato.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/TestGato.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665360184158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "boton_Sel_lo controlTOP.sv(8) " "Verilog HDL Implicit Net warning at controlTOP.sv(8): created implicit net for \"boton_Sel_lo\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "boton_Casilla_lo controlTOP.sv(9) " "Verilog HDL Implicit Net warning at controlTOP.sv(9): created implicit net for \"boton_Casilla_lo\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "guardado controlTOP.sv(22) " "Verilog HDL Implicit Net warning at controlTOP.sv(22): created implicit net for \"guardado\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tiempo controlTOP.sv(26) " "Verilog HDL Implicit Net warning at controlTOP.sv(26): created implicit net for \"tiempo\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "posicion_ra controlTOP.sv(26) " "Verilog HDL Implicit Net warning at controlTOP.sv(26): created implicit net for \"posicion_ra\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "visblelineas controlTOP.sv(85) " "Verilog HDL Implicit Net warning at controlTOP.sv(85): created implicit net for \"visblelineas\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lineas controlTOP.sv(104) " "Verilog HDL Implicit Net warning at controlTOP.sv(104): created implicit net for \"lineas\"" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sq_on spritePosition.sv(10) " "Verilog HDL Implicit Net warning at spritePosition.sv(10): created implicit net for \"sq_on\"" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "level_out Turnos.sv(3) " "Verilog HDL Implicit Net warning at Turnos.sv(3): created implicit net for \"level_out\"" {  } { { "Turnos.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Turnos.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sq_on spritePosition_Ganador.sv(9) " "Verilog HDL Implicit Net warning at spritePosition_Ganador.sv(9): created implicit net for \"sq_on\"" {  } { { "spritePosition_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Ganador.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sq_on spritePosition_Empate.sv(9) " "Verilog HDL Implicit Net warning at spritePosition_Empate.sv(9): created implicit net for \"sq_on\"" {  } { { "spritePosition_Empate.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Empate.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184160 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controlTOP.sv(106) " "Verilog HDL Instantiation warning at controlTOP.sv(106): instance has no name" {  } { { "controlTOP.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 106 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1665360184167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665360184258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorClk divisorClk:dv " "Elaborating entity \"divisorClk\" for hierarchy \"divisorClk:dv\"" {  } { { "vga.sv" "dv" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorVGA controladorVGA:cntVGA " "Elaborating entity \"controladorVGA\" for hierarchy \"controladorVGA:cntVGA\"" {  } { { "vga.sv" "cntVGA" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorXY controladorVGA:cntVGA\|contadorXY:CXY " "Elaborating entity \"contadorXY\" for hierarchy \"controladorVGA:cntVGA\|contadorXY:CXY\"" {  } { { "controladorVGA.sv" "CXY" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controladorVGA.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlTOP controlTOP:control " "Elaborating entity \"controlTOP\" for hierarchy \"controlTOP:control\"" {  } { { "vga.sv" "control" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/vga.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonBouncer controlTOP:control\|buttonBouncer:bouncer_Sel " "Elaborating entity \"buttonBouncer\" for hierarchy \"controlTOP:control\|buttonBouncer:bouncer_Sel\"" {  } { { "controlTOP.sv" "bouncer_Sel" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 buttonBouncer.sv(55) " "Verilog HDL assignment warning at buttonBouncer.sv(55): truncated value with size 32 to match size of target (11)" {  } { { "buttonBouncer.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/buttonBouncer.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184390 "|vga|controlTOP:control|buttonBouncer:bouncer_Sel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Turnos controlTOP:control\|Turnos:turno " "Elaborating entity \"Turnos\" for hierarchy \"controlTOP:control\|Turnos:turno\"" {  } { { "controlTOP.sv" "turno" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mover controlTOP:control\|Mover:move " "Elaborating entity \"Mover\" for hierarchy \"controlTOP:control\|Mover:move\"" {  } { { "controlTOP.sv" "move" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen controlTOP:control\|rectgen:seleccionador " "Elaborating entity \"rectgen\" for hierarchy \"controlTOP:control\|rectgen:seleccionador\"" {  } { { "controlTOP.sv" "seleccionador" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(10) " "Verilog HDL assignment warning at rectgen.sv(10): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184410 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(11) " "Verilog HDL assignment warning at rectgen.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184410 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(12) " "Verilog HDL assignment warning at rectgen.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184411 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(13) " "Verilog HDL assignment warning at rectgen.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184411 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(14) " "Verilog HDL assignment warning at rectgen.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184411 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(15) " "Verilog HDL assignment warning at rectgen.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184412 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(16) " "Verilog HDL assignment warning at rectgen.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184412 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(17) " "Verilog HDL assignment warning at rectgen.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184413 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(18) " "Verilog HDL assignment warning at rectgen.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184413 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(19) " "Verilog HDL assignment warning at rectgen.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/rectgen.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184413 "|vga|controlTOP:control|rectgen:seleccionador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador controlTOP:control\|temporizador:tempo " "Elaborating entity \"temporizador\" for hierarchy \"controlTOP:control\|temporizador:tempo\"" {  } { { "controlTOP.sv" "tempo" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR controlTOP:control\|temporizador:tempo\|LFSR:lfsr " "Elaborating entity \"LFSR\" for hierarchy \"controlTOP:control\|temporizador:tempo\|LFSR:lfsr\"" {  } { { "temporizador.sv" "lfsr" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/temporizador.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile1x24b controlTOP:control\|regfile1x24b:memoria_Casillas " "Elaborating entity \"regfile1x24b\" for hierarchy \"controlTOP:control\|regfile1x24b:memoria_Casillas\"" {  } { { "controlTOP.sv" "memoria_Casillas" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 regfile1x24b.sv(20) " "Verilog HDL assignment warning at regfile1x24b.sv(20): truncated value with size 32 to match size of target (2)" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184443 "|vga|controlTOP:control|regfile1x24b:memoria_Casillas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 regfile1x24b.sv(29) " "Verilog HDL assignment warning at regfile1x24b.sv(29): truncated value with size 32 to match size of target (2)" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184443 "|vga|controlTOP:control|regfile1x24b:memoria_Casillas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 regfile1x24b.sv(37) " "Verilog HDL assignment warning at regfile1x24b.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "regfile1x24b.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184444 "|vga|controlTOP:control|regfile1x24b:memoria_Casillas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxSeleccionador controlTOP:control\|muxSeleccionador:casilla0 " "Elaborating entity \"muxSeleccionador\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\"" {  } { { "controlTOP.sv" "casilla0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_X controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1 " "Elaborating entity \"sprite_X\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\"" {  } { { "muxSeleccionador.sv" "Jugador1" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_X controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom " "Elaborating entity \"ROM_X\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\"" {  } { { "sprite_X.sv" "rom" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spritePosition controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|spritePosition:position " "Elaborating entity \"spritePosition\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|spritePosition:position\"" {  } { { "sprite_X.sv" "position" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(6) " "Verilog HDL assignment warning at spritePosition.sv(6): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184538 "|vga|controlTOP:control|muxSeleccionador:casilla0|sprite_X:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(7) " "Verilog HDL assignment warning at spritePosition.sv(7): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184539 "|vga|controlTOP:control|muxSeleccionador:casilla0|sprite_X:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(8) " "Verilog HDL assignment warning at spritePosition.sv(8): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184539 "|vga|controlTOP:control|muxSeleccionador:casilla0|sprite_X:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(9) " "Verilog HDL assignment warning at spritePosition.sv(9): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184540 "|vga|controlTOP:control|muxSeleccionador:casilla0|sprite_X:Jugador1|spritePosition:position"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_Circle controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2 " "Elaborating entity \"sprite_Circle\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\"" {  } { { "muxSeleccionador.sv" "Jugador2" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Circle controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom " "Elaborating entity \"ROM_Circle\" for hierarchy \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom\"" {  } { { "spriteCircle.sv" "rom" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spriteCircle.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lineas controlTOP:control\|lineas:CuatroLineas " "Elaborating entity \"lineas\" for hierarchy \"controlTOP:control\|lineas:CuatroLineas\"" {  } { { "controlTOP.sv" "CuatroLineas" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lineas.sv(5) " "Verilog HDL assignment warning at lineas.sv(5): truncated value with size 32 to match size of target (1)" {  } { { "lineas.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/lineas.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184641 "|vga|controlTOP:control|lineas:CuatroLineas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ganador controlTOP:control\|Ganador:ganador_ " "Elaborating entity \"Ganador\" for hierarchy \"controlTOP:control\|Ganador:ganador_\"" {  } { { "controlTOP.sv" "ganador_" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184654 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxLinea Ganador.sv(15) " "Verilog HDL Always Construct warning at Ganador.sv(15): inferring latch(es) for variable \"auxLinea\", which holds its previous value in one or more paths through the always construct" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665360184658 "|vga|controlTOP:control|Ganador:ganador_"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "auxGanador Ganador.sv(15) " "Verilog HDL Always Construct warning at Ganador.sv(15): inferring latch(es) for variable \"auxGanador\", which holds its previous value in one or more paths through the always construct" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665360184659 "|vga|controlTOP:control|Ganador:ganador_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Ganador.sv(67) " "Verilog HDL assignment warning at Ganador.sv(67): truncated value with size 4 to match size of target (3)" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184659 "|vga|controlTOP:control|Ganador:ganador_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxGanador\[0\] Ganador.sv(15) " "Inferred latch for \"auxGanador\[0\]\" at Ganador.sv(15)" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184661 "|vga|controlTOP:control|Ganador:ganador_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxGanador\[1\] Ganador.sv(15) " "Inferred latch for \"auxGanador\[1\]\" at Ganador.sv(15)" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184661 "|vga|controlTOP:control|Ganador:ganador_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxLinea\[0\] Ganador.sv(15) " "Inferred latch for \"auxLinea\[0\]\" at Ganador.sv(15)" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184662 "|vga|controlTOP:control|Ganador:ganador_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxLinea\[1\] Ganador.sv(15) " "Inferred latch for \"auxLinea\[1\]\" at Ganador.sv(15)" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184662 "|vga|controlTOP:control|Ganador:ganador_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxLinea\[2\] Ganador.sv(15) " "Inferred latch for \"auxLinea\[2\]\" at Ganador.sv(15)" {  } { { "Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/Ganador.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360184662 "|vga|controlTOP:control|Ganador:ganador_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lineaGanadoraGen controlTOP:control\|lineaGanadoraGen:lineaganadora " "Elaborating entity \"lineaGanadoraGen\" for hierarchy \"controlTOP:control\|lineaGanadoraGen:lineaganadora\"" {  } { { "controlTOP.sv" "lineaganadora" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxSeleccionadorGanador controlTOP:control\|muxSeleccionadorGanador:texto_ganador " "Elaborating entity \"muxSeleccionadorGanador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\"" {  } { { "controlTOP.sv" "texto_ganador" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_X_Ganador controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1 " "Elaborating entity \"sprite_X_Ganador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1\"" {  } { { "muxSeleccionadorGanador.sv" "Jugador1" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionadorGanador.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_X_Ganador controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1\|ROM_X_Ganador:rom " "Elaborating entity \"ROM_X_Ganador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1\|ROM_X_Ganador:rom\"" {  } { { "sprite_X_Ganador.sv" "rom" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X_Ganador.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spritePosition_Ganador controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1\|spritePosition_Ganador:position " "Elaborating entity \"spritePosition_Ganador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_X_Ganador:Jugador1\|spritePosition_Ganador:position\"" {  } { { "sprite_X_Ganador.sv" "position" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_X_Ganador.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition_Ganador.sv(6) " "Verilog HDL assignment warning at spritePosition_Ganador.sv(6): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Ganador.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184723 "|vga|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_X_Ganador:Jugador1|spritePosition_Ganador:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition_Ganador.sv(8) " "Verilog HDL assignment warning at spritePosition_Ganador.sv(8): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Ganador.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184724 "|vga|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_X_Ganador:Jugador1|spritePosition_Ganador:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 spritePosition_Ganador.sv(12) " "Verilog HDL assignment warning at spritePosition_Ganador.sv(12): truncated value with size 10 to match size of target (4)" {  } { { "spritePosition_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Ganador.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184724 "|vga|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_X_Ganador:Jugador1|spritePosition_Ganador:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 spritePosition_Ganador.sv(13) " "Verilog HDL assignment warning at spritePosition_Ganador.sv(13): truncated value with size 10 to match size of target (7)" {  } { { "spritePosition_Ganador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Ganador.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184724 "|vga|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_X_Ganador:Jugador1|spritePosition_Ganador:position"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_Circle_Ganador controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Circle_Ganador:Jugador2 " "Elaborating entity \"sprite_Circle_Ganador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Circle_Ganador:Jugador2\"" {  } { { "muxSeleccionadorGanador.sv" "Jugador2" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionadorGanador.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Circle_Ganador controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Circle_Ganador:Jugador2\|ROM_Circle_Ganador:rom " "Elaborating entity \"ROM_Circle_Ganador\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Circle_Ganador:Jugador2\|ROM_Circle_Ganador:rom\"" {  } { { "sprite_Circle_Ganador.sv" "rom" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_Circle_Ganador.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_Empate controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados " "Elaborating entity \"sprite_Empate\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados\"" {  } { { "muxSeleccionadorGanador.sv" "empatados" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionadorGanador.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Empate controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados\|ROM_Empate:rom " "Elaborating entity \"ROM_Empate\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados\|ROM_Empate:rom\"" {  } { { "sprite_Empate.sv" "rom" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_Empate.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spritePosition_Empate controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados\|spritePosition_Empate:position " "Elaborating entity \"spritePosition_Empate\" for hierarchy \"controlTOP:control\|muxSeleccionadorGanador:texto_ganador\|sprite_Empate:empatados\|spritePosition_Empate:position\"" {  } { { "sprite_Empate.sv" "position" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/sprite_Empate.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition_Empate.sv(6) " "Verilog HDL assignment warning at spritePosition_Empate.sv(6): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition_Empate.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Empate.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184741 "|vga|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_Empate:empatados|spritePosition_Empate:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition_Empate.sv(8) " "Verilog HDL assignment warning at spritePosition_Empate.sv(8): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition_Empate.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Empate.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184741 "|vga|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_Empate:empatados|spritePosition_Empate:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 spritePosition_Empate.sv(12) " "Verilog HDL assignment warning at spritePosition_Empate.sv(12): truncated value with size 10 to match size of target (4)" {  } { { "spritePosition_Empate.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Empate.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184741 "|vga|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_Empate:empatados|spritePosition_Empate:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 spritePosition_Empate.sv(13) " "Verilog HDL assignment warning at spritePosition_Empate.sv(13): truncated value with size 10 to match size of target (8)" {  } { { "spritePosition_Empate.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/spritePosition_Empate.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665360184741 "|vga|controlTOP:control|muxSeleccionadorGanador:texto_ganador|sprite_Empate:empatados|spritePosition_Empate:position"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9a1 controlTOP:control\|mux_9a1:comb_40 " "Elaborating entity \"mux_9a1\" for hierarchy \"controlTOP:control\|mux_9a1:comb_40\"" {  } { { "controlTOP.sv" "comb_40" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/controlTOP.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360184744 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "visible_lineaganadora mux_9a1.sv(11) " "Verilog HDL Always Construct warning at mux_9a1.sv(11): variable \"visible_lineaganadora\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665360184745 "|vga|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "visible_texto mux_9a1.sv(11) " "Verilog HDL Always Construct warning at mux_9a1.sv(11): variable \"visible_texto\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665360184745 "|vga|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb_texto mux_9a1.sv(14) " "Verilog HDL Always Construct warning at mux_9a1.sv(14): variable \"rgb_texto\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665360184745 "|vga|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb8 mux_9a1.sv(16) " "Verilog HDL Always Construct warning at mux_9a1.sv(16): variable \"rgb8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665360184746 "|vga|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb7 mux_9a1.sv(17) " "Verilog HDL Always Construct warning at mux_9a1.sv(17): variable \"rgb7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665360184746 "|vga|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb6 mux_9a1.sv(18) " "Verilog HDL Always Construct warning at mux_9a1.sv(18): variable \"rgb6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665360184746 "|vga|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb5 mux_9a1.sv(19) " "Verilog HDL Always Construct warning at mux_9a1.sv(19): variable \"rgb5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665360184746 "|vga|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb4 mux_9a1.sv(20) " "Verilog HDL Always Construct warning at mux_9a1.sv(20): variable \"rgb4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665360184747 "|vga|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb3 mux_9a1.sv(21) " "Verilog HDL Always Construct warning at mux_9a1.sv(21): variable \"rgb3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665360184747 "|vga|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb2 mux_9a1.sv(22) " "Verilog HDL Always Construct warning at mux_9a1.sv(22): variable \"rgb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665360184747 "|vga|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb1 mux_9a1.sv(23) " "Verilog HDL Always Construct warning at mux_9a1.sv(23): variable \"rgb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665360184747 "|vga|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb0 mux_9a1.sv(24) " "Verilog HDL Always Construct warning at mux_9a1.sv(24): variable \"rgb0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665360184747 "|vga|controlTOP:control|mux_9a1:comb_40"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb_texto mux_9a1.sv(28) " "Verilog HDL Always Construct warning at mux_9a1.sv(28): variable \"rgb_texto\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/mux_9a1.sv" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665360184748 "|vga|controlTOP:control|mux_9a1:comb_40"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "18 " "Found 18 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla8\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla8\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla8\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla8\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla7\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla7\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla7\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla7\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla6\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla6\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla6\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla6\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla5\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla5\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla5\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla5\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla4\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla4\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla4\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla4\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla3\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla3\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla3\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla3\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla2\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla2\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla2\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla2\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla1\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla1\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla1\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla1\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador2\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_Circle.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\|Ram0 " "RAM logic \"controlTOP:control\|muxSeleccionador:casilla0\|sprite_X:Jugador1\|ROM_X:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_X.sv" "Ram0" { Text "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/ROM_X.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665360185740 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1665360185740 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665360188040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665360190077 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665360192204 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/output_files/vgaController.map.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/output_files/vgaController.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360192304 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665360192600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665360192600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "855 " "Implemented 855 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665360192754 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665360192754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "821 " "Implemented 821 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665360192754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665360192754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665360192807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 18:03:12 2022 " "Processing ended: Sun Oct 09 18:03:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665360192807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665360192807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665360192807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665360192807 ""}
