
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e5a0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  0800e780  0800e780  0000f780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e880  0800e880  000101ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e880  0800e880  0000f880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e888  0800e888  000101ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e888  0800e888  0000f888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e88c  0800e88c  0000f88c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800e890  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002050  200001ec  0800ea7c  000101ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000223c  0800ea7c  0001023c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025385  00000000  00000000  0001021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000595b  00000000  00000000  000355a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cc0  00000000  00000000  0003af00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015db  00000000  00000000  0003cbc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000080cd  00000000  00000000  0003e19b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028fdf  00000000  00000000  00046268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da49b  00000000  00000000  0006f247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001496e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007bd8  00000000  00000000  00149728  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00151300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001ec 	.word	0x200001ec
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e768 	.word	0x0800e768

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f0 	.word	0x200001f0
 800021c:	0800e768 	.word	0x0800e768

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <io_coil_add_channel>:
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 * @param dir: Direction of the channel (IO_COIL_INPUT or IO_COIL_OUTPUT)
 */
void io_coil_add_channel(GPIO_TypeDef* port, uint16_t pin) {
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	807b      	strh	r3, [r7, #2]
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8000608:	4b12      	ldr	r3, [pc, #72]	@ (8000654 <io_coil_add_channel+0x58>)
 800060a:	881b      	ldrh	r3, [r3, #0]
 800060c:	2b03      	cmp	r3, #3
 800060e:	d81b      	bhi.n	8000648 <io_coil_add_channel+0x4c>

	io_coil_channels[io_coil_channel_count].port = port;
 8000610:	4b10      	ldr	r3, [pc, #64]	@ (8000654 <io_coil_add_channel+0x58>)
 8000612:	881b      	ldrh	r3, [r3, #0]
 8000614:	4619      	mov	r1, r3
 8000616:	4a10      	ldr	r2, [pc, #64]	@ (8000658 <io_coil_add_channel+0x5c>)
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_coil_channels[io_coil_channel_count].pin = pin;
 800061e:	4b0d      	ldr	r3, [pc, #52]	@ (8000654 <io_coil_add_channel+0x58>)
 8000620:	881b      	ldrh	r3, [r3, #0]
 8000622:	4a0d      	ldr	r2, [pc, #52]	@ (8000658 <io_coil_add_channel+0x5c>)
 8000624:	00db      	lsls	r3, r3, #3
 8000626:	4413      	add	r3, r2
 8000628:	887a      	ldrh	r2, [r7, #2]
 800062a:	809a      	strh	r2, [r3, #4]
	io_coil_channels[io_coil_channel_count].storedState = GPIO_PIN_RESET; // default to OFF = RESET
 800062c:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <io_coil_add_channel+0x58>)
 800062e:	881b      	ldrh	r3, [r3, #0]
 8000630:	4a09      	ldr	r2, [pc, #36]	@ (8000658 <io_coil_add_channel+0x5c>)
 8000632:	00db      	lsls	r3, r3, #3
 8000634:	4413      	add	r3, r2
 8000636:	2200      	movs	r2, #0
 8000638:	719a      	strb	r2, [r3, #6]
	io_coil_channel_count++;
 800063a:	4b06      	ldr	r3, [pc, #24]	@ (8000654 <io_coil_add_channel+0x58>)
 800063c:	881b      	ldrh	r3, [r3, #0]
 800063e:	3301      	adds	r3, #1
 8000640:	b29a      	uxth	r2, r3
 8000642:	4b04      	ldr	r3, [pc, #16]	@ (8000654 <io_coil_add_channel+0x58>)
 8000644:	801a      	strh	r2, [r3, #0]
 8000646:	e000      	b.n	800064a <io_coil_add_channel+0x4e>
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8000648:	bf00      	nop
}
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	20000228 	.word	0x20000228
 8000658:	20000208 	.word	0x20000208

0800065c <io_coil_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_coil_read(uint16_t index) {
 800065c:	b480      	push	{r7}
 800065e:	b083      	sub	sp, #12
 8000660:	af00      	add	r7, sp, #0
 8000662:	4603      	mov	r3, r0
 8000664:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_coil_channel_count) {
 8000666:	4b09      	ldr	r3, [pc, #36]	@ (800068c <io_coil_read+0x30>)
 8000668:	881b      	ldrh	r3, [r3, #0]
 800066a:	88fa      	ldrh	r2, [r7, #6]
 800066c:	429a      	cmp	r2, r3
 800066e:	d205      	bcs.n	800067c <io_coil_read+0x20>
		return io_coil_channels[index].storedState;
 8000670:	88fb      	ldrh	r3, [r7, #6]
 8000672:	4a07      	ldr	r2, [pc, #28]	@ (8000690 <io_coil_read+0x34>)
 8000674:	00db      	lsls	r3, r3, #3
 8000676:	4413      	add	r3, r2
 8000678:	799b      	ldrb	r3, [r3, #6]
 800067a:	e000      	b.n	800067e <io_coil_read+0x22>
	}
	return GPIO_PIN_RESET;
 800067c:	2300      	movs	r3, #0
}
 800067e:	4618      	mov	r0, r3
 8000680:	370c      	adds	r7, #12
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	20000228 	.word	0x20000228
 8000690:	20000208 	.word	0x20000208

08000694 <io_coil_write>:
 * This function writes the provided value to a coil output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_coil_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_coil_write(uint16_t index, GPIO_PinState value) {
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	4603      	mov	r3, r0
 800069c:	460a      	mov	r2, r1
 800069e:	80fb      	strh	r3, [r7, #6]
 80006a0:	4613      	mov	r3, r2
 80006a2:	717b      	strb	r3, [r7, #5]
	if (index >= 0 && index < io_coil_channel_count) {
 80006a4:	4b0d      	ldr	r3, [pc, #52]	@ (80006dc <io_coil_write+0x48>)
 80006a6:	881b      	ldrh	r3, [r3, #0]
 80006a8:	88fa      	ldrh	r2, [r7, #6]
 80006aa:	429a      	cmp	r2, r3
 80006ac:	d212      	bcs.n	80006d4 <io_coil_write+0x40>
		HAL_GPIO_WritePin(io_coil_channels[index].port, io_coil_channels[index].pin, value);
 80006ae:	88fb      	ldrh	r3, [r7, #6]
 80006b0:	4a0b      	ldr	r2, [pc, #44]	@ (80006e0 <io_coil_write+0x4c>)
 80006b2:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80006b6:	88fb      	ldrh	r3, [r7, #6]
 80006b8:	4a09      	ldr	r2, [pc, #36]	@ (80006e0 <io_coil_write+0x4c>)
 80006ba:	00db      	lsls	r3, r3, #3
 80006bc:	4413      	add	r3, r2
 80006be:	889b      	ldrh	r3, [r3, #4]
 80006c0:	797a      	ldrb	r2, [r7, #5]
 80006c2:	4619      	mov	r1, r3
 80006c4:	f004 fa7a 	bl	8004bbc <HAL_GPIO_WritePin>
		io_coil_channels[index].storedState = value;
 80006c8:	88fb      	ldrh	r3, [r7, #6]
 80006ca:	4a05      	ldr	r2, [pc, #20]	@ (80006e0 <io_coil_write+0x4c>)
 80006cc:	00db      	lsls	r3, r3, #3
 80006ce:	4413      	add	r3, r2
 80006d0:	797a      	ldrb	r2, [r7, #5]
 80006d2:	719a      	strb	r2, [r3, #6]
	}
}
 80006d4:	bf00      	nop
 80006d6:	3708      	adds	r7, #8
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	20000228 	.word	0x20000228
 80006e0:	20000208 	.word	0x20000208

080006e4 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_discrete_in_channel_count) {
 80006ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000720 <io_discrete_in_read+0x3c>)
 80006f0:	881b      	ldrh	r3, [r3, #0]
 80006f2:	88fa      	ldrh	r2, [r7, #6]
 80006f4:	429a      	cmp	r2, r3
 80006f6:	d20e      	bcs.n	8000716 <io_discrete_in_read+0x32>
		return HAL_GPIO_ReadPin(io_discrete_in_channels[index].port, io_discrete_in_channels[index].pin);
 80006f8:	88fb      	ldrh	r3, [r7, #6]
 80006fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000724 <io_discrete_in_read+0x40>)
 80006fc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000700:	88fb      	ldrh	r3, [r7, #6]
 8000702:	4908      	ldr	r1, [pc, #32]	@ (8000724 <io_discrete_in_read+0x40>)
 8000704:	00db      	lsls	r3, r3, #3
 8000706:	440b      	add	r3, r1
 8000708:	889b      	ldrh	r3, [r3, #4]
 800070a:	4619      	mov	r1, r3
 800070c:	4610      	mov	r0, r2
 800070e:	f004 fa3d 	bl	8004b8c <HAL_GPIO_ReadPin>
 8000712:	4603      	mov	r3, r0
 8000714:	e000      	b.n	8000718 <io_discrete_in_read+0x34>
	}
	return GPIO_PIN_RESET;
 8000716:	2300      	movs	r3, #0
}
 8000718:	4618      	mov	r0, r3
 800071a:	3708      	adds	r7, #8
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	2000024c 	.word	0x2000024c
 8000724:	2000022c 	.word	0x2000022c

08000728 <io_holding_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The last written value for the holding register, or 0 if the channel is invalid.
 */
uint16_t io_holding_reg_read(uint16_t index) {
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 8000732:	4b0b      	ldr	r3, [pc, #44]	@ (8000760 <io_holding_reg_read+0x38>)
 8000734:	881b      	ldrh	r3, [r3, #0]
 8000736:	88fa      	ldrh	r2, [r7, #6]
 8000738:	429a      	cmp	r2, r3
 800073a:	d209      	bcs.n	8000750 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 800073c:	88fa      	ldrh	r2, [r7, #6]
 800073e:	4909      	ldr	r1, [pc, #36]	@ (8000764 <io_holding_reg_read+0x3c>)
 8000740:	4613      	mov	r3, r2
 8000742:	005b      	lsls	r3, r3, #1
 8000744:	4413      	add	r3, r2
 8000746:	009b      	lsls	r3, r3, #2
 8000748:	440b      	add	r3, r1
 800074a:	3308      	adds	r3, #8
 800074c:	881b      	ldrh	r3, [r3, #0]
 800074e:	e000      	b.n	8000752 <io_holding_reg_read+0x2a>
	}
	return 0;
 8000750:	2300      	movs	r3, #0
}
 8000752:	4618      	mov	r0, r3
 8000754:	370c      	adds	r7, #12
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	20000268 	.word	0x20000268
 8000764:	20000250 	.word	0x20000250

08000768 <io_holding_reg_write>:
 * This function writes the provided value to a holding register. It sets the DAC output voltage based on the provided value (e.g., 0-4095).
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_holding_reg_add_channel).
 * @param value: The value to write to the holding register.
 */
void io_holding_reg_write(uint16_t index, uint16_t value) {
 8000768:	b580      	push	{r7, lr}
 800076a:	b084      	sub	sp, #16
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	460a      	mov	r2, r1
 8000772:	80fb      	strh	r3, [r7, #6]
 8000774:	4613      	mov	r3, r2
 8000776:	80bb      	strh	r3, [r7, #4]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 8000778:	4b1f      	ldr	r3, [pc, #124]	@ (80007f8 <io_holding_reg_write+0x90>)
 800077a:	881b      	ldrh	r3, [r3, #0]
 800077c:	88fa      	ldrh	r2, [r7, #6]
 800077e:	429a      	cmp	r2, r3
 8000780:	d236      	bcs.n	80007f0 <io_holding_reg_write+0x88>
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = (DAC_HandleTypeDef*)io_holding_reg_channels[index].handle; // cast generic handle to DAC_HandleTypeDef
 8000782:	88fa      	ldrh	r2, [r7, #6]
 8000784:	491d      	ldr	r1, [pc, #116]	@ (80007fc <io_holding_reg_write+0x94>)
 8000786:	4613      	mov	r3, r2
 8000788:	005b      	lsls	r3, r3, #1
 800078a:	4413      	add	r3, r2
 800078c:	009b      	lsls	r3, r3, #2
 800078e:	440b      	add	r3, r1
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 8000794:	88ba      	ldrh	r2, [r7, #4]
 8000796:	4613      	mov	r3, r2
 8000798:	031b      	lsls	r3, r3, #12
 800079a:	1a9b      	subs	r3, r3, r2
 800079c:	4a18      	ldr	r2, [pc, #96]	@ (8000800 <io_holding_reg_write+0x98>)
 800079e:	fba2 2303 	umull	r2, r3, r2, r3
 80007a2:	0bdb      	lsrs	r3, r3, #15
 80007a4:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, io_holding_reg_channels[index].channel, DAC_ALIGN_12B_R, scaledValue);
 80007a6:	88fa      	ldrh	r2, [r7, #6]
 80007a8:	4914      	ldr	r1, [pc, #80]	@ (80007fc <io_holding_reg_write+0x94>)
 80007aa:	4613      	mov	r3, r2
 80007ac:	005b      	lsls	r3, r3, #1
 80007ae:	4413      	add	r3, r2
 80007b0:	009b      	lsls	r3, r3, #2
 80007b2:	440b      	add	r3, r1
 80007b4:	3304      	adds	r3, #4
 80007b6:	6819      	ldr	r1, [r3, #0]
 80007b8:	68bb      	ldr	r3, [r7, #8]
 80007ba:	2200      	movs	r2, #0
 80007bc:	68f8      	ldr	r0, [r7, #12]
 80007be:	f003 fb3d 	bl	8003e3c <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		// TODO: Move to init so its only ran once. doesnt need to be run each time
		HAL_DAC_Start(hdac, io_holding_reg_channels[index].channel);
 80007c2:	88fa      	ldrh	r2, [r7, #6]
 80007c4:	490d      	ldr	r1, [pc, #52]	@ (80007fc <io_holding_reg_write+0x94>)
 80007c6:	4613      	mov	r3, r2
 80007c8:	005b      	lsls	r3, r3, #1
 80007ca:	4413      	add	r3, r2
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	440b      	add	r3, r1
 80007d0:	3304      	adds	r3, #4
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4619      	mov	r1, r3
 80007d6:	68f8      	ldr	r0, [r7, #12]
 80007d8:	f003 fac4 	bl	8003d64 <HAL_DAC_Start>

		// Store the set value
		io_holding_reg_channels[index].storedValue = value;
 80007dc:	88fa      	ldrh	r2, [r7, #6]
 80007de:	4907      	ldr	r1, [pc, #28]	@ (80007fc <io_holding_reg_write+0x94>)
 80007e0:	4613      	mov	r3, r2
 80007e2:	005b      	lsls	r3, r3, #1
 80007e4:	4413      	add	r3, r2
 80007e6:	009b      	lsls	r3, r3, #2
 80007e8:	440b      	add	r3, r1
 80007ea:	3308      	adds	r3, #8
 80007ec:	88ba      	ldrh	r2, [r7, #4]
 80007ee:	801a      	strh	r2, [r3, #0]
#endif
	}
}
 80007f0:	bf00      	nop
 80007f2:	3710      	adds	r7, #16
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20000268 	.word	0x20000268
 80007fc:	20000250 	.word	0x20000250
 8000800:	80008001 	.word	0x80008001

08000804 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == adc_read_func) {
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	4a13      	ldr	r2, [pc, #76]	@ (8000860 <io_input_reg_add_channel+0x5c>)
 8000812:	4293      	cmp	r3, r2
 8000814:	d109      	bne.n	800082a <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_ADC_INPUT_REG) {
 8000816:	4b13      	ldr	r3, [pc, #76]	@ (8000864 <io_input_reg_add_channel+0x60>)
 8000818:	881b      	ldrh	r3, [r3, #0]
 800081a:	2b03      	cmp	r3, #3
 800081c:	d81a      	bhi.n	8000854 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 800081e:	4b11      	ldr	r3, [pc, #68]	@ (8000864 <io_input_reg_add_channel+0x60>)
 8000820:	881b      	ldrh	r3, [r3, #0]
 8000822:	3301      	adds	r3, #1
 8000824:	b29a      	uxth	r2, r3
 8000826:	4b0f      	ldr	r3, [pc, #60]	@ (8000864 <io_input_reg_add_channel+0x60>)
 8000828:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 800082a:	4b0f      	ldr	r3, [pc, #60]	@ (8000868 <io_input_reg_add_channel+0x64>)
 800082c:	881b      	ldrh	r3, [r3, #0]
 800082e:	4619      	mov	r1, r3
 8000830:	4a0e      	ldr	r2, [pc, #56]	@ (800086c <io_input_reg_add_channel+0x68>)
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8000838:	4b0b      	ldr	r3, [pc, #44]	@ (8000868 <io_input_reg_add_channel+0x64>)
 800083a:	881b      	ldrh	r3, [r3, #0]
 800083c:	4a0b      	ldr	r2, [pc, #44]	@ (800086c <io_input_reg_add_channel+0x68>)
 800083e:	00db      	lsls	r3, r3, #3
 8000840:	4413      	add	r3, r2
 8000842:	683a      	ldr	r2, [r7, #0]
 8000844:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 8000846:	4b08      	ldr	r3, [pc, #32]	@ (8000868 <io_input_reg_add_channel+0x64>)
 8000848:	881b      	ldrh	r3, [r3, #0]
 800084a:	3301      	adds	r3, #1
 800084c:	b29a      	uxth	r2, r3
 800084e:	4b06      	ldr	r3, [pc, #24]	@ (8000868 <io_input_reg_add_channel+0x64>)
 8000850:	801a      	strh	r2, [r3, #0]
 8000852:	e000      	b.n	8000856 <io_input_reg_add_channel+0x52>
			return;
 8000854:	bf00      	nop
}
 8000856:	370c      	adds	r7, #12
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr
 8000860:	080008b1 	.word	0x080008b1
 8000864:	20000a6e 	.word	0x20000a6e
 8000868:	20000a6c 	.word	0x20000a6c
 800086c:	2000026c 	.word	0x2000026c

08000870 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_input_reg_channel_count) {
 800087a:	4b0b      	ldr	r3, [pc, #44]	@ (80008a8 <io_input_reg_read+0x38>)
 800087c:	881b      	ldrh	r3, [r3, #0]
 800087e:	88fa      	ldrh	r2, [r7, #6]
 8000880:	429a      	cmp	r2, r3
 8000882:	d20c      	bcs.n	800089e <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8000884:	88fb      	ldrh	r3, [r7, #6]
 8000886:	4a09      	ldr	r2, [pc, #36]	@ (80008ac <io_input_reg_read+0x3c>)
 8000888:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800088c:	88fb      	ldrh	r3, [r7, #6]
 800088e:	4907      	ldr	r1, [pc, #28]	@ (80008ac <io_input_reg_read+0x3c>)
 8000890:	00db      	lsls	r3, r3, #3
 8000892:	440b      	add	r3, r1
 8000894:	685b      	ldr	r3, [r3, #4]
 8000896:	4618      	mov	r0, r3
 8000898:	4790      	blx	r2
 800089a:	4603      	mov	r3, r0
 800089c:	e000      	b.n	80008a0 <io_input_reg_read+0x30>
	}
	return 0;
 800089e:	2300      	movs	r3, #0
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	3708      	adds	r7, #8
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	20000a6c 	.word	0x20000a6c
 80008ac:	2000026c 	.word	0x2000026c

080008b0 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(void* context) {
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b084      	sub	sp, #16
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	60fb      	str	r3, [r7, #12]
		// Start ADC conversion
		HAL_ADC_Start(hadc);
 80008bc:	68f8      	ldr	r0, [r7, #12]
 80008be:	f002 fa3d 	bl	8002d3c <HAL_ADC_Start>
		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 80008c2:	2164      	movs	r1, #100	@ 0x64
 80008c4:	68f8      	ldr	r0, [r7, #12]
 80008c6:	f002 faf5 	bl	8002eb4 <HAL_ADC_PollForConversion>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d10f      	bne.n	80008f0 <adc_read_func+0x40>
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 80008d0:	68f8      	ldr	r0, [r7, #12]
 80008d2:	f002 fbc7 	bl	8003064 <HAL_ADC_GetValue>
 80008d6:	4602      	mov	r2, r0
 80008d8:	4613      	mov	r3, r2
 80008da:	041b      	lsls	r3, r3, #16
 80008dc:	1a9a      	subs	r2, r3, r2
 80008de:	4b07      	ldr	r3, [pc, #28]	@ (80008fc <adc_read_func+0x4c>)
 80008e0:	fba3 1302 	umull	r1, r3, r3, r2
 80008e4:	1ad2      	subs	r2, r2, r3
 80008e6:	0852      	lsrs	r2, r2, #1
 80008e8:	4413      	add	r3, r2
 80008ea:	0adb      	lsrs	r3, r3, #11
 80008ec:	b29b      	uxth	r3, r3
 80008ee:	e000      	b.n	80008f2 <adc_read_func+0x42>
		}
#endif
	return 0;
 80008f0:	2300      	movs	r3, #0
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3710      	adds	r7, #16
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	00100101 	.word	0x00100101

08000900 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000904:	f001 fdf9 	bl	80024fa <HAL_Init>
  // Add Channels
// COILS: Digital R/W: for this controller, all digital outputs
// DISCRETE INPUTS: Digital R: for this controller, all digital inputs
// HOLDING REGISTERS: Analogue R/W: for this controller, all analogue outputs
// INPUT REGISTERS: Analogue R: for this controller, all analogue inputs
  io_coil_add_channel(GPIOC, GPIO_PIN_6);
 8000908:	2140      	movs	r1, #64	@ 0x40
 800090a:	4815      	ldr	r0, [pc, #84]	@ (8000960 <main+0x60>)
 800090c:	f7ff fe76 	bl	80005fc <io_coil_add_channel>
  io_input_reg_add_channel(DS3231_ReadTemp, &hi2c1);
 8000910:	4914      	ldr	r1, [pc, #80]	@ (8000964 <main+0x64>)
 8000912:	4815      	ldr	r0, [pc, #84]	@ (8000968 <main+0x68>)
 8000914:	f7ff ff76 	bl	8000804 <io_input_reg_add_channel>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000918:	f000 f828 	bl	800096c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800091c:	f000 fa2c 	bl	8000d78 <MX_GPIO_Init>
  MX_DMA_Init();
 8000920:	f000 f9f8 	bl	8000d14 <MX_DMA_Init>
  MX_I2C1_Init();
 8000924:	f000 f92a 	bl	8000b7c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000928:	f000 f9a6 	bl	8000c78 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800092c:	f000 f86a 	bl	8000a04 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000930:	f000 f8e0 	bl	8000af4 <MX_DAC1_Init>
  MX_USB_Device_Init();
 8000934:	f00c fd5a 	bl	800d3ec <MX_USB_Device_Init>
  MX_SPI1_Init();
 8000938:	f000 f960 	bl	8000bfc <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 800093c:	f00b f846 	bl	800b9cc <MX_FATFS_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <main+0x4a>
    Error_Handler();
 8000946:	f000 fab5 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    modbus_Setup(0x01); // Set modbus slave address
 800094a:	2001      	movs	r0, #1
 800094c:	f000 fdce 	bl	80014ec <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 8000950:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000954:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000958:	f001 fc86 	bl	8002268 <RS485_Setup>
  	// ---------------------------------------------------------------------------------------------//
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800095c:	bf00      	nop
 800095e:	e7fd      	b.n	800095c <main+0x5c>
 8000960:	48000800 	.word	0x48000800
 8000964:	20000af0 	.word	0x20000af0
 8000968:	08002449 	.word	0x08002449

0800096c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b094      	sub	sp, #80	@ 0x50
 8000970:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000972:	f107 0318 	add.w	r3, r7, #24
 8000976:	2238      	movs	r2, #56	@ 0x38
 8000978:	2100      	movs	r1, #0
 800097a:	4618      	mov	r0, r3
 800097c:	f00d fa90 	bl	800dea0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000980:	1d3b      	adds	r3, r7, #4
 8000982:	2200      	movs	r2, #0
 8000984:	601a      	str	r2, [r3, #0]
 8000986:	605a      	str	r2, [r3, #4]
 8000988:	609a      	str	r2, [r3, #8]
 800098a:	60da      	str	r2, [r3, #12]
 800098c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800098e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000992:	f006 fae7 	bl	8006f64 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000996:	2302      	movs	r3, #2
 8000998:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800099a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800099e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009a0:	2340      	movs	r3, #64	@ 0x40
 80009a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009a4:	2302      	movs	r3, #2
 80009a6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009a8:	2302      	movs	r3, #2
 80009aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80009ac:	2301      	movs	r3, #1
 80009ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80009b0:	230c      	movs	r3, #12
 80009b2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009b4:	2302      	movs	r3, #2
 80009b6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80009b8:	2304      	movs	r3, #4
 80009ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80009bc:	2302      	movs	r3, #2
 80009be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009c0:	f107 0318 	add.w	r3, r7, #24
 80009c4:	4618      	mov	r0, r3
 80009c6:	f006 fb81 	bl	80070cc <HAL_RCC_OscConfig>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80009d0:	f000 fa70 	bl	8000eb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009d4:	230f      	movs	r3, #15
 80009d6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80009d8:	2301      	movs	r3, #1
 80009da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009dc:	2300      	movs	r3, #0
 80009de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009e0:	2300      	movs	r3, #0
 80009e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009e4:	2300      	movs	r3, #0
 80009e6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009e8:	1d3b      	adds	r3, r7, #4
 80009ea:	2100      	movs	r1, #0
 80009ec:	4618      	mov	r0, r3
 80009ee:	f006 fe7f 	bl	80076f0 <HAL_RCC_ClockConfig>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <SystemClock_Config+0x90>
  {
    Error_Handler();
 80009f8:	f000 fa5c 	bl	8000eb4 <Error_Handler>
  }
}
 80009fc:	bf00      	nop
 80009fe:	3750      	adds	r7, #80	@ 0x50
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}

08000a04 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b08c      	sub	sp, #48	@ 0x30
 8000a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000a0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a0e:	2200      	movs	r2, #0
 8000a10:	601a      	str	r2, [r3, #0]
 8000a12:	605a      	str	r2, [r3, #4]
 8000a14:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a16:	1d3b      	adds	r3, r7, #4
 8000a18:	2220      	movs	r2, #32
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f00d fa3f 	bl	800dea0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a22:	4b32      	ldr	r3, [pc, #200]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000a24:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000a28:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000a2a:	4b30      	ldr	r3, [pc, #192]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000a2c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000a30:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a32:	4b2e      	ldr	r3, [pc, #184]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a38:	4b2c      	ldr	r3, [pc, #176]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000a3e:	4b2b      	ldr	r3, [pc, #172]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a44:	4b29      	ldr	r3, [pc, #164]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a4a:	4b28      	ldr	r3, [pc, #160]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000a4c:	2204      	movs	r2, #4
 8000a4e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a50:	4b26      	ldr	r3, [pc, #152]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a56:	4b25      	ldr	r3, [pc, #148]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000a5c:	4b23      	ldr	r3, [pc, #140]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000a5e:	2201      	movs	r2, #1
 8000a60:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a62:	4b22      	ldr	r3, [pc, #136]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a6a:	4b20      	ldr	r3, [pc, #128]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a70:	4b1e      	ldr	r3, [pc, #120]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a76:	4b1d      	ldr	r3, [pc, #116]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a7e:	4b1b      	ldr	r3, [pc, #108]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000a84:	4b19      	ldr	r3, [pc, #100]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a8c:	4817      	ldr	r0, [pc, #92]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000a8e:	f001 ffd1 	bl	8002a34 <HAL_ADC_Init>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000a98:	f000 fa0c 	bl	8000eb4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000aa0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4811      	ldr	r0, [pc, #68]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000aa8:	f002 ff86 	bl	80039b8 <HAL_ADCEx_MultiModeConfigChannel>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000ab2:	f000 f9ff 	bl	8000eb4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8000af0 <MX_ADC1_Init+0xec>)
 8000ab8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000aba:	2306      	movs	r3, #6
 8000abc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ac2:	237f      	movs	r3, #127	@ 0x7f
 8000ac4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ac6:	2304      	movs	r3, #4
 8000ac8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000aca:	2300      	movs	r3, #0
 8000acc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ace:	1d3b      	adds	r3, r7, #4
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4806      	ldr	r0, [pc, #24]	@ (8000aec <MX_ADC1_Init+0xe8>)
 8000ad4:	f002 fad4 	bl	8003080 <HAL_ADC_ConfigChannel>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000ade:	f000 f9e9 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ae2:	bf00      	nop
 8000ae4:	3730      	adds	r7, #48	@ 0x30
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	20000a70 	.word	0x20000a70
 8000af0:	04300002 	.word	0x04300002

08000af4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b08c      	sub	sp, #48	@ 0x30
 8000af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000afa:	463b      	mov	r3, r7
 8000afc:	2230      	movs	r2, #48	@ 0x30
 8000afe:	2100      	movs	r1, #0
 8000b00:	4618      	mov	r0, r3
 8000b02:	f00d f9cd 	bl	800dea0 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000b06:	4b1b      	ldr	r3, [pc, #108]	@ (8000b74 <MX_DAC1_Init+0x80>)
 8000b08:	4a1b      	ldr	r2, [pc, #108]	@ (8000b78 <MX_DAC1_Init+0x84>)
 8000b0a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000b0c:	4819      	ldr	r0, [pc, #100]	@ (8000b74 <MX_DAC1_Init+0x80>)
 8000b0e:	f003 f906 	bl	8003d1e <HAL_DAC_Init>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000b18:	f000 f9cc 	bl	8000eb4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000b20:	2300      	movs	r3, #0
 8000b22:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000b24:	2300      	movs	r3, #0
 8000b26:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000b30:	2300      	movs	r3, #0
 8000b32:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000b34:	2300      	movs	r3, #0
 8000b36:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000b40:	463b      	mov	r3, r7
 8000b42:	2200      	movs	r2, #0
 8000b44:	4619      	mov	r1, r3
 8000b46:	480b      	ldr	r0, [pc, #44]	@ (8000b74 <MX_DAC1_Init+0x80>)
 8000b48:	f003 f9a6 	bl	8003e98 <HAL_DAC_ConfigChannel>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8000b52:	f000 f9af 	bl	8000eb4 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000b56:	463b      	mov	r3, r7
 8000b58:	2210      	movs	r2, #16
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	4805      	ldr	r0, [pc, #20]	@ (8000b74 <MX_DAC1_Init+0x80>)
 8000b5e:	f003 f99b 	bl	8003e98 <HAL_DAC_ConfigChannel>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8000b68:	f000 f9a4 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000b6c:	bf00      	nop
 8000b6e:	3730      	adds	r7, #48	@ 0x30
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	20000adc 	.word	0x20000adc
 8000b78:	50000800 	.word	0x50000800

08000b7c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b80:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf0 <MX_I2C1_Init+0x74>)
 8000b82:	4a1c      	ldr	r2, [pc, #112]	@ (8000bf4 <MX_I2C1_Init+0x78>)
 8000b84:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8000b86:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf0 <MX_I2C1_Init+0x74>)
 8000b88:	4a1b      	ldr	r2, [pc, #108]	@ (8000bf8 <MX_I2C1_Init+0x7c>)
 8000b8a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000b8c:	4b18      	ldr	r3, [pc, #96]	@ (8000bf0 <MX_I2C1_Init+0x74>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b92:	4b17      	ldr	r3, [pc, #92]	@ (8000bf0 <MX_I2C1_Init+0x74>)
 8000b94:	2201      	movs	r2, #1
 8000b96:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b98:	4b15      	ldr	r3, [pc, #84]	@ (8000bf0 <MX_I2C1_Init+0x74>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b9e:	4b14      	ldr	r3, [pc, #80]	@ (8000bf0 <MX_I2C1_Init+0x74>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ba4:	4b12      	ldr	r3, [pc, #72]	@ (8000bf0 <MX_I2C1_Init+0x74>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000baa:	4b11      	ldr	r3, [pc, #68]	@ (8000bf0 <MX_I2C1_Init+0x74>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf0 <MX_I2C1_Init+0x74>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000bb6:	480e      	ldr	r0, [pc, #56]	@ (8000bf0 <MX_I2C1_Init+0x74>)
 8000bb8:	f004 f818 	bl	8004bec <HAL_I2C_Init>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000bc2:	f000 f977 	bl	8000eb4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	4809      	ldr	r0, [pc, #36]	@ (8000bf0 <MX_I2C1_Init+0x74>)
 8000bca:	f004 fc33 	bl	8005434 <HAL_I2CEx_ConfigAnalogFilter>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d001      	beq.n	8000bd8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000bd4:	f000 f96e 	bl	8000eb4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000bd8:	2100      	movs	r1, #0
 8000bda:	4805      	ldr	r0, [pc, #20]	@ (8000bf0 <MX_I2C1_Init+0x74>)
 8000bdc:	f004 fc75 	bl	80054ca <HAL_I2CEx_ConfigDigitalFilter>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000be6:	f000 f965 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	20000af0 	.word	0x20000af0
 8000bf4:	40005400 	.word	0x40005400
 8000bf8:	00300617 	.word	0x00300617

08000bfc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000c00:	4b1b      	ldr	r3, [pc, #108]	@ (8000c70 <MX_SPI1_Init+0x74>)
 8000c02:	4a1c      	ldr	r2, [pc, #112]	@ (8000c74 <MX_SPI1_Init+0x78>)
 8000c04:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c06:	4b1a      	ldr	r3, [pc, #104]	@ (8000c70 <MX_SPI1_Init+0x74>)
 8000c08:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c0c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c0e:	4b18      	ldr	r3, [pc, #96]	@ (8000c70 <MX_SPI1_Init+0x74>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000c14:	4b16      	ldr	r3, [pc, #88]	@ (8000c70 <MX_SPI1_Init+0x74>)
 8000c16:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000c1a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c1c:	4b14      	ldr	r3, [pc, #80]	@ (8000c70 <MX_SPI1_Init+0x74>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c22:	4b13      	ldr	r3, [pc, #76]	@ (8000c70 <MX_SPI1_Init+0x74>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c28:	4b11      	ldr	r3, [pc, #68]	@ (8000c70 <MX_SPI1_Init+0x74>)
 8000c2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c2e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c30:	4b0f      	ldr	r3, [pc, #60]	@ (8000c70 <MX_SPI1_Init+0x74>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c36:	4b0e      	ldr	r3, [pc, #56]	@ (8000c70 <MX_SPI1_Init+0x74>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c70 <MX_SPI1_Init+0x74>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c42:	4b0b      	ldr	r3, [pc, #44]	@ (8000c70 <MX_SPI1_Init+0x74>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000c48:	4b09      	ldr	r3, [pc, #36]	@ (8000c70 <MX_SPI1_Init+0x74>)
 8000c4a:	2207      	movs	r2, #7
 8000c4c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c4e:	4b08      	ldr	r3, [pc, #32]	@ (8000c70 <MX_SPI1_Init+0x74>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c54:	4b06      	ldr	r3, [pc, #24]	@ (8000c70 <MX_SPI1_Init+0x74>)
 8000c56:	2208      	movs	r2, #8
 8000c58:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c5a:	4805      	ldr	r0, [pc, #20]	@ (8000c70 <MX_SPI1_Init+0x74>)
 8000c5c:	f007 f954 	bl	8007f08 <HAL_SPI_Init>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000c66:	f000 f925 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c6a:	bf00      	nop
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	20000b44 	.word	0x20000b44
 8000c74:	40013000 	.word	0x40013000

08000c78 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c7c:	4b23      	ldr	r3, [pc, #140]	@ (8000d0c <MX_USART1_UART_Init+0x94>)
 8000c7e:	4a24      	ldr	r2, [pc, #144]	@ (8000d10 <MX_USART1_UART_Init+0x98>)
 8000c80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000c82:	4b22      	ldr	r3, [pc, #136]	@ (8000d0c <MX_USART1_UART_Init+0x94>)
 8000c84:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000c88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c8a:	4b20      	ldr	r3, [pc, #128]	@ (8000d0c <MX_USART1_UART_Init+0x94>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8000c90:	4b1e      	ldr	r3, [pc, #120]	@ (8000d0c <MX_USART1_UART_Init+0x94>)
 8000c92:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c96:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c98:	4b1c      	ldr	r3, [pc, #112]	@ (8000d0c <MX_USART1_UART_Init+0x94>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c9e:	4b1b      	ldr	r3, [pc, #108]	@ (8000d0c <MX_USART1_UART_Init+0x94>)
 8000ca0:	220c      	movs	r2, #12
 8000ca2:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ca4:	4b19      	ldr	r3, [pc, #100]	@ (8000d0c <MX_USART1_UART_Init+0x94>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000caa:	4b18      	ldr	r3, [pc, #96]	@ (8000d0c <MX_USART1_UART_Init+0x94>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cb0:	4b16      	ldr	r3, [pc, #88]	@ (8000d0c <MX_USART1_UART_Init+0x94>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000cb6:	4b15      	ldr	r3, [pc, #84]	@ (8000d0c <MX_USART1_UART_Init+0x94>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cbc:	4b13      	ldr	r3, [pc, #76]	@ (8000d0c <MX_USART1_UART_Init+0x94>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000cc2:	4812      	ldr	r0, [pc, #72]	@ (8000d0c <MX_USART1_UART_Init+0x94>)
 8000cc4:	f007 f9cb 	bl	800805e <HAL_UART_Init>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8000cce:	f000 f8f1 	bl	8000eb4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	480d      	ldr	r0, [pc, #52]	@ (8000d0c <MX_USART1_UART_Init+0x94>)
 8000cd6:	f008 fec2 	bl	8009a5e <HAL_UARTEx_SetTxFifoThreshold>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8000ce0:	f000 f8e8 	bl	8000eb4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	4809      	ldr	r0, [pc, #36]	@ (8000d0c <MX_USART1_UART_Init+0x94>)
 8000ce8:	f008 fef7 	bl	8009ada <HAL_UARTEx_SetRxFifoThreshold>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8000cf2:	f000 f8df 	bl	8000eb4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000cf6:	4805      	ldr	r0, [pc, #20]	@ (8000d0c <MX_USART1_UART_Init+0x94>)
 8000cf8:	f008 fe78 	bl	80099ec <HAL_UARTEx_DisableFifoMode>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8000d02:	f000 f8d7 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20000ba8 	.word	0x20000ba8
 8000d10:	40013800 	.word	0x40013800

08000d14 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000d1a:	4b16      	ldr	r3, [pc, #88]	@ (8000d74 <MX_DMA_Init+0x60>)
 8000d1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d1e:	4a15      	ldr	r2, [pc, #84]	@ (8000d74 <MX_DMA_Init+0x60>)
 8000d20:	f043 0304 	orr.w	r3, r3, #4
 8000d24:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d26:	4b13      	ldr	r3, [pc, #76]	@ (8000d74 <MX_DMA_Init+0x60>)
 8000d28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d2a:	f003 0304 	and.w	r3, r3, #4
 8000d2e:	607b      	str	r3, [r7, #4]
 8000d30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d32:	4b10      	ldr	r3, [pc, #64]	@ (8000d74 <MX_DMA_Init+0x60>)
 8000d34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d36:	4a0f      	ldr	r2, [pc, #60]	@ (8000d74 <MX_DMA_Init+0x60>)
 8000d38:	f043 0301 	orr.w	r3, r3, #1
 8000d3c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000d74 <MX_DMA_Init+0x60>)
 8000d40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d42:	f003 0301 	and.w	r3, r3, #1
 8000d46:	603b      	str	r3, [r7, #0]
 8000d48:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	200b      	movs	r0, #11
 8000d50:	f002 ffb1 	bl	8003cb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d54:	200b      	movs	r0, #11
 8000d56:	f002 ffc8 	bl	8003cea <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	200c      	movs	r0, #12
 8000d60:	f002 ffa9 	bl	8003cb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000d64:	200c      	movs	r0, #12
 8000d66:	f002 ffc0 	bl	8003cea <HAL_NVIC_EnableIRQ>

}
 8000d6a:	bf00      	nop
 8000d6c:	3708      	adds	r7, #8
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	40021000 	.word	0x40021000

08000d78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b088      	sub	sp, #32
 8000d7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7e:	f107 030c 	add.w	r3, r7, #12
 8000d82:	2200      	movs	r2, #0
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	605a      	str	r2, [r3, #4]
 8000d88:	609a      	str	r2, [r3, #8]
 8000d8a:	60da      	str	r2, [r3, #12]
 8000d8c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d8e:	4b46      	ldr	r3, [pc, #280]	@ (8000ea8 <MX_GPIO_Init+0x130>)
 8000d90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d92:	4a45      	ldr	r2, [pc, #276]	@ (8000ea8 <MX_GPIO_Init+0x130>)
 8000d94:	f043 0304 	orr.w	r3, r3, #4
 8000d98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d9a:	4b43      	ldr	r3, [pc, #268]	@ (8000ea8 <MX_GPIO_Init+0x130>)
 8000d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d9e:	f003 0304 	and.w	r3, r3, #4
 8000da2:	60bb      	str	r3, [r7, #8]
 8000da4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da6:	4b40      	ldr	r3, [pc, #256]	@ (8000ea8 <MX_GPIO_Init+0x130>)
 8000da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000daa:	4a3f      	ldr	r2, [pc, #252]	@ (8000ea8 <MX_GPIO_Init+0x130>)
 8000dac:	f043 0301 	orr.w	r3, r3, #1
 8000db0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000db2:	4b3d      	ldr	r3, [pc, #244]	@ (8000ea8 <MX_GPIO_Init+0x130>)
 8000db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000db6:	f003 0301 	and.w	r3, r3, #1
 8000dba:	607b      	str	r3, [r7, #4]
 8000dbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dbe:	4b3a      	ldr	r3, [pc, #232]	@ (8000ea8 <MX_GPIO_Init+0x130>)
 8000dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc2:	4a39      	ldr	r2, [pc, #228]	@ (8000ea8 <MX_GPIO_Init+0x130>)
 8000dc4:	f043 0302 	orr.w	r3, r3, #2
 8000dc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dca:	4b37      	ldr	r3, [pc, #220]	@ (8000ea8 <MX_GPIO_Init+0x130>)
 8000dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dce:	f003 0302 	and.w	r3, r3, #2
 8000dd2:	603b      	str	r3, [r7, #0]
 8000dd4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2150      	movs	r1, #80	@ 0x50
 8000dda:	4834      	ldr	r0, [pc, #208]	@ (8000eac <MX_GPIO_Init+0x134>)
 8000ddc:	f003 feee 	bl	8004bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8000de0:	2200      	movs	r2, #0
 8000de2:	2107      	movs	r1, #7
 8000de4:	4832      	ldr	r0, [pc, #200]	@ (8000eb0 <MX_GPIO_Init+0x138>)
 8000de6:	f003 fee9 	bl	8004bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8000dea:	2200      	movs	r2, #0
 8000dec:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 8000df0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000df4:	f003 fee2 	bl	8004bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8000df8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000dfc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e02:	2300      	movs	r3, #0
 8000e04:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8000e06:	f107 030c 	add.w	r3, r7, #12
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	4827      	ldr	r0, [pc, #156]	@ (8000eac <MX_GPIO_Init+0x134>)
 8000e0e:	f003 fd3b 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 8000e12:	f242 030c 	movw	r3, #8204	@ 0x200c
 8000e16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e20:	f107 030c 	add.w	r3, r7, #12
 8000e24:	4619      	mov	r1, r3
 8000e26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e2a:	f003 fd2d 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 8000e2e:	2350      	movs	r3, #80	@ 0x50
 8000e30:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e32:	2301      	movs	r3, #1
 8000e34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e3e:	f107 030c 	add.w	r3, r7, #12
 8000e42:	4619      	mov	r1, r3
 8000e44:	4819      	ldr	r0, [pc, #100]	@ (8000eac <MX_GPIO_Init+0x134>)
 8000e46:	f003 fd1f 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8000e4a:	2307      	movs	r3, #7
 8000e4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e52:	2300      	movs	r3, #0
 8000e54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e56:	2300      	movs	r3, #0
 8000e58:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e5a:	f107 030c 	add.w	r3, r7, #12
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4813      	ldr	r0, [pc, #76]	@ (8000eb0 <MX_GPIO_Init+0x138>)
 8000e62:	f003 fd11 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8000e66:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000e6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	2300      	movs	r3, #0
 8000e72:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e74:	f107 030c 	add.w	r3, r7, #12
 8000e78:	4619      	mov	r1, r3
 8000e7a:	480d      	ldr	r0, [pc, #52]	@ (8000eb0 <MX_GPIO_Init+0x138>)
 8000e7c:	f003 fd04 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 8000e80:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 8000e84:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e86:	2301      	movs	r3, #1
 8000e88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e92:	f107 030c 	add.w	r3, r7, #12
 8000e96:	4619      	mov	r1, r3
 8000e98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e9c:	f003 fcf4 	bl	8004888 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ea0:	bf00      	nop
 8000ea2:	3720      	adds	r7, #32
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40021000 	.word	0x40021000
 8000eac:	48000800 	.word	0x48000800
 8000eb0:	48000400 	.word	0x48000400

08000eb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eb8:	b672      	cpsid	i
}
 8000eba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <Error_Handler+0x8>

08000ec0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ec6:	4b0f      	ldr	r3, [pc, #60]	@ (8000f04 <HAL_MspInit+0x44>)
 8000ec8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eca:	4a0e      	ldr	r2, [pc, #56]	@ (8000f04 <HAL_MspInit+0x44>)
 8000ecc:	f043 0301 	orr.w	r3, r3, #1
 8000ed0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ed2:	4b0c      	ldr	r3, [pc, #48]	@ (8000f04 <HAL_MspInit+0x44>)
 8000ed4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ed6:	f003 0301 	and.w	r3, r3, #1
 8000eda:	607b      	str	r3, [r7, #4]
 8000edc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ede:	4b09      	ldr	r3, [pc, #36]	@ (8000f04 <HAL_MspInit+0x44>)
 8000ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ee2:	4a08      	ldr	r2, [pc, #32]	@ (8000f04 <HAL_MspInit+0x44>)
 8000ee4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ee8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000eea:	4b06      	ldr	r3, [pc, #24]	@ (8000f04 <HAL_MspInit+0x44>)
 8000eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ef2:	603b      	str	r3, [r7, #0]
 8000ef4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000ef6:	f006 f8d9 	bl	80070ac <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40021000 	.word	0x40021000

08000f08 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b09c      	sub	sp, #112	@ 0x70
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f10:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	605a      	str	r2, [r3, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
 8000f1c:	60da      	str	r2, [r3, #12]
 8000f1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f20:	f107 0318 	add.w	r3, r7, #24
 8000f24:	2244      	movs	r2, #68	@ 0x44
 8000f26:	2100      	movs	r1, #0
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f00c ffb9 	bl	800dea0 <memset>
  if(hadc->Instance==ADC1)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f36:	d14d      	bne.n	8000fd4 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000f38:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f3c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000f3e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000f42:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f44:	f107 0318 	add.w	r3, r7, #24
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f006 fded 	bl	8007b28 <HAL_RCCEx_PeriphCLKConfig>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000f54:	f7ff ffae 	bl	8000eb4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000f58:	4b20      	ldr	r3, [pc, #128]	@ (8000fdc <HAL_ADC_MspInit+0xd4>)
 8000f5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f5c:	4a1f      	ldr	r2, [pc, #124]	@ (8000fdc <HAL_ADC_MspInit+0xd4>)
 8000f5e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f64:	4b1d      	ldr	r3, [pc, #116]	@ (8000fdc <HAL_ADC_MspInit+0xd4>)
 8000f66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f6c:	617b      	str	r3, [r7, #20]
 8000f6e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f70:	4b1a      	ldr	r3, [pc, #104]	@ (8000fdc <HAL_ADC_MspInit+0xd4>)
 8000f72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f74:	4a19      	ldr	r2, [pc, #100]	@ (8000fdc <HAL_ADC_MspInit+0xd4>)
 8000f76:	f043 0301 	orr.w	r3, r3, #1
 8000f7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f7c:	4b17      	ldr	r3, [pc, #92]	@ (8000fdc <HAL_ADC_MspInit+0xd4>)
 8000f7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f80:	f003 0301 	and.w	r3, r3, #1
 8000f84:	613b      	str	r3, [r7, #16]
 8000f86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f88:	4b14      	ldr	r3, [pc, #80]	@ (8000fdc <HAL_ADC_MspInit+0xd4>)
 8000f8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8c:	4a13      	ldr	r2, [pc, #76]	@ (8000fdc <HAL_ADC_MspInit+0xd4>)
 8000f8e:	f043 0302 	orr.w	r3, r3, #2
 8000f92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f94:	4b11      	ldr	r3, [pc, #68]	@ (8000fdc <HAL_ADC_MspInit+0xd4>)
 8000f96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f98:	f003 0302 	and.w	r3, r3, #2
 8000f9c:	60fb      	str	r3, [r7, #12]
 8000f9e:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fac:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fb6:	f003 fc67 	bl	8004888 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN3_Pin|AIN4_Pin;
 8000fba:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000fbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fc0:	2303      	movs	r3, #3
 8000fc2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fc8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4804      	ldr	r0, [pc, #16]	@ (8000fe0 <HAL_ADC_MspInit+0xd8>)
 8000fd0:	f003 fc5a 	bl	8004888 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000fd4:	bf00      	nop
 8000fd6:	3770      	adds	r7, #112	@ 0x70
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	40021000 	.word	0x40021000
 8000fe0:	48000400 	.word	0x48000400

08000fe4 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b08a      	sub	sp, #40	@ 0x28
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fec:	f107 0314 	add.w	r3, r7, #20
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	605a      	str	r2, [r3, #4]
 8000ff6:	609a      	str	r2, [r3, #8]
 8000ff8:	60da      	str	r2, [r3, #12]
 8000ffa:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a15      	ldr	r2, [pc, #84]	@ (8001058 <HAL_DAC_MspInit+0x74>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d124      	bne.n	8001050 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001006:	4b15      	ldr	r3, [pc, #84]	@ (800105c <HAL_DAC_MspInit+0x78>)
 8001008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800100a:	4a14      	ldr	r2, [pc, #80]	@ (800105c <HAL_DAC_MspInit+0x78>)
 800100c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001010:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001012:	4b12      	ldr	r3, [pc, #72]	@ (800105c <HAL_DAC_MspInit+0x78>)
 8001014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001016:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800101a:	613b      	str	r3, [r7, #16]
 800101c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800101e:	4b0f      	ldr	r3, [pc, #60]	@ (800105c <HAL_DAC_MspInit+0x78>)
 8001020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001022:	4a0e      	ldr	r2, [pc, #56]	@ (800105c <HAL_DAC_MspInit+0x78>)
 8001024:	f043 0301 	orr.w	r3, r3, #1
 8001028:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800102a:	4b0c      	ldr	r3, [pc, #48]	@ (800105c <HAL_DAC_MspInit+0x78>)
 800102c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8001036:	2330      	movs	r3, #48	@ 0x30
 8001038:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800103a:	2303      	movs	r3, #3
 800103c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103e:	2300      	movs	r3, #0
 8001040:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001042:	f107 0314 	add.w	r3, r7, #20
 8001046:	4619      	mov	r1, r3
 8001048:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800104c:	f003 fc1c 	bl	8004888 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001050:	bf00      	nop
 8001052:	3728      	adds	r7, #40	@ 0x28
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	50000800 	.word	0x50000800
 800105c:	40021000 	.word	0x40021000

08001060 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b09c      	sub	sp, #112	@ 0x70
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001068:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	60da      	str	r2, [r3, #12]
 8001076:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001078:	f107 0318 	add.w	r3, r7, #24
 800107c:	2244      	movs	r2, #68	@ 0x44
 800107e:	2100      	movs	r1, #0
 8001080:	4618      	mov	r0, r3
 8001082:	f00c ff0d 	bl	800dea0 <memset>
  if(hi2c->Instance==I2C1)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a2d      	ldr	r2, [pc, #180]	@ (8001140 <HAL_I2C_MspInit+0xe0>)
 800108c:	4293      	cmp	r3, r2
 800108e:	d153      	bne.n	8001138 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001090:	2340      	movs	r3, #64	@ 0x40
 8001092:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001094:	2300      	movs	r3, #0
 8001096:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001098:	f107 0318 	add.w	r3, r7, #24
 800109c:	4618      	mov	r0, r3
 800109e:	f006 fd43 	bl	8007b28 <HAL_RCCEx_PeriphCLKConfig>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80010a8:	f7ff ff04 	bl	8000eb4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ac:	4b25      	ldr	r3, [pc, #148]	@ (8001144 <HAL_I2C_MspInit+0xe4>)
 80010ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b0:	4a24      	ldr	r2, [pc, #144]	@ (8001144 <HAL_I2C_MspInit+0xe4>)
 80010b2:	f043 0301 	orr.w	r3, r3, #1
 80010b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010b8:	4b22      	ldr	r3, [pc, #136]	@ (8001144 <HAL_I2C_MspInit+0xe4>)
 80010ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010bc:	f003 0301 	and.w	r3, r3, #1
 80010c0:	617b      	str	r3, [r7, #20]
 80010c2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001144 <HAL_I2C_MspInit+0xe4>)
 80010c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c8:	4a1e      	ldr	r2, [pc, #120]	@ (8001144 <HAL_I2C_MspInit+0xe4>)
 80010ca:	f043 0302 	orr.w	r3, r3, #2
 80010ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001144 <HAL_I2C_MspInit+0xe4>)
 80010d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d4:	f003 0302 	and.w	r3, r3, #2
 80010d8:	613b      	str	r3, [r7, #16]
 80010da:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80010dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80010e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010e2:	2312      	movs	r3, #18
 80010e4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ea:	2300      	movs	r3, #0
 80010ec:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010ee:	2304      	movs	r3, #4
 80010f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80010f6:	4619      	mov	r1, r3
 80010f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010fc:	f003 fbc4 	bl	8004888 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001100:	2380      	movs	r3, #128	@ 0x80
 8001102:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001104:	2312      	movs	r3, #18
 8001106:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001108:	2300      	movs	r3, #0
 800110a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110c:	2300      	movs	r3, #0
 800110e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001110:	2304      	movs	r3, #4
 8001112:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001114:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001118:	4619      	mov	r1, r3
 800111a:	480b      	ldr	r0, [pc, #44]	@ (8001148 <HAL_I2C_MspInit+0xe8>)
 800111c:	f003 fbb4 	bl	8004888 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001120:	4b08      	ldr	r3, [pc, #32]	@ (8001144 <HAL_I2C_MspInit+0xe4>)
 8001122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001124:	4a07      	ldr	r2, [pc, #28]	@ (8001144 <HAL_I2C_MspInit+0xe4>)
 8001126:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800112a:	6593      	str	r3, [r2, #88]	@ 0x58
 800112c:	4b05      	ldr	r3, [pc, #20]	@ (8001144 <HAL_I2C_MspInit+0xe4>)
 800112e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001130:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001138:	bf00      	nop
 800113a:	3770      	adds	r7, #112	@ 0x70
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	40005400 	.word	0x40005400
 8001144:	40021000 	.word	0x40021000
 8001148:	48000400 	.word	0x48000400

0800114c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b08a      	sub	sp, #40	@ 0x28
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001154:	f107 0314 	add.w	r3, r7, #20
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
 8001162:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a25      	ldr	r2, [pc, #148]	@ (8001200 <HAL_SPI_MspInit+0xb4>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d144      	bne.n	80011f8 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800116e:	4b25      	ldr	r3, [pc, #148]	@ (8001204 <HAL_SPI_MspInit+0xb8>)
 8001170:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001172:	4a24      	ldr	r2, [pc, #144]	@ (8001204 <HAL_SPI_MspInit+0xb8>)
 8001174:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001178:	6613      	str	r3, [r2, #96]	@ 0x60
 800117a:	4b22      	ldr	r3, [pc, #136]	@ (8001204 <HAL_SPI_MspInit+0xb8>)
 800117c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800117e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001182:	613b      	str	r3, [r7, #16]
 8001184:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001186:	4b1f      	ldr	r3, [pc, #124]	@ (8001204 <HAL_SPI_MspInit+0xb8>)
 8001188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118a:	4a1e      	ldr	r2, [pc, #120]	@ (8001204 <HAL_SPI_MspInit+0xb8>)
 800118c:	f043 0301 	orr.w	r3, r3, #1
 8001190:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001192:	4b1c      	ldr	r3, [pc, #112]	@ (8001204 <HAL_SPI_MspInit+0xb8>)
 8001194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001196:	f003 0301 	and.w	r3, r3, #1
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800119e:	4b19      	ldr	r3, [pc, #100]	@ (8001204 <HAL_SPI_MspInit+0xb8>)
 80011a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a2:	4a18      	ldr	r2, [pc, #96]	@ (8001204 <HAL_SPI_MspInit+0xb8>)
 80011a4:	f043 0302 	orr.w	r3, r3, #2
 80011a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011aa:	4b16      	ldr	r3, [pc, #88]	@ (8001204 <HAL_SPI_MspInit+0xb8>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ae:	f003 0302 	and.w	r3, r3, #2
 80011b2:	60bb      	str	r3, [r7, #8]
 80011b4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011b6:	23c0      	movs	r3, #192	@ 0xc0
 80011b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ba:	2302      	movs	r3, #2
 80011bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011be:	2300      	movs	r3, #0
 80011c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c2:	2300      	movs	r3, #0
 80011c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80011c6:	2305      	movs	r3, #5
 80011c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ca:	f107 0314 	add.w	r3, r7, #20
 80011ce:	4619      	mov	r1, r3
 80011d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011d4:	f003 fb58 	bl	8004888 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80011d8:	2308      	movs	r3, #8
 80011da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011dc:	2302      	movs	r3, #2
 80011de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e4:	2300      	movs	r3, #0
 80011e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80011e8:	2305      	movs	r3, #5
 80011ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ec:	f107 0314 	add.w	r3, r7, #20
 80011f0:	4619      	mov	r1, r3
 80011f2:	4805      	ldr	r0, [pc, #20]	@ (8001208 <HAL_SPI_MspInit+0xbc>)
 80011f4:	f003 fb48 	bl	8004888 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80011f8:	bf00      	nop
 80011fa:	3728      	adds	r7, #40	@ 0x28
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40013000 	.word	0x40013000
 8001204:	40021000 	.word	0x40021000
 8001208:	48000400 	.word	0x48000400

0800120c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b09a      	sub	sp, #104	@ 0x68
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001214:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001224:	f107 0310 	add.w	r3, r7, #16
 8001228:	2244      	movs	r2, #68	@ 0x44
 800122a:	2100      	movs	r1, #0
 800122c:	4618      	mov	r0, r3
 800122e:	f00c fe37 	bl	800dea0 <memset>
  if(huart->Instance==USART1)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a4d      	ldr	r2, [pc, #308]	@ (800136c <HAL_UART_MspInit+0x160>)
 8001238:	4293      	cmp	r3, r2
 800123a:	f040 8093 	bne.w	8001364 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800123e:	2301      	movs	r3, #1
 8001240:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001242:	2300      	movs	r3, #0
 8001244:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001246:	f107 0310 	add.w	r3, r7, #16
 800124a:	4618      	mov	r0, r3
 800124c:	f006 fc6c 	bl	8007b28 <HAL_RCCEx_PeriphCLKConfig>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001256:	f7ff fe2d 	bl	8000eb4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800125a:	4b45      	ldr	r3, [pc, #276]	@ (8001370 <HAL_UART_MspInit+0x164>)
 800125c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800125e:	4a44      	ldr	r2, [pc, #272]	@ (8001370 <HAL_UART_MspInit+0x164>)
 8001260:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001264:	6613      	str	r3, [r2, #96]	@ 0x60
 8001266:	4b42      	ldr	r3, [pc, #264]	@ (8001370 <HAL_UART_MspInit+0x164>)
 8001268:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800126a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001272:	4b3f      	ldr	r3, [pc, #252]	@ (8001370 <HAL_UART_MspInit+0x164>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001276:	4a3e      	ldr	r2, [pc, #248]	@ (8001370 <HAL_UART_MspInit+0x164>)
 8001278:	f043 0301 	orr.w	r3, r3, #1
 800127c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800127e:	4b3c      	ldr	r3, [pc, #240]	@ (8001370 <HAL_UART_MspInit+0x164>)
 8001280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001282:	f003 0301 	and.w	r3, r3, #1
 8001286:	60bb      	str	r3, [r7, #8]
 8001288:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 800128a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800128e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001290:	2302      	movs	r3, #2
 8001292:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001294:	2300      	movs	r3, #0
 8001296:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001298:	2300      	movs	r3, #0
 800129a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800129c:	2307      	movs	r3, #7
 800129e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80012a4:	4619      	mov	r1, r3
 80012a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012aa:	f003 faed 	bl	8004888 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 80012ae:	4b31      	ldr	r3, [pc, #196]	@ (8001374 <HAL_UART_MspInit+0x168>)
 80012b0:	4a31      	ldr	r2, [pc, #196]	@ (8001378 <HAL_UART_MspInit+0x16c>)
 80012b2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80012b4:	4b2f      	ldr	r3, [pc, #188]	@ (8001374 <HAL_UART_MspInit+0x168>)
 80012b6:	2218      	movs	r2, #24
 80012b8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012ba:	4b2e      	ldr	r3, [pc, #184]	@ (8001374 <HAL_UART_MspInit+0x168>)
 80012bc:	2200      	movs	r2, #0
 80012be:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012c0:	4b2c      	ldr	r3, [pc, #176]	@ (8001374 <HAL_UART_MspInit+0x168>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012c6:	4b2b      	ldr	r3, [pc, #172]	@ (8001374 <HAL_UART_MspInit+0x168>)
 80012c8:	2280      	movs	r2, #128	@ 0x80
 80012ca:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012cc:	4b29      	ldr	r3, [pc, #164]	@ (8001374 <HAL_UART_MspInit+0x168>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012d2:	4b28      	ldr	r3, [pc, #160]	@ (8001374 <HAL_UART_MspInit+0x168>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80012d8:	4b26      	ldr	r3, [pc, #152]	@ (8001374 <HAL_UART_MspInit+0x168>)
 80012da:	2200      	movs	r2, #0
 80012dc:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80012de:	4b25      	ldr	r3, [pc, #148]	@ (8001374 <HAL_UART_MspInit+0x168>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80012e4:	4823      	ldr	r0, [pc, #140]	@ (8001374 <HAL_UART_MspInit+0x168>)
 80012e6:	f002 ff91 	bl	800420c <HAL_DMA_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 80012f0:	f7ff fde0 	bl	8000eb4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	4a1f      	ldr	r2, [pc, #124]	@ (8001374 <HAL_UART_MspInit+0x168>)
 80012f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80012fc:	4a1d      	ldr	r2, [pc, #116]	@ (8001374 <HAL_UART_MspInit+0x168>)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8001302:	4b1e      	ldr	r3, [pc, #120]	@ (800137c <HAL_UART_MspInit+0x170>)
 8001304:	4a1e      	ldr	r2, [pc, #120]	@ (8001380 <HAL_UART_MspInit+0x174>)
 8001306:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001308:	4b1c      	ldr	r3, [pc, #112]	@ (800137c <HAL_UART_MspInit+0x170>)
 800130a:	2219      	movs	r2, #25
 800130c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800130e:	4b1b      	ldr	r3, [pc, #108]	@ (800137c <HAL_UART_MspInit+0x170>)
 8001310:	2210      	movs	r2, #16
 8001312:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001314:	4b19      	ldr	r3, [pc, #100]	@ (800137c <HAL_UART_MspInit+0x170>)
 8001316:	2200      	movs	r2, #0
 8001318:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800131a:	4b18      	ldr	r3, [pc, #96]	@ (800137c <HAL_UART_MspInit+0x170>)
 800131c:	2280      	movs	r2, #128	@ 0x80
 800131e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001320:	4b16      	ldr	r3, [pc, #88]	@ (800137c <HAL_UART_MspInit+0x170>)
 8001322:	2200      	movs	r2, #0
 8001324:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001326:	4b15      	ldr	r3, [pc, #84]	@ (800137c <HAL_UART_MspInit+0x170>)
 8001328:	2200      	movs	r2, #0
 800132a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800132c:	4b13      	ldr	r3, [pc, #76]	@ (800137c <HAL_UART_MspInit+0x170>)
 800132e:	2200      	movs	r2, #0
 8001330:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001332:	4b12      	ldr	r3, [pc, #72]	@ (800137c <HAL_UART_MspInit+0x170>)
 8001334:	2200      	movs	r2, #0
 8001336:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001338:	4810      	ldr	r0, [pc, #64]	@ (800137c <HAL_UART_MspInit+0x170>)
 800133a:	f002 ff67 	bl	800420c <HAL_DMA_Init>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8001344:	f7ff fdb6 	bl	8000eb4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	4a0c      	ldr	r2, [pc, #48]	@ (800137c <HAL_UART_MspInit+0x170>)
 800134c:	67da      	str	r2, [r3, #124]	@ 0x7c
 800134e:	4a0b      	ldr	r2, [pc, #44]	@ (800137c <HAL_UART_MspInit+0x170>)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001354:	2200      	movs	r2, #0
 8001356:	2100      	movs	r1, #0
 8001358:	2025      	movs	r0, #37	@ 0x25
 800135a:	f002 fcac 	bl	8003cb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800135e:	2025      	movs	r0, #37	@ 0x25
 8001360:	f002 fcc3 	bl	8003cea <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001364:	bf00      	nop
 8001366:	3768      	adds	r7, #104	@ 0x68
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	40013800 	.word	0x40013800
 8001370:	40021000 	.word	0x40021000
 8001374:	20000c3c 	.word	0x20000c3c
 8001378:	40020008 	.word	0x40020008
 800137c:	20000c9c 	.word	0x20000c9c
 8001380:	4002001c 	.word	0x4002001c

08001384 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001388:	bf00      	nop
 800138a:	e7fd      	b.n	8001388 <NMI_Handler+0x4>

0800138c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001390:	bf00      	nop
 8001392:	e7fd      	b.n	8001390 <HardFault_Handler+0x4>

08001394 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001398:	bf00      	nop
 800139a:	e7fd      	b.n	8001398 <MemManage_Handler+0x4>

0800139c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013a0:	bf00      	nop
 80013a2:	e7fd      	b.n	80013a0 <BusFault_Handler+0x4>

080013a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013a8:	bf00      	nop
 80013aa:	e7fd      	b.n	80013a8 <UsageFault_Handler+0x4>

080013ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013b0:	bf00      	nop
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr

080013ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013ba:	b480      	push	{r7}
 80013bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013be:	bf00      	nop
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr

080013c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013cc:	bf00      	nop
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr

080013d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013d6:	b580      	push	{r7, lr}
 80013d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013da:	f001 f8e1 	bl	80025a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013de:	bf00      	nop
 80013e0:	bd80      	pop	{r7, pc}
	...

080013e4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80013e8:	4802      	ldr	r0, [pc, #8]	@ (80013f4 <DMA1_Channel1_IRQHandler+0x10>)
 80013ea:	f003 f8f2 	bl	80045d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000c3c 	.word	0x20000c3c

080013f8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80013fc:	4802      	ldr	r0, [pc, #8]	@ (8001408 <DMA1_Channel2_IRQHandler+0x10>)
 80013fe:	f003 f8e8 	bl	80045d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000c9c 	.word	0x20000c9c

0800140c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001410:	4802      	ldr	r0, [pc, #8]	@ (800141c <USB_LP_IRQHandler+0x10>)
 8001412:	f004 f996 	bl	8005742 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	20001bf8 	.word	0x20001bf8

08001420 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	// Check if TC interrupt is triggered
	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8001424:	4b0c      	ldr	r3, [pc, #48]	@ (8001458 <USART1_IRQHandler+0x38>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	69db      	ldr	r3, [r3, #28]
 800142a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800142e:	2b40      	cmp	r3, #64	@ 0x40
 8001430:	d10d      	bne.n	800144e <USART1_IRQHandler+0x2e>
		// Clear the TC interrupt flag
		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8001432:	4b09      	ldr	r3, [pc, #36]	@ (8001458 <USART1_IRQHandler+0x38>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	2240      	movs	r2, #64	@ 0x40
 8001438:	621a      	str	r2, [r3, #32]

		// Disable TC interrupt (optional, if no longer needed)
		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800143a:	4b07      	ldr	r3, [pc, #28]	@ (8001458 <USART1_IRQHandler+0x38>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	4b05      	ldr	r3, [pc, #20]	@ (8001458 <USART1_IRQHandler+0x38>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001448:	601a      	str	r2, [r3, #0]

		// Call the post-transmission function from RS485.c
		RS485_TCCallback();
 800144a:	f000 ffe7 	bl	800241c <RS485_TCCallback>
	}

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800144e:	4802      	ldr	r0, [pc, #8]	@ (8001458 <USART1_IRQHandler+0x38>)
 8001450:	f006 ffe4 	bl	800841c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20000ba8 	.word	0x20000ba8

0800145c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001464:	4a14      	ldr	r2, [pc, #80]	@ (80014b8 <_sbrk+0x5c>)
 8001466:	4b15      	ldr	r3, [pc, #84]	@ (80014bc <_sbrk+0x60>)
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001470:	4b13      	ldr	r3, [pc, #76]	@ (80014c0 <_sbrk+0x64>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d102      	bne.n	800147e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001478:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <_sbrk+0x64>)
 800147a:	4a12      	ldr	r2, [pc, #72]	@ (80014c4 <_sbrk+0x68>)
 800147c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800147e:	4b10      	ldr	r3, [pc, #64]	@ (80014c0 <_sbrk+0x64>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4413      	add	r3, r2
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	429a      	cmp	r2, r3
 800148a:	d207      	bcs.n	800149c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800148c:	f00c fd10 	bl	800deb0 <__errno>
 8001490:	4603      	mov	r3, r0
 8001492:	220c      	movs	r2, #12
 8001494:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001496:	f04f 33ff 	mov.w	r3, #4294967295
 800149a:	e009      	b.n	80014b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800149c:	4b08      	ldr	r3, [pc, #32]	@ (80014c0 <_sbrk+0x64>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014a2:	4b07      	ldr	r3, [pc, #28]	@ (80014c0 <_sbrk+0x64>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	4a05      	ldr	r2, [pc, #20]	@ (80014c0 <_sbrk+0x64>)
 80014ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014ae:	68fb      	ldr	r3, [r7, #12]
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3718      	adds	r7, #24
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	20008000 	.word	0x20008000
 80014bc:	00000400 	.word	0x00000400
 80014c0:	20000cfc 	.word	0x20000cfc
 80014c4:	20002240 	.word	0x20002240

080014c8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80014cc:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <SystemInit+0x20>)
 80014ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014d2:	4a05      	ldr	r2, [pc, #20]	@ (80014e8 <SystemInit+0x20>)
 80014d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 80014f6:	4a04      	ldr	r2, [pc, #16]	@ (8001508 <modbus_Setup+0x1c>)
 80014f8:	79fb      	ldrb	r3, [r7, #7]
 80014fa:	7013      	strb	r3, [r2, #0]
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	20000d00 	.word	0x20000d00

0800150c <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 800150c:	b590      	push	{r4, r7, lr}
 800150e:	b0e5      	sub	sp, #404	@ 0x194
 8001510:	af04      	add	r7, sp, #16
 8001512:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001516:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800151a:	6018      	str	r0, [r3, #0]
 800151c:	460a      	mov	r2, r1
 800151e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001522:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001526:	801a      	strh	r2, [r3, #0]
	//debug
	static char debug_msg[256];
	snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 8001528:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800152c:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001530:	881a      	ldrh	r2, [r3, #0]
 8001532:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001536:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	4619      	mov	r1, r3
 8001540:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001544:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	3301      	adds	r3, #1
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	4618      	mov	r0, r3
 8001550:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001554:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	3302      	adds	r3, #2
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	461c      	mov	r4, r3
 8001560:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001564:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	3303      	adds	r3, #3
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	9303      	str	r3, [sp, #12]
 8001570:	9402      	str	r4, [sp, #8]
 8001572:	9001      	str	r0, [sp, #4]
 8001574:	9100      	str	r1, [sp, #0]
 8001576:	4613      	mov	r3, r2
 8001578:	4ab2      	ldr	r2, [pc, #712]	@ (8001844 <modbus_handle_frame+0x338>)
 800157a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800157e:	48b2      	ldr	r0, [pc, #712]	@ (8001848 <modbus_handle_frame+0x33c>)
 8001580:	f00c fc3e 	bl	800de00 <sniprintf>
	CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 8001584:	48b0      	ldr	r0, [pc, #704]	@ (8001848 <modbus_handle_frame+0x33c>)
 8001586:	f7fe fe4b 	bl	8000220 <strlen>
 800158a:	4603      	mov	r3, r0
 800158c:	b29b      	uxth	r3, r3
 800158e:	4619      	mov	r1, r3
 8001590:	48ad      	ldr	r0, [pc, #692]	@ (8001848 <modbus_handle_frame+0x33c>)
 8001592:	f00b ffe9 	bl	800d568 <CDC_Transmit_FS>

	if (len < 6) return;
 8001596:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800159a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800159e:	881b      	ldrh	r3, [r3, #0]
 80015a0:	2b05      	cmp	r3, #5
 80015a2:	f240 85a1 	bls.w	80020e8 <modbus_handle_frame+0xbdc>

	uint8_t address = frame[0];
 80015a6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80015aa:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 80015b6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80015ba:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	785b      	ldrb	r3, [r3, #1]
 80015c2:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 80015c6:	4ba1      	ldr	r3, [pc, #644]	@ (800184c <modbus_handle_frame+0x340>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 80015ce:	429a      	cmp	r2, r3
 80015d0:	f040 858c 	bne.w	80020ec <modbus_handle_frame+0xbe0>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 80015d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80015d8:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80015dc:	881b      	ldrh	r3, [r3, #0]
 80015de:	3b01      	subs	r3, #1
 80015e0:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80015e4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80015e8:	6812      	ldr	r2, [r2, #0]
 80015ea:	4413      	add	r3, r2
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	b21b      	sxth	r3, r3
 80015f0:	021b      	lsls	r3, r3, #8
 80015f2:	b21a      	sxth	r2, r3
 80015f4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80015f8:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80015fc:	881b      	ldrh	r3, [r3, #0]
 80015fe:	3b02      	subs	r3, #2
 8001600:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8001604:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8001608:	6809      	ldr	r1, [r1, #0]
 800160a:	440b      	add	r3, r1
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	b21b      	sxth	r3, r3
 8001610:	4313      	orrs	r3, r2
 8001612:	b21b      	sxth	r3, r3
 8001614:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8001618:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800161c:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001620:	881b      	ldrh	r3, [r3, #0]
 8001622:	3b02      	subs	r3, #2
 8001624:	b29a      	uxth	r2, r3
 8001626:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800162a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800162e:	4611      	mov	r1, r2
 8001630:	6818      	ldr	r0, [r3, #0]
 8001632:	f000 fd65 	bl	8002100 <modbus_crc16>
 8001636:	4603      	mov	r3, r0
 8001638:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
	//static char debug_crc[256];
	//snprintf(debug_crc, sizeof(debug_crc), "DEBUG: Received CRC = 0x%02X, Calculated CRC = 0x%02X\r\n", received_crc, calculated_crc);
	//CDC_Transmit_FS((uint8_t*)debug_crc, strlen(debug_crc));

	if (received_crc != calculated_crc) {
 800163c:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8001640:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8001644:	429a      	cmp	r2, r3
 8001646:	f040 8553 	bne.w	80020f0 <modbus_handle_frame+0xbe4>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 800164a:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 800164e:	3b01      	subs	r3, #1
 8001650:	2b0f      	cmp	r3, #15
 8001652:	f200 8540 	bhi.w	80020d6 <modbus_handle_frame+0xbca>
 8001656:	a201      	add	r2, pc, #4	@ (adr r2, 800165c <modbus_handle_frame+0x150>)
 8001658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800165c:	0800169d 	.word	0x0800169d
 8001660:	08001855 	.word	0x08001855
 8001664:	080019f9 	.word	0x080019f9
 8001668:	08001b63 	.word	0x08001b63
 800166c:	08001cdd 	.word	0x08001cdd
 8001670:	08001d89 	.word	0x08001d89
 8001674:	080020d7 	.word	0x080020d7
 8001678:	080020d7 	.word	0x080020d7
 800167c:	080020d7 	.word	0x080020d7
 8001680:	080020d7 	.word	0x080020d7
 8001684:	080020d7 	.word	0x080020d7
 8001688:	080020d7 	.word	0x080020d7
 800168c:	080020d7 	.word	0x080020d7
 8001690:	080020d7 	.word	0x080020d7
 8001694:	08001e21 	.word	0x08001e21
 8001698:	08001f95 	.word	0x08001f95
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800169c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80016a0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	3302      	adds	r3, #2
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	b21b      	sxth	r3, r3
 80016ac:	021b      	lsls	r3, r3, #8
 80016ae:	b21a      	sxth	r2, r3
 80016b0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80016b4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	3303      	adds	r3, #3
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	b21b      	sxth	r3, r3
 80016c0:	4313      	orrs	r3, r2
 80016c2:	b21b      	sxth	r3, r3
 80016c4:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80016c8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80016cc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	3304      	adds	r3, #4
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	b21b      	sxth	r3, r3
 80016d8:	021b      	lsls	r3, r3, #8
 80016da:	b21a      	sxth	r2, r3
 80016dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80016e0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	3305      	adds	r3, #5
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	b21b      	sxth	r3, r3
 80016ec:	4313      	orrs	r3, r2
 80016ee:	b21b      	sxth	r3, r3
 80016f0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 80016f4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d003      	beq.n	8001704 <modbus_handle_frame+0x1f8>
 80016fc:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001700:	2b04      	cmp	r3, #4
 8001702:	d909      	bls.n	8001718 <modbus_handle_frame+0x20c>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001704:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001708:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800170c:	2203      	movs	r2, #3
 800170e:	4618      	mov	r0, r3
 8001710:	f000 fd5e 	bl	80021d0 <send_exception>
				return;
 8001714:	f000 bced 	b.w	80020f2 <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8001718:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 800171c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001720:	4413      	add	r3, r2
 8001722:	b29b      	uxth	r3, r3
 8001724:	3b01      	subs	r3, #1
 8001726:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 800172a:	4b49      	ldr	r3, [pc, #292]	@ (8001850 <modbus_handle_frame+0x344>)
 800172c:	881b      	ldrh	r3, [r3, #0]
 800172e:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8001732:	429a      	cmp	r2, r3
 8001734:	d309      	bcc.n	800174a <modbus_handle_frame+0x23e>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001736:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800173a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800173e:	2202      	movs	r2, #2
 8001740:	4618      	mov	r0, r3
 8001742:	f000 fd45 	bl	80021d0 <send_exception>
				return;
 8001746:	f000 bcd4 	b.w	80020f2 <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800174a:	4b40      	ldr	r3, [pc, #256]	@ (800184c <modbus_handle_frame+0x340>)
 800174c:	781a      	ldrb	r2, [r3, #0]
 800174e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001752:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001756:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8001758:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800175c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001760:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8001764:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8001766:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800176a:	3307      	adds	r3, #7
 800176c:	2b00      	cmp	r3, #0
 800176e:	da00      	bge.n	8001772 <modbus_handle_frame+0x266>
 8001770:	3307      	adds	r3, #7
 8001772:	10db      	asrs	r3, r3, #3
 8001774:	b2da      	uxtb	r2, r3
 8001776:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800177a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800177e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8001780:	2303      	movs	r3, #3
 8001782:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8001786:	2300      	movs	r3, #0
 8001788:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 800178c:	2300      	movs	r3, #0
 800178e:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8001792:	2300      	movs	r3, #0
 8001794:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8001798:	e044      	b.n	8001824 <modbus_handle_frame+0x318>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 800179a:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 800179e:	4618      	mov	r0, r3
 80017a0:	f7fe ff5c 	bl	800065c <io_coil_read>
 80017a4:	4603      	mov	r3, r0
 80017a6:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 80017aa:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d10b      	bne.n	80017ca <modbus_handle_frame+0x2be>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80017b2:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80017b6:	2201      	movs	r2, #1
 80017b8:	fa02 f303 	lsl.w	r3, r2, r3
 80017bc:	b25a      	sxtb	r2, r3
 80017be:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 80017c2:	4313      	orrs	r3, r2
 80017c4:	b25b      	sxtb	r3, r3
 80017c6:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 80017ca:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80017ce:	3301      	adds	r3, #1
 80017d0:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 80017d4:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80017d8:	2b08      	cmp	r3, #8
 80017da:	d006      	beq.n	80017ea <modbus_handle_frame+0x2de>
 80017dc:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80017e0:	3b01      	subs	r3, #1
 80017e2:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d112      	bne.n	8001810 <modbus_handle_frame+0x304>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80017ea:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80017ee:	1c5a      	adds	r2, r3, #1
 80017f0:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 80017f4:	4619      	mov	r1, r3
 80017f6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80017fa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80017fe:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8001802:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8001804:	2300      	movs	r3, #0
 8001806:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 800180a:	2300      	movs	r3, #0
 800180c:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8001810:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8001814:	3301      	adds	r3, #1
 8001816:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 800181a:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 800181e:	3301      	adds	r3, #1
 8001820:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8001824:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001828:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800182c:	429a      	cmp	r2, r3
 800182e:	dbb4      	blt.n	800179a <modbus_handle_frame+0x28e>
			}

			send_response(responseData, responseLen);
 8001830:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8001834:	f107 030c 	add.w	r3, r7, #12
 8001838:	4611      	mov	r1, r2
 800183a:	4618      	mov	r0, r3
 800183c:	f000 fc9e 	bl	800217c <send_response>
 8001840:	f000 bc57 	b.w	80020f2 <modbus_handle_frame+0xbe6>
 8001844:	0800e780 	.word	0x0800e780
 8001848:	20000d04 	.word	0x20000d04
 800184c:	20000d00 	.word	0x20000d00
 8001850:	20000228 	.word	0x20000228
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8001854:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001858:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	3302      	adds	r3, #2
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	b21b      	sxth	r3, r3
 8001864:	021b      	lsls	r3, r3, #8
 8001866:	b21a      	sxth	r2, r3
 8001868:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800186c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	3303      	adds	r3, #3
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	b21b      	sxth	r3, r3
 8001878:	4313      	orrs	r3, r2
 800187a:	b21b      	sxth	r3, r3
 800187c:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8001880:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001884:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	3304      	adds	r3, #4
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	b21b      	sxth	r3, r3
 8001890:	021b      	lsls	r3, r3, #8
 8001892:	b21a      	sxth	r2, r3
 8001894:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001898:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	3305      	adds	r3, #5
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	b21b      	sxth	r3, r3
 80018a4:	4313      	orrs	r3, r2
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 80018ac:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d003      	beq.n	80018bc <modbus_handle_frame+0x3b0>
 80018b4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80018b8:	2b04      	cmp	r3, #4
 80018ba:	d909      	bls.n	80018d0 <modbus_handle_frame+0x3c4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80018bc:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80018c0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80018c4:	2203      	movs	r2, #3
 80018c6:	4618      	mov	r0, r3
 80018c8:	f000 fc82 	bl	80021d0 <send_exception>
				return;
 80018cc:	f000 bc11 	b.w	80020f2 <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 80018d0:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 80018d4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80018d8:	4413      	add	r3, r2
 80018da:	b29b      	uxth	r3, r3
 80018dc:	3b01      	subs	r3, #1
 80018de:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 80018e2:	4bcb      	ldr	r3, [pc, #812]	@ (8001c10 <modbus_handle_frame+0x704>)
 80018e4:	881b      	ldrh	r3, [r3, #0]
 80018e6:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 80018ea:	429a      	cmp	r2, r3
 80018ec:	d308      	bcc.n	8001900 <modbus_handle_frame+0x3f4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80018ee:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80018f2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80018f6:	2202      	movs	r2, #2
 80018f8:	4618      	mov	r0, r3
 80018fa:	f000 fc69 	bl	80021d0 <send_exception>
				return;
 80018fe:	e3f8      	b.n	80020f2 <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8001900:	4bc4      	ldr	r3, [pc, #784]	@ (8001c14 <modbus_handle_frame+0x708>)
 8001902:	781a      	ldrb	r2, [r3, #0]
 8001904:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001908:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800190c:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800190e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001912:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001916:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800191a:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 800191c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001920:	3307      	adds	r3, #7
 8001922:	2b00      	cmp	r3, #0
 8001924:	da00      	bge.n	8001928 <modbus_handle_frame+0x41c>
 8001926:	3307      	adds	r3, #7
 8001928:	10db      	asrs	r3, r3, #3
 800192a:	b2da      	uxtb	r2, r3
 800192c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001930:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001934:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8001936:	2303      	movs	r3, #3
 8001938:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800193c:	2300      	movs	r3, #0
 800193e:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8001942:	2300      	movs	r3, #0
 8001944:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8001948:	2300      	movs	r3, #0
 800194a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800194e:	e044      	b.n	80019da <modbus_handle_frame+0x4ce>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8001950:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8001954:	4618      	mov	r0, r3
 8001956:	f7fe fec5 	bl	80006e4 <io_discrete_in_read>
 800195a:	4603      	mov	r3, r0
 800195c:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8001960:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8001964:	2b01      	cmp	r3, #1
 8001966:	d10b      	bne.n	8001980 <modbus_handle_frame+0x474>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8001968:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800196c:	2201      	movs	r2, #1
 800196e:	fa02 f303 	lsl.w	r3, r2, r3
 8001972:	b25a      	sxtb	r2, r3
 8001974:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8001978:	4313      	orrs	r3, r2
 800197a:	b25b      	sxtb	r3, r3
 800197c:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8001980:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8001984:	3301      	adds	r3, #1
 8001986:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 800198a:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800198e:	2b08      	cmp	r3, #8
 8001990:	d006      	beq.n	80019a0 <modbus_handle_frame+0x494>
 8001992:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001996:	3b01      	subs	r3, #1
 8001998:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 800199c:	429a      	cmp	r2, r3
 800199e:	d112      	bne.n	80019c6 <modbus_handle_frame+0x4ba>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80019a0:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 80019a4:	1c5a      	adds	r2, r3, #1
 80019a6:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 80019aa:	4619      	mov	r1, r3
 80019ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80019b0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80019b4:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 80019b8:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80019ba:	2300      	movs	r3, #0
 80019bc:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 80019c0:	2300      	movs	r3, #0
 80019c2:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 80019c6:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80019ca:	3301      	adds	r3, #1
 80019cc:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 80019d0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80019d4:	3301      	adds	r3, #1
 80019d6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80019da:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80019de:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80019e2:	429a      	cmp	r2, r3
 80019e4:	dbb4      	blt.n	8001950 <modbus_handle_frame+0x444>
			}

			send_response(responseData, responseLen);
 80019e6:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 80019ea:	f107 030c 	add.w	r3, r7, #12
 80019ee:	4611      	mov	r1, r2
 80019f0:	4618      	mov	r0, r3
 80019f2:	f000 fbc3 	bl	800217c <send_response>
 80019f6:	e37c      	b.n	80020f2 <modbus_handle_frame+0xbe6>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 80019f8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80019fc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	3302      	adds	r3, #2
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	b21b      	sxth	r3, r3
 8001a08:	021b      	lsls	r3, r3, #8
 8001a0a:	b21a      	sxth	r2, r3
 8001a0c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001a10:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	3303      	adds	r3, #3
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	b21b      	sxth	r3, r3
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	b21b      	sxth	r3, r3
 8001a20:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8001a24:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001a28:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	3304      	adds	r3, #4
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	b21b      	sxth	r3, r3
 8001a34:	021b      	lsls	r3, r3, #8
 8001a36:	b21a      	sxth	r2, r3
 8001a38:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001a3c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	3305      	adds	r3, #5
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	b21b      	sxth	r3, r3
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	b21b      	sxth	r3, r3
 8001a4c:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8001a50:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d005      	beq.n	8001a64 <modbus_handle_frame+0x558>
 8001a58:	4b6f      	ldr	r3, [pc, #444]	@ (8001c18 <modbus_handle_frame+0x70c>)
 8001a5a:	881b      	ldrh	r3, [r3, #0]
 8001a5c:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d908      	bls.n	8001a76 <modbus_handle_frame+0x56a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001a64:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001a68:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001a6c:	2203      	movs	r2, #3
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f000 fbae 	bl	80021d0 <send_exception>
				return;
 8001a74:	e33d      	b.n	80020f2 <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8001a76:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 8001a7a:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001a7e:	4413      	add	r3, r2
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	3b01      	subs	r3, #1
 8001a84:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8001a88:	4b63      	ldr	r3, [pc, #396]	@ (8001c18 <modbus_handle_frame+0x70c>)
 8001a8a:	881b      	ldrh	r3, [r3, #0]
 8001a8c:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d308      	bcc.n	8001aa6 <modbus_handle_frame+0x59a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001a94:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001a98:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f000 fb96 	bl	80021d0 <send_exception>
				return;
 8001aa4:	e325      	b.n	80020f2 <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8001aa6:	4b5b      	ldr	r3, [pc, #364]	@ (8001c14 <modbus_handle_frame+0x708>)
 8001aa8:	781a      	ldrb	r2, [r3, #0]
 8001aaa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001aae:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001ab2:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8001ab4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001ab8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001abc:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8001ac0:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8001ac2:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	b2da      	uxtb	r2, r3
 8001acc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001ad0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001ad4:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8001adc:	2300      	movs	r3, #0
 8001ade:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8001ae2:	e02f      	b.n	8001b44 <modbus_handle_frame+0x638>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8001ae4:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7fe fe1d 	bl	8000728 <io_holding_reg_read>
 8001aee:	4603      	mov	r3, r0
 8001af0:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8001af4:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8001af8:	0a1b      	lsrs	r3, r3, #8
 8001afa:	b299      	uxth	r1, r3
 8001afc:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8001b00:	1c5a      	adds	r2, r3, #1
 8001b02:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8001b06:	461a      	mov	r2, r3
 8001b08:	b2c9      	uxtb	r1, r1
 8001b0a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b0e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001b12:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8001b14:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8001b18:	1c5a      	adds	r2, r3, #1
 8001b1a:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8001b1e:	461a      	mov	r2, r3
 8001b20:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8001b24:	b2d9      	uxtb	r1, r3
 8001b26:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b2a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001b2e:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8001b30:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8001b34:	3301      	adds	r3, #1
 8001b36:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 8001b3a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001b3e:	3301      	adds	r3, #1
 8001b40:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8001b44:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001b48:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	dbc9      	blt.n	8001ae4 <modbus_handle_frame+0x5d8>
			}

			send_response(responseData, responseLen);
 8001b50:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8001b54:	f107 030c 	add.w	r3, r7, #12
 8001b58:	4611      	mov	r1, r2
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f000 fb0e 	bl	800217c <send_response>
 8001b60:	e2c7      	b.n	80020f2 <modbus_handle_frame+0xbe6>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8001b62:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b66:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	3302      	adds	r3, #2
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	b21b      	sxth	r3, r3
 8001b72:	021b      	lsls	r3, r3, #8
 8001b74:	b21a      	sxth	r2, r3
 8001b76:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b7a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	3303      	adds	r3, #3
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	b21b      	sxth	r3, r3
 8001b86:	4313      	orrs	r3, r2
 8001b88:	b21b      	sxth	r3, r3
 8001b8a:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8001b8e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b92:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	3304      	adds	r3, #4
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	b21b      	sxth	r3, r3
 8001b9e:	021b      	lsls	r3, r3, #8
 8001ba0:	b21a      	sxth	r2, r3
 8001ba2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001ba6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	3305      	adds	r3, #5
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	b21b      	sxth	r3, r3
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	b21b      	sxth	r3, r3
 8001bb6:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 8001bba:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d005      	beq.n	8001bce <modbus_handle_frame+0x6c2>
 8001bc2:	4b16      	ldr	r3, [pc, #88]	@ (8001c1c <modbus_handle_frame+0x710>)
 8001bc4:	881b      	ldrh	r3, [r3, #0]
 8001bc6:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d908      	bls.n	8001be0 <modbus_handle_frame+0x6d4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001bce:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001bd2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001bd6:	2203      	movs	r2, #3
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f000 faf9 	bl	80021d0 <send_exception>
				return;
 8001bde:	e288      	b.n	80020f2 <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8001be0:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8001be4:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8001be8:	4413      	add	r3, r2
 8001bea:	b29b      	uxth	r3, r3
 8001bec:	3b01      	subs	r3, #1
 8001bee:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 8001bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8001c1c <modbus_handle_frame+0x710>)
 8001bf4:	881b      	ldrh	r3, [r3, #0]
 8001bf6:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 8001bfa:	429a      	cmp	r2, r3
 8001bfc:	d310      	bcc.n	8001c20 <modbus_handle_frame+0x714>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001bfe:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001c02:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001c06:	2202      	movs	r2, #2
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f000 fae1 	bl	80021d0 <send_exception>
				return;
 8001c0e:	e270      	b.n	80020f2 <modbus_handle_frame+0xbe6>
 8001c10:	2000024c 	.word	0x2000024c
 8001c14:	20000d00 	.word	0x20000d00
 8001c18:	20000268 	.word	0x20000268
 8001c1c:	20000a6c 	.word	0x20000a6c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 8001c20:	4bb2      	ldr	r3, [pc, #712]	@ (8001eec <modbus_handle_frame+0x9e0>)
 8001c22:	781a      	ldrb	r2, [r3, #0]
 8001c24:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001c28:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001c2c:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8001c2e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001c32:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001c36:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8001c3a:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8001c3c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	b2da      	uxtb	r2, r3
 8001c46:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001c4a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001c4e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8001c50:	2303      	movs	r3, #3
 8001c52:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8001c56:	2300      	movs	r3, #0
 8001c58:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001c5c:	e02f      	b.n	8001cbe <modbus_handle_frame+0x7b2>
				uint16_t regValue = io_input_reg_read(startAddress);
 8001c5e:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7fe fe04 	bl	8000870 <io_input_reg_read>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8001c6e:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8001c72:	0a1b      	lsrs	r3, r3, #8
 8001c74:	b299      	uxth	r1, r3
 8001c76:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8001c7a:	1c5a      	adds	r2, r3, #1
 8001c7c:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8001c80:	461a      	mov	r2, r3
 8001c82:	b2c9      	uxtb	r1, r1
 8001c84:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001c88:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001c8c:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8001c8e:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8001c92:	1c5a      	adds	r2, r3, #1
 8001c94:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8001c98:	461a      	mov	r2, r3
 8001c9a:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8001c9e:	b2d9      	uxtb	r1, r3
 8001ca0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001ca4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001ca8:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8001caa:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8001cae:	3301      	adds	r3, #1
 8001cb0:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8001cb4:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001cb8:	3301      	adds	r3, #1
 8001cba:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001cbe:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8001cc2:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	dbc9      	blt.n	8001c5e <modbus_handle_frame+0x752>
			}

			send_response(responseData, responseLen);
 8001cca:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8001cce:	f107 030c 	add.w	r3, r7, #12
 8001cd2:	4611      	mov	r1, r2
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f000 fa51 	bl	800217c <send_response>
 8001cda:	e20a      	b.n	80020f2 <modbus_handle_frame+0xbe6>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8001cdc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001ce0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	3302      	adds	r3, #2
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	b21b      	sxth	r3, r3
 8001cec:	021b      	lsls	r3, r3, #8
 8001cee:	b21a      	sxth	r2, r3
 8001cf0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001cf4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	3303      	adds	r3, #3
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	b21b      	sxth	r3, r3
 8001d00:	4313      	orrs	r3, r2
 8001d02:	b21b      	sxth	r3, r3
 8001d04:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8001d08:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d0c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	3304      	adds	r3, #4
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	b21b      	sxth	r3, r3
 8001d18:	021b      	lsls	r3, r3, #8
 8001d1a:	b21a      	sxth	r2, r3
 8001d1c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d20:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	3305      	adds	r3, #5
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	b21b      	sxth	r3, r3
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	b21b      	sxth	r3, r3
 8001d30:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8001d34:	4b6e      	ldr	r3, [pc, #440]	@ (8001ef0 <modbus_handle_frame+0x9e4>)
 8001d36:	881b      	ldrh	r3, [r3, #0]
 8001d38:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d308      	bcc.n	8001d52 <modbus_handle_frame+0x846>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001d40:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001d44:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001d48:	2202      	movs	r2, #2
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f000 fa40 	bl	80021d0 <send_exception>
				return;
 8001d50:	e1cf      	b.n	80020f2 <modbus_handle_frame+0xbe6>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 8001d52:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8001d56:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8001d5a:	bf0c      	ite	eq
 8001d5c:	2301      	moveq	r3, #1
 8001d5e:	2300      	movne	r3, #0
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8001d66:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8001d6a:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 8001d6e:	4611      	mov	r1, r2
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7fe fc8f 	bl	8000694 <io_coil_write>

			send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8001d76:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d7a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001d7e:	2106      	movs	r1, #6
 8001d80:	6818      	ldr	r0, [r3, #0]
 8001d82:	f000 f9fb 	bl	800217c <send_response>
			break;
 8001d86:	e1b4      	b.n	80020f2 <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8001d88:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d8c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	3302      	adds	r3, #2
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	b21b      	sxth	r3, r3
 8001d98:	021b      	lsls	r3, r3, #8
 8001d9a:	b21a      	sxth	r2, r3
 8001d9c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001da0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	3303      	adds	r3, #3
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	b21b      	sxth	r3, r3
 8001dac:	4313      	orrs	r3, r2
 8001dae:	b21b      	sxth	r3, r3
 8001db0:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8001db4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001db8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	3304      	adds	r3, #4
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	b21b      	sxth	r3, r3
 8001dc4:	021b      	lsls	r3, r3, #8
 8001dc6:	b21a      	sxth	r2, r3
 8001dc8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001dcc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	3305      	adds	r3, #5
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	b21b      	sxth	r3, r3
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	b21b      	sxth	r3, r3
 8001ddc:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8001de0:	4b44      	ldr	r3, [pc, #272]	@ (8001ef4 <modbus_handle_frame+0x9e8>)
 8001de2:	881b      	ldrh	r3, [r3, #0]
 8001de4:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d308      	bcc.n	8001dfe <modbus_handle_frame+0x8f2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001dec:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001df0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001df4:	2202      	movs	r2, #2
 8001df6:	4618      	mov	r0, r3
 8001df8:	f000 f9ea 	bl	80021d0 <send_exception>
				return;
 8001dfc:	e179      	b.n	80020f2 <modbus_handle_frame+0xbe6>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8001dfe:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8001e02:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8001e06:	4611      	mov	r1, r2
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7fe fcad 	bl	8000768 <io_holding_reg_write>
			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8001e0e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001e12:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001e16:	2106      	movs	r1, #6
 8001e18:	6818      	ldr	r0, [r3, #0]
 8001e1a:	f000 f9af 	bl	800217c <send_response>
			break;
 8001e1e:	e168      	b.n	80020f2 <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8001e20:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001e24:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	3302      	adds	r3, #2
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	b21b      	sxth	r3, r3
 8001e30:	021b      	lsls	r3, r3, #8
 8001e32:	b21a      	sxth	r2, r3
 8001e34:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001e38:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	3303      	adds	r3, #3
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	b21b      	sxth	r3, r3
 8001e44:	4313      	orrs	r3, r2
 8001e46:	b21b      	sxth	r3, r3
 8001e48:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8001e4c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001e50:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	3304      	adds	r3, #4
 8001e58:	781b      	ldrb	r3, [r3, #0]
 8001e5a:	b21b      	sxth	r3, r3
 8001e5c:	021b      	lsls	r3, r3, #8
 8001e5e:	b21a      	sxth	r2, r3
 8001e60:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001e64:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	3305      	adds	r3, #5
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	b21b      	sxth	r3, r3
 8001e70:	4313      	orrs	r3, r2
 8001e72:	b21b      	sxth	r3, r3
 8001e74:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8001e78:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001e7c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	799b      	ldrb	r3, [r3, #6]
 8001e84:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8001e88:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8001e8c:	3307      	adds	r3, #7
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	da00      	bge.n	8001e94 <modbus_handle_frame+0x988>
 8001e92:	3307      	adds	r3, #7
 8001e94:	10db      	asrs	r3, r3, #3
 8001e96:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8001e9a:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8001e9e:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8001ea2:	4413      	add	r3, r2
 8001ea4:	4a12      	ldr	r2, [pc, #72]	@ (8001ef0 <modbus_handle_frame+0x9e4>)
 8001ea6:	8812      	ldrh	r2, [r2, #0]
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	dd08      	ble.n	8001ebe <modbus_handle_frame+0x9b2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001eac:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001eb0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001eb4:	2202      	movs	r2, #2
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f000 f98a 	bl	80021d0 <send_exception>
				return;
 8001ebc:	e119      	b.n	80020f2 <modbus_handle_frame+0xbe6>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8001ebe:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d008      	beq.n	8001ede <modbus_handle_frame+0x9d2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001ecc:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001ed0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001ed4:	2203      	movs	r2, #3
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f000 f97a 	bl	80021d0 <send_exception>
				return;
 8001edc:	e109      	b.n	80020f2 <modbus_handle_frame+0xbe6>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8001ede:	2307      	movs	r3, #7
 8001ee0:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8001eea:	e044      	b.n	8001f76 <modbus_handle_frame+0xa6a>
 8001eec:	20000d00 	.word	0x20000d00
 8001ef0:	20000228 	.word	0x20000228
 8001ef4:	20000268 	.word	0x20000268
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8001ef8:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8001efc:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8001f00:	4413      	add	r3, r2
 8001f02:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8001f06:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8001f0a:	08db      	lsrs	r3, r3, #3
 8001f0c:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8001f10:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8001f14:	f003 0307 	and.w	r3, r3, #7
 8001f18:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8001f1c:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8001f20:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8001f24:	4413      	add	r3, r2
 8001f26:	461a      	mov	r2, r3
 8001f28:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001f2c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4413      	add	r3, r2
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	461a      	mov	r2, r3
 8001f38:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8001f3c:	fa42 f303 	asr.w	r3, r2, r3
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8001f4a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	bf14      	ite	ne
 8001f52:	2301      	movne	r3, #1
 8001f54:	2300      	moveq	r3, #0
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8001f5c:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8001f60:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8001f64:	4611      	mov	r1, r2
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7fe fb94 	bl	8000694 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8001f6c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8001f70:	3301      	adds	r3, #1
 8001f72:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8001f76:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8001f7a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d3ba      	bcc.n	8001ef8 <modbus_handle_frame+0x9ec>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8001f82:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001f86:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001f8a:	2106      	movs	r1, #6
 8001f8c:	6818      	ldr	r0, [r3, #0]
 8001f8e:	f000 f8f5 	bl	800217c <send_response>
			break;
 8001f92:	e0ae      	b.n	80020f2 <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8001f94:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001f98:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	3302      	adds	r3, #2
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	b21b      	sxth	r3, r3
 8001fa4:	021b      	lsls	r3, r3, #8
 8001fa6:	b21a      	sxth	r2, r3
 8001fa8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001fac:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	3303      	adds	r3, #3
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	b21b      	sxth	r3, r3
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	b21b      	sxth	r3, r3
 8001fbc:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8001fc0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001fc4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	3304      	adds	r3, #4
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	b21b      	sxth	r3, r3
 8001fd0:	021b      	lsls	r3, r3, #8
 8001fd2:	b21a      	sxth	r2, r3
 8001fd4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001fd8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	3305      	adds	r3, #5
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	b21b      	sxth	r3, r3
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	b21b      	sxth	r3, r3
 8001fe8:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8001fec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001ff0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	799b      	ldrb	r3, [r3, #6]
 8001ff8:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8001ffc:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8002000:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8002004:	4413      	add	r3, r2
 8002006:	4a3d      	ldr	r2, [pc, #244]	@ (80020fc <modbus_handle_frame+0xbf0>)
 8002008:	8812      	ldrh	r2, [r2, #0]
 800200a:	4293      	cmp	r3, r2
 800200c:	dd08      	ble.n	8002020 <modbus_handle_frame+0xb14>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800200e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8002012:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002016:	2202      	movs	r2, #2
 8002018:	4618      	mov	r0, r3
 800201a:	f000 f8d9 	bl	80021d0 <send_exception>
				return;
 800201e:	e068      	b.n	80020f2 <modbus_handle_frame+0xbe6>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8002020:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8002024:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	429a      	cmp	r2, r3
 800202c:	d008      	beq.n	8002040 <modbus_handle_frame+0xb34>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800202e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8002032:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002036:	2203      	movs	r2, #3
 8002038:	4618      	mov	r0, r3
 800203a:	f000 f8c9 	bl	80021d0 <send_exception>
				return;
 800203e:	e058      	b.n	80020f2 <modbus_handle_frame+0xbe6>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8002040:	2307      	movs	r3, #7
 8002042:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8002046:	2300      	movs	r3, #0
 8002048:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800204c:	e034      	b.n	80020b8 <modbus_handle_frame+0xbac>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 800204e:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002052:	b29a      	uxth	r2, r3
 8002054:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8002058:	4413      	add	r3, r2
 800205a:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 800205e:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8002062:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8002066:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800206a:	6812      	ldr	r2, [r2, #0]
 800206c:	4413      	add	r3, r2
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	b21b      	sxth	r3, r3
 8002072:	021b      	lsls	r3, r3, #8
 8002074:	b21a      	sxth	r2, r3
 8002076:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 800207a:	3301      	adds	r3, #1
 800207c:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8002080:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8002084:	6809      	ldr	r1, [r1, #0]
 8002086:	440b      	add	r3, r1
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	b21b      	sxth	r3, r3
 800208c:	4313      	orrs	r3, r2
 800208e:	b21b      	sxth	r3, r3
 8002090:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8002094:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8002098:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 800209c:	4611      	mov	r1, r2
 800209e:	4618      	mov	r0, r3
 80020a0:	f7fe fb62 	bl	8000768 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 80020a4:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80020a8:	3302      	adds	r3, #2
 80020aa:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 80020ae:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80020b2:	3301      	adds	r3, #1
 80020b4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80020b8:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80020bc:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 80020c0:	429a      	cmp	r2, r3
 80020c2:	dbc4      	blt.n	800204e <modbus_handle_frame+0xb42>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80020c4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80020c8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80020cc:	2106      	movs	r1, #6
 80020ce:	6818      	ldr	r0, [r3, #0]
 80020d0:	f000 f854 	bl	800217c <send_response>
			break;
 80020d4:	e00d      	b.n	80020f2 <modbus_handle_frame+0xbe6>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 80020d6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80020da:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80020de:	2201      	movs	r2, #1
 80020e0:	4618      	mov	r0, r3
 80020e2:	f000 f875 	bl	80021d0 <send_exception>
			break;
 80020e6:	e004      	b.n	80020f2 <modbus_handle_frame+0xbe6>
	if (len < 6) return;
 80020e8:	bf00      	nop
 80020ea:	e002      	b.n	80020f2 <modbus_handle_frame+0xbe6>
	if (address != slave_address) return;
 80020ec:	bf00      	nop
 80020ee:	e000      	b.n	80020f2 <modbus_handle_frame+0xbe6>
		return;
 80020f0:	bf00      	nop
	}
}
 80020f2:	f507 77c2 	add.w	r7, r7, #388	@ 0x184
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd90      	pop	{r4, r7, pc}
 80020fa:	bf00      	nop
 80020fc:	20000268 	.word	0x20000268

08002100 <modbus_crc16>:
}*/


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8002100:	b480      	push	{r7}
 8002102:	b085      	sub	sp, #20
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	460b      	mov	r3, r1
 800210a:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 800210c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002110:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8002112:	2300      	movs	r3, #0
 8002114:	81bb      	strh	r3, [r7, #12]
 8002116:	e026      	b.n	8002166 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8002118:	89bb      	ldrh	r3, [r7, #12]
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	4413      	add	r3, r2
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	461a      	mov	r2, r3
 8002122:	89fb      	ldrh	r3, [r7, #14]
 8002124:	4053      	eors	r3, r2
 8002126:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8002128:	2300      	movs	r3, #0
 800212a:	72fb      	strb	r3, [r7, #11]
 800212c:	e015      	b.n	800215a <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 800212e:	89fb      	ldrh	r3, [r7, #14]
 8002130:	f003 0301 	and.w	r3, r3, #1
 8002134:	2b00      	cmp	r3, #0
 8002136:	d00a      	beq.n	800214e <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8002138:	89fb      	ldrh	r3, [r7, #14]
 800213a:	085b      	lsrs	r3, r3, #1
 800213c:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 800213e:	89fb      	ldrh	r3, [r7, #14]
 8002140:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8002144:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8002148:	43db      	mvns	r3, r3
 800214a:	81fb      	strh	r3, [r7, #14]
 800214c:	e002      	b.n	8002154 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 800214e:	89fb      	ldrh	r3, [r7, #14]
 8002150:	085b      	lsrs	r3, r3, #1
 8002152:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8002154:	7afb      	ldrb	r3, [r7, #11]
 8002156:	3301      	adds	r3, #1
 8002158:	72fb      	strb	r3, [r7, #11]
 800215a:	7afb      	ldrb	r3, [r7, #11]
 800215c:	2b07      	cmp	r3, #7
 800215e:	d9e6      	bls.n	800212e <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8002160:	89bb      	ldrh	r3, [r7, #12]
 8002162:	3301      	adds	r3, #1
 8002164:	81bb      	strh	r3, [r7, #12]
 8002166:	89ba      	ldrh	r2, [r7, #12]
 8002168:	887b      	ldrh	r3, [r7, #2]
 800216a:	429a      	cmp	r2, r3
 800216c:	d3d4      	bcc.n	8002118 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 800216e:	89fb      	ldrh	r3, [r7, #14]
}
 8002170:	4618      	mov	r0, r3
 8002172:	3714      	adds	r7, #20
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <send_response>:

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	460b      	mov	r3, r1
 8002186:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8002188:	887b      	ldrh	r3, [r7, #2]
 800218a:	4619      	mov	r1, r3
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f7ff ffb7 	bl	8002100 <modbus_crc16>
 8002192:	4603      	mov	r3, r0
 8002194:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8002196:	887b      	ldrh	r3, [r7, #2]
 8002198:	1c5a      	adds	r2, r3, #1
 800219a:	807a      	strh	r2, [r7, #2]
 800219c:	461a      	mov	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4413      	add	r3, r2
 80021a2:	89fa      	ldrh	r2, [r7, #14]
 80021a4:	b2d2      	uxtb	r2, r2
 80021a6:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 80021a8:	89fb      	ldrh	r3, [r7, #14]
 80021aa:	0a1b      	lsrs	r3, r3, #8
 80021ac:	b29a      	uxth	r2, r3
 80021ae:	887b      	ldrh	r3, [r7, #2]
 80021b0:	1c59      	adds	r1, r3, #1
 80021b2:	8079      	strh	r1, [r7, #2]
 80021b4:	4619      	mov	r1, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	440b      	add	r3, r1
 80021ba:	b2d2      	uxtb	r2, r2
 80021bc:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 80021be:	887b      	ldrh	r3, [r7, #2]
 80021c0:	4619      	mov	r1, r3
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f000 f876 	bl	80022b4 <RS485_Transmit>
}
 80021c8:	bf00      	nop
 80021ca:	3710      	adds	r7, #16
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	4603      	mov	r3, r0
 80021d8:	71fb      	strb	r3, [r7, #7]
 80021da:	460b      	mov	r3, r1
 80021dc:	71bb      	strb	r3, [r7, #6]
 80021de:	4613      	mov	r3, r2
 80021e0:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 80021e2:	79fb      	ldrb	r3, [r7, #7]
 80021e4:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 80021e6:	79bb      	ldrb	r3, [r7, #6]
 80021e8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 80021f0:	797b      	ldrb	r3, [r7, #5]
 80021f2:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 80021f4:	f107 0308 	add.w	r3, r7, #8
 80021f8:	2103      	movs	r1, #3
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7ff ff80 	bl	8002100 <modbus_crc16>
 8002200:	4603      	mov	r3, r0
 8002202:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8002204:	89fb      	ldrh	r3, [r7, #14]
 8002206:	b2db      	uxtb	r3, r3
 8002208:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 800220a:	89fb      	ldrh	r3, [r7, #14]
 800220c:	0a1b      	lsrs	r3, r3, #8
 800220e:	b29b      	uxth	r3, r3
 8002210:	b2db      	uxtb	r3, r3
 8002212:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8002214:	f107 0308 	add.w	r3, r7, #8
 8002218:	2105      	movs	r1, #5
 800221a:	4618      	mov	r0, r3
 800221c:	f000 f84a 	bl	80022b4 <RS485_Transmit>
}
 8002220:	bf00      	nop
 8002222:	3710      	adds	r7, #16
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}

08002228 <RS485_SetTransmitMode>:
static volatile uint16_t RS485_ReceivedLength = 0;

static volatile bool RS485_TxInProgress = false;


void RS485_SetTransmitMode(void) {
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 800222c:	4b04      	ldr	r3, [pc, #16]	@ (8002240 <RS485_SetTransmitMode+0x18>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a04      	ldr	r2, [pc, #16]	@ (8002244 <RS485_SetTransmitMode+0x1c>)
 8002232:	8811      	ldrh	r1, [r2, #0]
 8002234:	2201      	movs	r2, #1
 8002236:	4618      	mov	r0, r3
 8002238:	f002 fcc0 	bl	8004bbc <HAL_GPIO_WritePin>
}
 800223c:	bf00      	nop
 800223e:	bd80      	pop	{r7, pc}
 8002240:	20000e04 	.word	0x20000e04
 8002244:	20000e08 	.word	0x20000e08

08002248 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 800224c:	4b04      	ldr	r3, [pc, #16]	@ (8002260 <RS485_SetReceiveMode+0x18>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a04      	ldr	r2, [pc, #16]	@ (8002264 <RS485_SetReceiveMode+0x1c>)
 8002252:	8811      	ldrh	r1, [r2, #0]
 8002254:	2200      	movs	r2, #0
 8002256:	4618      	mov	r0, r3
 8002258:	f002 fcb0 	bl	8004bbc <HAL_GPIO_WritePin>
}
 800225c:	bf00      	nop
 800225e:	bd80      	pop	{r7, pc}
 8002260:	20000e04 	.word	0x20000e04
 8002264:	20000e08 	.word	0x20000e08

08002268 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	460b      	mov	r3, r1
 8002272:	807b      	strh	r3, [r7, #2]
	RS485_TxInProgress = false;
 8002274:	4b0a      	ldr	r3, [pc, #40]	@ (80022a0 <RS485_Setup+0x38>)
 8002276:	2200      	movs	r2, #0
 8002278:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 800227a:	4a0a      	ldr	r2, [pc, #40]	@ (80022a4 <RS485_Setup+0x3c>)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8002280:	4a09      	ldr	r2, [pc, #36]	@ (80022a8 <RS485_Setup+0x40>)
 8002282:	887b      	ldrh	r3, [r7, #2]
 8002284:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8002286:	f7ff ffdf 	bl	8002248 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800228a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800228e:	4907      	ldr	r1, [pc, #28]	@ (80022ac <RS485_Setup+0x44>)
 8002290:	4807      	ldr	r0, [pc, #28]	@ (80022b0 <RS485_Setup+0x48>)
 8002292:	f007 fc60 	bl	8009b56 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8002296:	bf00      	nop
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	20000f0e 	.word	0x20000f0e
 80022a4:	20000e04 	.word	0x20000e04
 80022a8:	20000e08 	.word	0x20000e08
 80022ac:	20000e0c 	.word	0x20000e0c
 80022b0:	20000ba8 	.word	0x20000ba8

080022b4 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	460b      	mov	r3, r1
 80022be:	807b      	strh	r3, [r7, #2]
    if (RS485_TxInProgress) {
 80022c0:	4b22      	ldr	r3, [pc, #136]	@ (800234c <RS485_Transmit+0x98>)
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d13b      	bne.n	8002342 <RS485_Transmit+0x8e>
    	// TODO: Implement queue of transmits
    	return;
    }

    if (huart1.gState != HAL_UART_STATE_READY || huart1.ErrorCode != HAL_UART_ERROR_NONE) {
 80022ca:	4b21      	ldr	r3, [pc, #132]	@ (8002350 <RS485_Transmit+0x9c>)
 80022cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022d0:	2b20      	cmp	r3, #32
 80022d2:	d104      	bne.n	80022de <RS485_Transmit+0x2a>
 80022d4:	4b1e      	ldr	r3, [pc, #120]	@ (8002350 <RS485_Transmit+0x9c>)
 80022d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d005      	beq.n	80022ea <RS485_Transmit+0x36>
    	// Reset UART
		HAL_UART_Abort(&huart1);
 80022de:	481c      	ldr	r0, [pc, #112]	@ (8002350 <RS485_Transmit+0x9c>)
 80022e0:	f005 ff8e 	bl	8008200 <HAL_UART_Abort>
		HAL_UART_Init(&huart1);
 80022e4:	481a      	ldr	r0, [pc, #104]	@ (8002350 <RS485_Transmit+0x9c>)
 80022e6:	f005 feba 	bl	800805e <HAL_UART_Init>
	}

    RS485_TxInProgress = true;
 80022ea:	4b18      	ldr	r3, [pc, #96]	@ (800234c <RS485_Transmit+0x98>)
 80022ec:	2201      	movs	r2, #1
 80022ee:	701a      	strb	r2, [r3, #0]
	RS485_SetTransmitMode();
 80022f0:	f7ff ff9a 	bl	8002228 <RS485_SetTransmitMode>

	// Enable TC interrupt
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 80022f4:	4b16      	ldr	r3, [pc, #88]	@ (8002350 <RS485_Transmit+0x9c>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	4b15      	ldr	r3, [pc, #84]	@ (8002350 <RS485_Transmit+0x9c>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002302:	601a      	str	r2, [r3, #0]

	// Transmit and store the status of it
	HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, data, len);
 8002304:	887b      	ldrh	r3, [r7, #2]
 8002306:	461a      	mov	r2, r3
 8002308:	6879      	ldr	r1, [r7, #4]
 800230a:	4811      	ldr	r0, [pc, #68]	@ (8002350 <RS485_Transmit+0x9c>)
 800230c:	f005 fef8 	bl	8008100 <HAL_UART_Transmit_DMA>
 8002310:	4603      	mov	r3, r0
 8002312:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_OK) {
 8002314:	7bfb      	ldrb	r3, [r7, #15]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d014      	beq.n	8002344 <RS485_Transmit+0x90>
		// UART TX DMA Error - switch back to receiving
		RS485_SetReceiveMode();
 800231a:	f7ff ff95 	bl	8002248 <RS485_SetReceiveMode>
		RS485_TxInProgress = false;
 800231e:	4b0b      	ldr	r3, [pc, #44]	@ (800234c <RS485_Transmit+0x98>)
 8002320:	2200      	movs	r2, #0
 8002322:	701a      	strb	r2, [r3, #0]
		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8002324:	4b0a      	ldr	r3, [pc, #40]	@ (8002350 <RS485_Transmit+0x9c>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	4b09      	ldr	r3, [pc, #36]	@ (8002350 <RS485_Transmit+0x9c>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002332:	601a      	str	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8002334:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002338:	4906      	ldr	r1, [pc, #24]	@ (8002354 <RS485_Transmit+0xa0>)
 800233a:	4805      	ldr	r0, [pc, #20]	@ (8002350 <RS485_Transmit+0x9c>)
 800233c:	f007 fc0b 	bl	8009b56 <HAL_UARTEx_ReceiveToIdle_DMA>
 8002340:	e000      	b.n	8002344 <RS485_Transmit+0x90>
    	return;
 8002342:	bf00      	nop
	}
}
 8002344:	3710      	adds	r7, #16
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	20000f0e 	.word	0x20000f0e
 8002350:	20000ba8 	.word	0x20000ba8
 8002354:	20000e0c 	.word	0x20000e0c

08002358 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8002358:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800235c:	b085      	sub	sp, #20
 800235e:	af00      	add	r7, sp, #0
 8002360:	6078      	str	r0, [r7, #4]
 8002362:	460b      	mov	r3, r1
 8002364:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART1) {
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a23      	ldr	r2, [pc, #140]	@ (80023f8 <HAL_UARTEx_RxEventCallback+0xa0>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d13d      	bne.n	80023ec <HAL_UARTEx_RxEventCallback+0x94>
 8002370:	466b      	mov	r3, sp
 8002372:	461e      	mov	r6, r3
		RS485_ReceivedLength = size;
 8002374:	4a21      	ldr	r2, [pc, #132]	@ (80023fc <HAL_UARTEx_RxEventCallback+0xa4>)
 8002376:	887b      	ldrh	r3, [r7, #2]
 8002378:	8013      	strh	r3, [r2, #0]
			RS485_DMA_BUFFER[RS485_ReceivedLength] = '\0';
			usb_serial_println((char*)RS485_DMA_BUFFER);
		}*/

		// Copy the received data into a new buffer for safe processing
		uint8_t frame[size];
 800237a:	8879      	ldrh	r1, [r7, #2]
 800237c:	460b      	mov	r3, r1
 800237e:	3b01      	subs	r3, #1
 8002380:	60fb      	str	r3, [r7, #12]
 8002382:	b28b      	uxth	r3, r1
 8002384:	2200      	movs	r2, #0
 8002386:	4698      	mov	r8, r3
 8002388:	4691      	mov	r9, r2
 800238a:	f04f 0200 	mov.w	r2, #0
 800238e:	f04f 0300 	mov.w	r3, #0
 8002392:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002396:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800239a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800239e:	b28b      	uxth	r3, r1
 80023a0:	2200      	movs	r2, #0
 80023a2:	461c      	mov	r4, r3
 80023a4:	4615      	mov	r5, r2
 80023a6:	f04f 0200 	mov.w	r2, #0
 80023aa:	f04f 0300 	mov.w	r3, #0
 80023ae:	00eb      	lsls	r3, r5, #3
 80023b0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80023b4:	00e2      	lsls	r2, r4, #3
 80023b6:	460b      	mov	r3, r1
 80023b8:	3307      	adds	r3, #7
 80023ba:	08db      	lsrs	r3, r3, #3
 80023bc:	00db      	lsls	r3, r3, #3
 80023be:	ebad 0d03 	sub.w	sp, sp, r3
 80023c2:	466b      	mov	r3, sp
 80023c4:	3300      	adds	r3, #0
 80023c6:	60bb      	str	r3, [r7, #8]
		memcpy(frame, RS485_DMA_BUFFER, size);
 80023c8:	887b      	ldrh	r3, [r7, #2]
 80023ca:	461a      	mov	r2, r3
 80023cc:	490c      	ldr	r1, [pc, #48]	@ (8002400 <HAL_UARTEx_RxEventCallback+0xa8>)
 80023ce:	68b8      	ldr	r0, [r7, #8]
 80023d0:	f00b fd9a 	bl	800df08 <memcpy>

		// Handle the frame with modbus
		modbus_handle_frame(frame, size);
 80023d4:	887b      	ldrh	r3, [r7, #2]
 80023d6:	4619      	mov	r1, r3
 80023d8:	68b8      	ldr	r0, [r7, #8]
 80023da:	f7ff f897 	bl	800150c <modbus_handle_frame>

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80023de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023e2:	4907      	ldr	r1, [pc, #28]	@ (8002400 <HAL_UARTEx_RxEventCallback+0xa8>)
 80023e4:	4807      	ldr	r0, [pc, #28]	@ (8002404 <HAL_UARTEx_RxEventCallback+0xac>)
 80023e6:	f007 fbb6 	bl	8009b56 <HAL_UARTEx_ReceiveToIdle_DMA>
 80023ea:	46b5      	mov	sp, r6
	}
}
 80023ec:	bf00      	nop
 80023ee:	3714      	adds	r7, #20
 80023f0:	46bd      	mov	sp, r7
 80023f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80023f6:	bf00      	nop
 80023f8:	40013800 	.word	0x40013800
 80023fc:	20000f0c 	.word	0x20000f0c
 8002400:	20000e0c 	.word	0x20000e0c
 8002404:	20000ba8 	.word	0x20000ba8

08002408 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
    		// Restart DMA receive
    		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
    	}*/
    	// DMA Completion (data transferred to UART TDR) does nothing here
    //}
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8002420:	f7ff ff12 	bl	8002248 <RS485_SetReceiveMode>
	RS485_TxInProgress = false;
 8002424:	4b05      	ldr	r3, [pc, #20]	@ (800243c <RS485_TCCallback+0x20>)
 8002426:	2200      	movs	r2, #0
 8002428:	701a      	strb	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800242a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800242e:	4904      	ldr	r1, [pc, #16]	@ (8002440 <RS485_TCCallback+0x24>)
 8002430:	4804      	ldr	r0, [pc, #16]	@ (8002444 <RS485_TCCallback+0x28>)
 8002432:	f007 fb90 	bl	8009b56 <HAL_UARTEx_ReceiveToIdle_DMA>
        RS485_TCCallback();
    }

    // REMEMBER TO INCLUDE RS485.h: #include "rs485/rs485.h"
    */
}
 8002436:	bf00      	nop
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	20000f0e 	.word	0x20000f0e
 8002440:	20000e0c 	.word	0x20000e0c
 8002444:	20000ba8 	.word	0x20000ba8

08002448 <DS3231_ReadTemp>:

	return HAL_OK;
}

uint16_t DS3231_ReadTemp(void* context)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b088      	sub	sp, #32
 800244c:	af04      	add	r7, sp, #16
 800244e:	6078      	str	r0, [r7, #4]
	if (context == NULL) return 0xFFFF; // error fallback
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d102      	bne.n	800245c <DS3231_ReadTemp+0x14>
 8002456:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800245a:	e020      	b.n	800249e <DS3231_ReadTemp+0x56>
	I2C_HandleTypeDef* hi2c = (I2C_HandleTypeDef*)context;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	60fb      	str	r3, [r7, #12]

	uint8_t temp_reg[2];
	if (HAL_I2C_Mem_Read(hi2c, 0x68 << 1, 0x11, I2C_MEMADD_SIZE_8BIT, temp_reg, 2, HAL_MAX_DELAY) != HAL_OK) {
 8002460:	f04f 33ff 	mov.w	r3, #4294967295
 8002464:	9302      	str	r3, [sp, #8]
 8002466:	2302      	movs	r3, #2
 8002468:	9301      	str	r3, [sp, #4]
 800246a:	f107 0308 	add.w	r3, r7, #8
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	2301      	movs	r3, #1
 8002472:	2211      	movs	r2, #17
 8002474:	21d0      	movs	r1, #208	@ 0xd0
 8002476:	68f8      	ldr	r0, [r7, #12]
 8002478:	f002 fc54 	bl	8004d24 <HAL_I2C_Mem_Read>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d002      	beq.n	8002488 <DS3231_ReadTemp+0x40>
	        return 0xFFFF; // error fallback
 8002482:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002486:	e00a      	b.n	800249e <DS3231_ReadTemp+0x56>
	};

	int8_t temperature_signed = (int8_t)temp_reg[0]; // MSB is signed
 8002488:	7a3b      	ldrb	r3, [r7, #8]
 800248a:	72fb      	strb	r3, [r7, #11]
	if (temperature_signed < 0) {
 800248c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002490:	2b00      	cmp	r3, #0
 8002492:	da01      	bge.n	8002498 <DS3231_ReadTemp+0x50>
		return 0; // Clamp to 0 if negative
 8002494:	2300      	movs	r3, #0
 8002496:	e002      	b.n	800249e <DS3231_ReadTemp+0x56>
	}

	return (uint16_t)temperature_signed;
 8002498:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800249c:	b29b      	uxth	r3, r3
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3710      	adds	r7, #16
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
	...

080024a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80024a8:	480d      	ldr	r0, [pc, #52]	@ (80024e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80024aa:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80024ac:	f7ff f80c 	bl	80014c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024b0:	480c      	ldr	r0, [pc, #48]	@ (80024e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80024b2:	490d      	ldr	r1, [pc, #52]	@ (80024e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80024b4:	4a0d      	ldr	r2, [pc, #52]	@ (80024ec <LoopForever+0xe>)
  movs r3, #0
 80024b6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80024b8:	e002      	b.n	80024c0 <LoopCopyDataInit>

080024ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024be:	3304      	adds	r3, #4

080024c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024c4:	d3f9      	bcc.n	80024ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024c6:	4a0a      	ldr	r2, [pc, #40]	@ (80024f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80024c8:	4c0a      	ldr	r4, [pc, #40]	@ (80024f4 <LoopForever+0x16>)
  movs r3, #0
 80024ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024cc:	e001      	b.n	80024d2 <LoopFillZerobss>

080024ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024d0:	3204      	adds	r2, #4

080024d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024d4:	d3fb      	bcc.n	80024ce <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80024d6:	f00b fcf1 	bl	800debc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024da:	f7fe fa11 	bl	8000900 <main>

080024de <LoopForever>:

LoopForever:
    b LoopForever
 80024de:	e7fe      	b.n	80024de <LoopForever>
  ldr   r0, =_estack
 80024e0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80024e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024e8:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80024ec:	0800e890 	.word	0x0800e890
  ldr r2, =_sbss
 80024f0:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 80024f4:	2000223c 	.word	0x2000223c

080024f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024f8:	e7fe      	b.n	80024f8 <ADC1_2_IRQHandler>

080024fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024fa:	b580      	push	{r7, lr}
 80024fc:	b082      	sub	sp, #8
 80024fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002500:	2300      	movs	r3, #0
 8002502:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002504:	2003      	movs	r0, #3
 8002506:	f001 fbcb 	bl	8003ca0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800250a:	200f      	movs	r0, #15
 800250c:	f000 f80e 	bl	800252c <HAL_InitTick>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d002      	beq.n	800251c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	71fb      	strb	r3, [r7, #7]
 800251a:	e001      	b.n	8002520 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800251c:	f7fe fcd0 	bl	8000ec0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002520:	79fb      	ldrb	r3, [r7, #7]

}
 8002522:	4618      	mov	r0, r3
 8002524:	3708      	adds	r7, #8
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
	...

0800252c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002534:	2300      	movs	r3, #0
 8002536:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002538:	4b16      	ldr	r3, [pc, #88]	@ (8002594 <HAL_InitTick+0x68>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d022      	beq.n	8002586 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002540:	4b15      	ldr	r3, [pc, #84]	@ (8002598 <HAL_InitTick+0x6c>)
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	4b13      	ldr	r3, [pc, #76]	@ (8002594 <HAL_InitTick+0x68>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800254c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002550:	fbb2 f3f3 	udiv	r3, r2, r3
 8002554:	4618      	mov	r0, r3
 8002556:	f001 fbd6 	bl	8003d06 <HAL_SYSTICK_Config>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d10f      	bne.n	8002580 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b0f      	cmp	r3, #15
 8002564:	d809      	bhi.n	800257a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002566:	2200      	movs	r2, #0
 8002568:	6879      	ldr	r1, [r7, #4]
 800256a:	f04f 30ff 	mov.w	r0, #4294967295
 800256e:	f001 fba2 	bl	8003cb6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002572:	4a0a      	ldr	r2, [pc, #40]	@ (800259c <HAL_InitTick+0x70>)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6013      	str	r3, [r2, #0]
 8002578:	e007      	b.n	800258a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	73fb      	strb	r3, [r7, #15]
 800257e:	e004      	b.n	800258a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	73fb      	strb	r3, [r7, #15]
 8002584:	e001      	b.n	800258a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800258a:	7bfb      	ldrb	r3, [r7, #15]
}
 800258c:	4618      	mov	r0, r3
 800258e:	3710      	adds	r7, #16
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	20000008 	.word	0x20000008
 8002598:	20000000 	.word	0x20000000
 800259c:	20000004 	.word	0x20000004

080025a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025a4:	4b05      	ldr	r3, [pc, #20]	@ (80025bc <HAL_IncTick+0x1c>)
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	4b05      	ldr	r3, [pc, #20]	@ (80025c0 <HAL_IncTick+0x20>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4413      	add	r3, r2
 80025ae:	4a03      	ldr	r2, [pc, #12]	@ (80025bc <HAL_IncTick+0x1c>)
 80025b0:	6013      	str	r3, [r2, #0]
}
 80025b2:	bf00      	nop
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr
 80025bc:	20000f10 	.word	0x20000f10
 80025c0:	20000008 	.word	0x20000008

080025c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  return uwTick;
 80025c8:	4b03      	ldr	r3, [pc, #12]	@ (80025d8 <HAL_GetTick+0x14>)
 80025ca:	681b      	ldr	r3, [r3, #0]
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	20000f10 	.word	0x20000f10

080025dc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	431a      	orrs	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	609a      	str	r2, [r3, #8]
}
 80025f6:	bf00      	nop
 80025f8:	370c      	adds	r7, #12
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr

08002602 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002602:	b480      	push	{r7}
 8002604:	b083      	sub	sp, #12
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
 800260a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	431a      	orrs	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	609a      	str	r2, [r3, #8]
}
 800261c:	bf00      	nop
 800261e:	370c      	adds	r7, #12
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002638:	4618      	mov	r0, r3
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002644:	b480      	push	{r7}
 8002646:	b087      	sub	sp, #28
 8002648:	af00      	add	r7, sp, #0
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	607a      	str	r2, [r7, #4]
 8002650:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	3360      	adds	r3, #96	@ 0x60
 8002656:	461a      	mov	r2, r3
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	4413      	add	r3, r2
 800265e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	4b08      	ldr	r3, [pc, #32]	@ (8002688 <LL_ADC_SetOffset+0x44>)
 8002666:	4013      	ands	r3, r2
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800266e:	683a      	ldr	r2, [r7, #0]
 8002670:	430a      	orrs	r2, r1
 8002672:	4313      	orrs	r3, r2
 8002674:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800267c:	bf00      	nop
 800267e:	371c      	adds	r7, #28
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr
 8002688:	03fff000 	.word	0x03fff000

0800268c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	3360      	adds	r3, #96	@ 0x60
 800269a:	461a      	mov	r2, r3
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	4413      	add	r3, r2
 80026a2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3714      	adds	r7, #20
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b087      	sub	sp, #28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	3360      	adds	r3, #96	@ 0x60
 80026c8:	461a      	mov	r2, r3
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	4413      	add	r3, r2
 80026d0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	431a      	orrs	r2, r3
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80026e2:	bf00      	nop
 80026e4:	371c      	adds	r7, #28
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80026ee:	b480      	push	{r7}
 80026f0:	b087      	sub	sp, #28
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	60f8      	str	r0, [r7, #12]
 80026f6:	60b9      	str	r1, [r7, #8]
 80026f8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	3360      	adds	r3, #96	@ 0x60
 80026fe:	461a      	mov	r2, r3
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	4413      	add	r3, r2
 8002706:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	431a      	orrs	r2, r3
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002718:	bf00      	nop
 800271a:	371c      	adds	r7, #28
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr

08002724 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002724:	b480      	push	{r7}
 8002726:	b087      	sub	sp, #28
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	3360      	adds	r3, #96	@ 0x60
 8002734:	461a      	mov	r2, r3
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	4413      	add	r3, r2
 800273c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	431a      	orrs	r2, r3
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800274e:	bf00      	nop
 8002750:	371c      	adds	r7, #28
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800275a:	b480      	push	{r7}
 800275c:	b083      	sub	sp, #12
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
 8002762:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	695b      	ldr	r3, [r3, #20]
 8002768:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	431a      	orrs	r2, r3
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	615a      	str	r2, [r3, #20]
}
 8002774:	bf00      	nop
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr

08002780 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002790:	2b00      	cmp	r3, #0
 8002792:	d101      	bne.n	8002798 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002794:	2301      	movs	r3, #1
 8002796:	e000      	b.n	800279a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	370c      	adds	r7, #12
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr

080027a6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b087      	sub	sp, #28
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	60f8      	str	r0, [r7, #12]
 80027ae:	60b9      	str	r1, [r7, #8]
 80027b0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	3330      	adds	r3, #48	@ 0x30
 80027b6:	461a      	mov	r2, r3
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	0a1b      	lsrs	r3, r3, #8
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	f003 030c 	and.w	r3, r3, #12
 80027c2:	4413      	add	r3, r2
 80027c4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	f003 031f 	and.w	r3, r3, #31
 80027d0:	211f      	movs	r1, #31
 80027d2:	fa01 f303 	lsl.w	r3, r1, r3
 80027d6:	43db      	mvns	r3, r3
 80027d8:	401a      	ands	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	0e9b      	lsrs	r3, r3, #26
 80027de:	f003 011f 	and.w	r1, r3, #31
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	f003 031f 	and.w	r3, r3, #31
 80027e8:	fa01 f303 	lsl.w	r3, r1, r3
 80027ec:	431a      	orrs	r2, r3
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80027f2:	bf00      	nop
 80027f4:	371c      	adds	r7, #28
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr

080027fe <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80027fe:	b480      	push	{r7}
 8002800:	b087      	sub	sp, #28
 8002802:	af00      	add	r7, sp, #0
 8002804:	60f8      	str	r0, [r7, #12]
 8002806:	60b9      	str	r1, [r7, #8]
 8002808:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	3314      	adds	r3, #20
 800280e:	461a      	mov	r2, r3
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	0e5b      	lsrs	r3, r3, #25
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	f003 0304 	and.w	r3, r3, #4
 800281a:	4413      	add	r3, r2
 800281c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	0d1b      	lsrs	r3, r3, #20
 8002826:	f003 031f 	and.w	r3, r3, #31
 800282a:	2107      	movs	r1, #7
 800282c:	fa01 f303 	lsl.w	r3, r1, r3
 8002830:	43db      	mvns	r3, r3
 8002832:	401a      	ands	r2, r3
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	0d1b      	lsrs	r3, r3, #20
 8002838:	f003 031f 	and.w	r3, r3, #31
 800283c:	6879      	ldr	r1, [r7, #4]
 800283e:	fa01 f303 	lsl.w	r3, r1, r3
 8002842:	431a      	orrs	r2, r3
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002848:	bf00      	nop
 800284a:	371c      	adds	r7, #28
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002854:	b480      	push	{r7}
 8002856:	b085      	sub	sp, #20
 8002858:	af00      	add	r7, sp, #0
 800285a:	60f8      	str	r0, [r7, #12]
 800285c:	60b9      	str	r1, [r7, #8]
 800285e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800286c:	43db      	mvns	r3, r3
 800286e:	401a      	ands	r2, r3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	f003 0318 	and.w	r3, r3, #24
 8002876:	4908      	ldr	r1, [pc, #32]	@ (8002898 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002878:	40d9      	lsrs	r1, r3
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	400b      	ands	r3, r1
 800287e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002882:	431a      	orrs	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800288a:	bf00      	nop
 800288c:	3714      	adds	r7, #20
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	0007ffff 	.word	0x0007ffff

0800289c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f003 031f 	and.w	r3, r3, #31
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	370c      	adds	r7, #12
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80028e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028e8:	687a      	ldr	r2, [r7, #4]
 80028ea:	6093      	str	r3, [r2, #8]
}
 80028ec:	bf00      	nop
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002908:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800290c:	d101      	bne.n	8002912 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800290e:	2301      	movs	r3, #1
 8002910:	e000      	b.n	8002914 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002930:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002934:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800293c:	bf00      	nop
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002958:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800295c:	d101      	bne.n	8002962 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800295e:	2301      	movs	r3, #1
 8002960:	e000      	b.n	8002964 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002962:	2300      	movs	r3, #0
}
 8002964:	4618      	mov	r0, r3
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr

08002970 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002980:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002984:	f043 0201 	orr.w	r2, r3, #1
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800298c:	bf00      	nop
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr

08002998 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f003 0301 	and.w	r3, r3, #1
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d101      	bne.n	80029b0 <LL_ADC_IsEnabled+0x18>
 80029ac:	2301      	movs	r3, #1
 80029ae:	e000      	b.n	80029b2 <LL_ADC_IsEnabled+0x1a>
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr

080029be <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80029be:	b480      	push	{r7}
 80029c0:	b083      	sub	sp, #12
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029ce:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029d2:	f043 0204 	orr.w	r2, r3, #4
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr

080029e6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80029e6:	b480      	push	{r7}
 80029e8:	b083      	sub	sp, #12
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	f003 0304 	and.w	r3, r3, #4
 80029f6:	2b04      	cmp	r3, #4
 80029f8:	d101      	bne.n	80029fe <LL_ADC_REG_IsConversionOngoing+0x18>
 80029fa:	2301      	movs	r3, #1
 80029fc:	e000      	b.n	8002a00 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	370c      	adds	r7, #12
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f003 0308 	and.w	r3, r3, #8
 8002a1c:	2b08      	cmp	r3, #8
 8002a1e:	d101      	bne.n	8002a24 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002a20:	2301      	movs	r3, #1
 8002a22:	e000      	b.n	8002a26 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	370c      	adds	r7, #12
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
	...

08002a34 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a34:	b590      	push	{r4, r7, lr}
 8002a36:	b089      	sub	sp, #36	@ 0x24
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002a40:	2300      	movs	r3, #0
 8002a42:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d101      	bne.n	8002a4e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e167      	b.n	8002d1e <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	695b      	ldr	r3, [r3, #20]
 8002a52:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d109      	bne.n	8002a70 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f7fe fa53 	bl	8000f08 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff ff3f 	bl	80028f8 <LL_ADC_IsDeepPowerDownEnabled>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d004      	beq.n	8002a8a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff ff25 	bl	80028d4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff ff5a 	bl	8002948 <LL_ADC_IsInternalRegulatorEnabled>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d115      	bne.n	8002ac6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f7ff ff3e 	bl	8002920 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002aa4:	4ba0      	ldr	r3, [pc, #640]	@ (8002d28 <HAL_ADC_Init+0x2f4>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	099b      	lsrs	r3, r3, #6
 8002aaa:	4aa0      	ldr	r2, [pc, #640]	@ (8002d2c <HAL_ADC_Init+0x2f8>)
 8002aac:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab0:	099b      	lsrs	r3, r3, #6
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	005b      	lsls	r3, r3, #1
 8002ab6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002ab8:	e002      	b.n	8002ac0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	3b01      	subs	r3, #1
 8002abe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1f9      	bne.n	8002aba <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7ff ff3c 	bl	8002948 <LL_ADC_IsInternalRegulatorEnabled>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d10d      	bne.n	8002af2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ada:	f043 0210 	orr.w	r2, r3, #16
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ae6:	f043 0201 	orr.w	r2, r3, #1
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7ff ff75 	bl	80029e6 <LL_ADC_REG_IsConversionOngoing>
 8002afc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b02:	f003 0310 	and.w	r3, r3, #16
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f040 8100 	bne.w	8002d0c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f040 80fc 	bne.w	8002d0c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b18:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002b1c:	f043 0202 	orr.w	r2, r3, #2
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7ff ff35 	bl	8002998 <LL_ADC_IsEnabled>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d111      	bne.n	8002b58 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b34:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002b38:	f7ff ff2e 	bl	8002998 <LL_ADC_IsEnabled>
 8002b3c:	4604      	mov	r4, r0
 8002b3e:	487c      	ldr	r0, [pc, #496]	@ (8002d30 <HAL_ADC_Init+0x2fc>)
 8002b40:	f7ff ff2a 	bl	8002998 <LL_ADC_IsEnabled>
 8002b44:	4603      	mov	r3, r0
 8002b46:	4323      	orrs	r3, r4
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d105      	bne.n	8002b58 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	4619      	mov	r1, r3
 8002b52:	4878      	ldr	r0, [pc, #480]	@ (8002d34 <HAL_ADC_Init+0x300>)
 8002b54:	f7ff fd42 	bl	80025dc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	7f5b      	ldrb	r3, [r3, #29]
 8002b5c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b62:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002b68:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002b6e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b76:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d106      	bne.n	8002b94 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b8a:	3b01      	subs	r3, #1
 8002b8c:	045b      	lsls	r3, r3, #17
 8002b8e:	69ba      	ldr	r2, [r7, #24]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d009      	beq.n	8002bb0 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ba8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002baa:	69ba      	ldr	r2, [r7, #24]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	68da      	ldr	r2, [r3, #12]
 8002bb6:	4b60      	ldr	r3, [pc, #384]	@ (8002d38 <HAL_ADC_Init+0x304>)
 8002bb8:	4013      	ands	r3, r2
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	6812      	ldr	r2, [r2, #0]
 8002bbe:	69b9      	ldr	r1, [r7, #24]
 8002bc0:	430b      	orrs	r3, r1
 8002bc2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	691b      	ldr	r3, [r3, #16]
 8002bca:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4618      	mov	r0, r3
 8002be0:	f7ff ff14 	bl	8002a0c <LL_ADC_INJ_IsConversionOngoing>
 8002be4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d16d      	bne.n	8002cc8 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d16a      	bne.n	8002cc8 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bf6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002bfe:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002c00:	4313      	orrs	r3, r2
 8002c02:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002c0e:	f023 0302 	bic.w	r3, r3, #2
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	6812      	ldr	r2, [r2, #0]
 8002c16:	69b9      	ldr	r1, [r7, #24]
 8002c18:	430b      	orrs	r3, r1
 8002c1a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	691b      	ldr	r3, [r3, #16]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d017      	beq.n	8002c54 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	691a      	ldr	r2, [r3, #16]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002c32:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002c3c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002c40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c44:	687a      	ldr	r2, [r7, #4]
 8002c46:	6911      	ldr	r1, [r2, #16]
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	6812      	ldr	r2, [r2, #0]
 8002c4c:	430b      	orrs	r3, r1
 8002c4e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002c52:	e013      	b.n	8002c7c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	691a      	ldr	r2, [r3, #16]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002c62:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	6812      	ldr	r2, [r2, #0]
 8002c70:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002c74:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c78:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d118      	bne.n	8002cb8 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	691b      	ldr	r3, [r3, #16]
 8002c8c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002c90:	f023 0304 	bic.w	r3, r3, #4
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002c9c:	4311      	orrs	r1, r2
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002ca2:	4311      	orrs	r1, r2
 8002ca4:	687a      	ldr	r2, [r7, #4]
 8002ca6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	431a      	orrs	r2, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f042 0201 	orr.w	r2, r2, #1
 8002cb4:	611a      	str	r2, [r3, #16]
 8002cb6:	e007      	b.n	8002cc8 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	691a      	ldr	r2, [r3, #16]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f022 0201 	bic.w	r2, r2, #1
 8002cc6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	695b      	ldr	r3, [r3, #20]
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d10c      	bne.n	8002cea <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd6:	f023 010f 	bic.w	r1, r3, #15
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6a1b      	ldr	r3, [r3, #32]
 8002cde:	1e5a      	subs	r2, r3, #1
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	430a      	orrs	r2, r1
 8002ce6:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ce8:	e007      	b.n	8002cfa <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f022 020f 	bic.w	r2, r2, #15
 8002cf8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cfe:	f023 0303 	bic.w	r3, r3, #3
 8002d02:	f043 0201 	orr.w	r2, r3, #1
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d0a:	e007      	b.n	8002d1c <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d10:	f043 0210 	orr.w	r2, r3, #16
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d1c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3724      	adds	r7, #36	@ 0x24
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd90      	pop	{r4, r7, pc}
 8002d26:	bf00      	nop
 8002d28:	20000000 	.word	0x20000000
 8002d2c:	053e2d63 	.word	0x053e2d63
 8002d30:	50000100 	.word	0x50000100
 8002d34:	50000300 	.word	0x50000300
 8002d38:	fff04007 	.word	0xfff04007

08002d3c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b086      	sub	sp, #24
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d44:	4859      	ldr	r0, [pc, #356]	@ (8002eac <HAL_ADC_Start+0x170>)
 8002d46:	f7ff fda9 	bl	800289c <LL_ADC_GetMultimode>
 8002d4a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4618      	mov	r0, r3
 8002d52:	f7ff fe48 	bl	80029e6 <LL_ADC_REG_IsConversionOngoing>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	f040 809f 	bne.w	8002e9c <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d101      	bne.n	8002d6c <HAL_ADC_Start+0x30>
 8002d68:	2302      	movs	r3, #2
 8002d6a:	e09a      	b.n	8002ea2 <HAL_ADC_Start+0x166>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f000 fd73 	bl	8003860 <ADC_Enable>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002d7e:	7dfb      	ldrb	r3, [r7, #23]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	f040 8086 	bne.w	8002e92 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d8a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002d8e:	f023 0301 	bic.w	r3, r3, #1
 8002d92:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a44      	ldr	r2, [pc, #272]	@ (8002eb0 <HAL_ADC_Start+0x174>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d002      	beq.n	8002daa <HAL_ADC_Start+0x6e>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	e001      	b.n	8002dae <HAL_ADC_Start+0x72>
 8002daa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	6812      	ldr	r2, [r2, #0]
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d002      	beq.n	8002dbc <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d105      	bne.n	8002dc8 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dcc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dd4:	d106      	bne.n	8002de4 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dda:	f023 0206 	bic.w	r2, r3, #6
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	661a      	str	r2, [r3, #96]	@ 0x60
 8002de2:	e002      	b.n	8002dea <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	221c      	movs	r2, #28
 8002df0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a2c      	ldr	r2, [pc, #176]	@ (8002eb0 <HAL_ADC_Start+0x174>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d002      	beq.n	8002e0a <HAL_ADC_Start+0xce>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	e001      	b.n	8002e0e <HAL_ADC_Start+0xd2>
 8002e0a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	6812      	ldr	r2, [r2, #0]
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d008      	beq.n	8002e28 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d005      	beq.n	8002e28 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	2b05      	cmp	r3, #5
 8002e20:	d002      	beq.n	8002e28 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	2b09      	cmp	r3, #9
 8002e26:	d114      	bne.n	8002e52 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d007      	beq.n	8002e46 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e3a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002e3e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7ff fdb7 	bl	80029be <LL_ADC_REG_StartConversion>
 8002e50:	e026      	b.n	8002ea0 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e56:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a13      	ldr	r2, [pc, #76]	@ (8002eb0 <HAL_ADC_Start+0x174>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d002      	beq.n	8002e6e <HAL_ADC_Start+0x132>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	e001      	b.n	8002e72 <HAL_ADC_Start+0x136>
 8002e6e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002e72:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d00f      	beq.n	8002ea0 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e84:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002e88:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002e90:	e006      	b.n	8002ea0 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002e9a:	e001      	b.n	8002ea0 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ea0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3718      	adds	r7, #24
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	50000300 	.word	0x50000300
 8002eb0:	50000100 	.word	0x50000100

08002eb4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b088      	sub	sp, #32
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ebe:	4867      	ldr	r0, [pc, #412]	@ (800305c <HAL_ADC_PollForConversion+0x1a8>)
 8002ec0:	f7ff fcec 	bl	800289c <LL_ADC_GetMultimode>
 8002ec4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	2b08      	cmp	r3, #8
 8002ecc:	d102      	bne.n	8002ed4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002ece:	2308      	movs	r3, #8
 8002ed0:	61fb      	str	r3, [r7, #28]
 8002ed2:	e02a      	b.n	8002f2a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d005      	beq.n	8002ee6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	2b05      	cmp	r3, #5
 8002ede:	d002      	beq.n	8002ee6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	2b09      	cmp	r3, #9
 8002ee4:	d111      	bne.n	8002f0a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	f003 0301 	and.w	r3, r3, #1
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d007      	beq.n	8002f04 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef8:	f043 0220 	orr.w	r2, r3, #32
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e0a6      	b.n	8003052 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002f04:	2304      	movs	r3, #4
 8002f06:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002f08:	e00f      	b.n	8002f2a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002f0a:	4854      	ldr	r0, [pc, #336]	@ (800305c <HAL_ADC_PollForConversion+0x1a8>)
 8002f0c:	f7ff fcd4 	bl	80028b8 <LL_ADC_GetMultiDMATransfer>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d007      	beq.n	8002f26 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f1a:	f043 0220 	orr.w	r2, r3, #32
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e095      	b.n	8003052 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002f26:	2304      	movs	r3, #4
 8002f28:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002f2a:	f7ff fb4b 	bl	80025c4 <HAL_GetTick>
 8002f2e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002f30:	e021      	b.n	8002f76 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f38:	d01d      	beq.n	8002f76 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002f3a:	f7ff fb43 	bl	80025c4 <HAL_GetTick>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	683a      	ldr	r2, [r7, #0]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d302      	bcc.n	8002f50 <HAL_ADC_PollForConversion+0x9c>
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d112      	bne.n	8002f76 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	4013      	ands	r3, r2
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10b      	bne.n	8002f76 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f62:	f043 0204 	orr.w	r2, r3, #4
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e06d      	b.n	8003052 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	4013      	ands	r3, r2
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d0d6      	beq.n	8002f32 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f88:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7ff fbf3 	bl	8002780 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d01c      	beq.n	8002fda <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	7f5b      	ldrb	r3, [r3, #29]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d118      	bne.n	8002fda <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0308 	and.w	r3, r3, #8
 8002fb2:	2b08      	cmp	r3, #8
 8002fb4:	d111      	bne.n	8002fda <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fba:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fc6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d105      	bne.n	8002fda <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fd2:	f043 0201 	orr.w	r2, r3, #1
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a20      	ldr	r2, [pc, #128]	@ (8003060 <HAL_ADC_PollForConversion+0x1ac>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d002      	beq.n	8002fea <HAL_ADC_PollForConversion+0x136>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	e001      	b.n	8002fee <HAL_ADC_PollForConversion+0x13a>
 8002fea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002fee:	687a      	ldr	r2, [r7, #4]
 8002ff0:	6812      	ldr	r2, [r2, #0]
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d008      	beq.n	8003008 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d005      	beq.n	8003008 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	2b05      	cmp	r3, #5
 8003000:	d002      	beq.n	8003008 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	2b09      	cmp	r3, #9
 8003006:	d104      	bne.n	8003012 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	61bb      	str	r3, [r7, #24]
 8003010:	e00d      	b.n	800302e <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a12      	ldr	r2, [pc, #72]	@ (8003060 <HAL_ADC_PollForConversion+0x1ac>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d002      	beq.n	8003022 <HAL_ADC_PollForConversion+0x16e>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	e001      	b.n	8003026 <HAL_ADC_PollForConversion+0x172>
 8003022:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003026:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	2b08      	cmp	r3, #8
 8003032:	d104      	bne.n	800303e <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	2208      	movs	r2, #8
 800303a:	601a      	str	r2, [r3, #0]
 800303c:	e008      	b.n	8003050 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003044:	2b00      	cmp	r3, #0
 8003046:	d103      	bne.n	8003050 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	220c      	movs	r2, #12
 800304e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003050:	2300      	movs	r3, #0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3720      	adds	r7, #32
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	50000300 	.word	0x50000300
 8003060:	50000100 	.word	0x50000100

08003064 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003072:	4618      	mov	r0, r3
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
	...

08003080 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b0b6      	sub	sp, #216	@ 0xd8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800308a:	2300      	movs	r3, #0
 800308c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003090:	2300      	movs	r3, #0
 8003092:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800309a:	2b01      	cmp	r3, #1
 800309c:	d101      	bne.n	80030a2 <HAL_ADC_ConfigChannel+0x22>
 800309e:	2302      	movs	r3, #2
 80030a0:	e3c8      	b.n	8003834 <HAL_ADC_ConfigChannel+0x7b4>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2201      	movs	r2, #1
 80030a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7ff fc99 	bl	80029e6 <LL_ADC_REG_IsConversionOngoing>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	f040 83ad 	bne.w	8003816 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6818      	ldr	r0, [r3, #0]
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	6859      	ldr	r1, [r3, #4]
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	461a      	mov	r2, r3
 80030ca:	f7ff fb6c 	bl	80027a6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7ff fc87 	bl	80029e6 <LL_ADC_REG_IsConversionOngoing>
 80030d8:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff fc93 	bl	8002a0c <LL_ADC_INJ_IsConversionOngoing>
 80030e6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80030ea:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	f040 81d9 	bne.w	80034a6 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	f040 81d4 	bne.w	80034a6 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003106:	d10f      	bne.n	8003128 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6818      	ldr	r0, [r3, #0]
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	2200      	movs	r2, #0
 8003112:	4619      	mov	r1, r3
 8003114:	f7ff fb73 	bl	80027fe <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003120:	4618      	mov	r0, r3
 8003122:	f7ff fb1a 	bl	800275a <LL_ADC_SetSamplingTimeCommonConfig>
 8003126:	e00e      	b.n	8003146 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6818      	ldr	r0, [r3, #0]
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	6819      	ldr	r1, [r3, #0]
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	461a      	mov	r2, r3
 8003136:	f7ff fb62 	bl	80027fe <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	2100      	movs	r1, #0
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff fb0a 	bl	800275a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	695a      	ldr	r2, [r3, #20]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	08db      	lsrs	r3, r3, #3
 8003152:	f003 0303 	and.w	r3, r3, #3
 8003156:	005b      	lsls	r3, r3, #1
 8003158:	fa02 f303 	lsl.w	r3, r2, r3
 800315c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	691b      	ldr	r3, [r3, #16]
 8003164:	2b04      	cmp	r3, #4
 8003166:	d022      	beq.n	80031ae <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6818      	ldr	r0, [r3, #0]
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	6919      	ldr	r1, [r3, #16]
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003178:	f7ff fa64 	bl	8002644 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6818      	ldr	r0, [r3, #0]
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	6919      	ldr	r1, [r3, #16]
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	699b      	ldr	r3, [r3, #24]
 8003188:	461a      	mov	r2, r3
 800318a:	f7ff fab0 	bl	80026ee <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6818      	ldr	r0, [r3, #0]
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800319a:	2b01      	cmp	r3, #1
 800319c:	d102      	bne.n	80031a4 <HAL_ADC_ConfigChannel+0x124>
 800319e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031a2:	e000      	b.n	80031a6 <HAL_ADC_ConfigChannel+0x126>
 80031a4:	2300      	movs	r3, #0
 80031a6:	461a      	mov	r2, r3
 80031a8:	f7ff fabc 	bl	8002724 <LL_ADC_SetOffsetSaturation>
 80031ac:	e17b      	b.n	80034a6 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	2100      	movs	r1, #0
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7ff fa69 	bl	800268c <LL_ADC_GetOffsetChannel>
 80031ba:	4603      	mov	r3, r0
 80031bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d10a      	bne.n	80031da <HAL_ADC_ConfigChannel+0x15a>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2100      	movs	r1, #0
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7ff fa5e 	bl	800268c <LL_ADC_GetOffsetChannel>
 80031d0:	4603      	mov	r3, r0
 80031d2:	0e9b      	lsrs	r3, r3, #26
 80031d4:	f003 021f 	and.w	r2, r3, #31
 80031d8:	e01e      	b.n	8003218 <HAL_ADC_ConfigChannel+0x198>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	2100      	movs	r1, #0
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7ff fa53 	bl	800268c <LL_ADC_GetOffsetChannel>
 80031e6:	4603      	mov	r3, r0
 80031e8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80031f0:	fa93 f3a3 	rbit	r3, r3
 80031f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80031f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80031fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003200:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003204:	2b00      	cmp	r3, #0
 8003206:	d101      	bne.n	800320c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003208:	2320      	movs	r3, #32
 800320a:	e004      	b.n	8003216 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 800320c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003210:	fab3 f383 	clz	r3, r3
 8003214:	b2db      	uxtb	r3, r3
 8003216:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003220:	2b00      	cmp	r3, #0
 8003222:	d105      	bne.n	8003230 <HAL_ADC_ConfigChannel+0x1b0>
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	0e9b      	lsrs	r3, r3, #26
 800322a:	f003 031f 	and.w	r3, r3, #31
 800322e:	e018      	b.n	8003262 <HAL_ADC_ConfigChannel+0x1e2>
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003238:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800323c:	fa93 f3a3 	rbit	r3, r3
 8003240:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003244:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003248:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800324c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003250:	2b00      	cmp	r3, #0
 8003252:	d101      	bne.n	8003258 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003254:	2320      	movs	r3, #32
 8003256:	e004      	b.n	8003262 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003258:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800325c:	fab3 f383 	clz	r3, r3
 8003260:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003262:	429a      	cmp	r2, r3
 8003264:	d106      	bne.n	8003274 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2200      	movs	r2, #0
 800326c:	2100      	movs	r1, #0
 800326e:	4618      	mov	r0, r3
 8003270:	f7ff fa22 	bl	80026b8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2101      	movs	r1, #1
 800327a:	4618      	mov	r0, r3
 800327c:	f7ff fa06 	bl	800268c <LL_ADC_GetOffsetChannel>
 8003280:	4603      	mov	r3, r0
 8003282:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003286:	2b00      	cmp	r3, #0
 8003288:	d10a      	bne.n	80032a0 <HAL_ADC_ConfigChannel+0x220>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2101      	movs	r1, #1
 8003290:	4618      	mov	r0, r3
 8003292:	f7ff f9fb 	bl	800268c <LL_ADC_GetOffsetChannel>
 8003296:	4603      	mov	r3, r0
 8003298:	0e9b      	lsrs	r3, r3, #26
 800329a:	f003 021f 	and.w	r2, r3, #31
 800329e:	e01e      	b.n	80032de <HAL_ADC_ConfigChannel+0x25e>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	2101      	movs	r1, #1
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7ff f9f0 	bl	800268c <LL_ADC_GetOffsetChannel>
 80032ac:	4603      	mov	r3, r0
 80032ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80032b6:	fa93 f3a3 	rbit	r3, r3
 80032ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80032be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80032c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80032c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d101      	bne.n	80032d2 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80032ce:	2320      	movs	r3, #32
 80032d0:	e004      	b.n	80032dc <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80032d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80032d6:	fab3 f383 	clz	r3, r3
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d105      	bne.n	80032f6 <HAL_ADC_ConfigChannel+0x276>
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	0e9b      	lsrs	r3, r3, #26
 80032f0:	f003 031f 	and.w	r3, r3, #31
 80032f4:	e018      	b.n	8003328 <HAL_ADC_ConfigChannel+0x2a8>
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003302:	fa93 f3a3 	rbit	r3, r3
 8003306:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800330a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800330e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003312:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800331a:	2320      	movs	r3, #32
 800331c:	e004      	b.n	8003328 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800331e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003322:	fab3 f383 	clz	r3, r3
 8003326:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003328:	429a      	cmp	r2, r3
 800332a:	d106      	bne.n	800333a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2200      	movs	r2, #0
 8003332:	2101      	movs	r1, #1
 8003334:	4618      	mov	r0, r3
 8003336:	f7ff f9bf 	bl	80026b8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2102      	movs	r1, #2
 8003340:	4618      	mov	r0, r3
 8003342:	f7ff f9a3 	bl	800268c <LL_ADC_GetOffsetChannel>
 8003346:	4603      	mov	r3, r0
 8003348:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800334c:	2b00      	cmp	r3, #0
 800334e:	d10a      	bne.n	8003366 <HAL_ADC_ConfigChannel+0x2e6>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2102      	movs	r1, #2
 8003356:	4618      	mov	r0, r3
 8003358:	f7ff f998 	bl	800268c <LL_ADC_GetOffsetChannel>
 800335c:	4603      	mov	r3, r0
 800335e:	0e9b      	lsrs	r3, r3, #26
 8003360:	f003 021f 	and.w	r2, r3, #31
 8003364:	e01e      	b.n	80033a4 <HAL_ADC_ConfigChannel+0x324>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2102      	movs	r1, #2
 800336c:	4618      	mov	r0, r3
 800336e:	f7ff f98d 	bl	800268c <LL_ADC_GetOffsetChannel>
 8003372:	4603      	mov	r3, r0
 8003374:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003378:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800337c:	fa93 f3a3 	rbit	r3, r3
 8003380:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003384:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003388:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800338c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003390:	2b00      	cmp	r3, #0
 8003392:	d101      	bne.n	8003398 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003394:	2320      	movs	r3, #32
 8003396:	e004      	b.n	80033a2 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003398:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800339c:	fab3 f383 	clz	r3, r3
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d105      	bne.n	80033bc <HAL_ADC_ConfigChannel+0x33c>
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	0e9b      	lsrs	r3, r3, #26
 80033b6:	f003 031f 	and.w	r3, r3, #31
 80033ba:	e016      	b.n	80033ea <HAL_ADC_ConfigChannel+0x36a>
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80033c8:	fa93 f3a3 	rbit	r3, r3
 80033cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80033ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80033d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80033d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d101      	bne.n	80033e0 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80033dc:	2320      	movs	r3, #32
 80033de:	e004      	b.n	80033ea <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80033e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80033e4:	fab3 f383 	clz	r3, r3
 80033e8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d106      	bne.n	80033fc <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2200      	movs	r2, #0
 80033f4:	2102      	movs	r1, #2
 80033f6:	4618      	mov	r0, r3
 80033f8:	f7ff f95e 	bl	80026b8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2103      	movs	r1, #3
 8003402:	4618      	mov	r0, r3
 8003404:	f7ff f942 	bl	800268c <LL_ADC_GetOffsetChannel>
 8003408:	4603      	mov	r3, r0
 800340a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800340e:	2b00      	cmp	r3, #0
 8003410:	d10a      	bne.n	8003428 <HAL_ADC_ConfigChannel+0x3a8>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2103      	movs	r1, #3
 8003418:	4618      	mov	r0, r3
 800341a:	f7ff f937 	bl	800268c <LL_ADC_GetOffsetChannel>
 800341e:	4603      	mov	r3, r0
 8003420:	0e9b      	lsrs	r3, r3, #26
 8003422:	f003 021f 	and.w	r2, r3, #31
 8003426:	e017      	b.n	8003458 <HAL_ADC_ConfigChannel+0x3d8>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2103      	movs	r1, #3
 800342e:	4618      	mov	r0, r3
 8003430:	f7ff f92c 	bl	800268c <LL_ADC_GetOffsetChannel>
 8003434:	4603      	mov	r3, r0
 8003436:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003438:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800343a:	fa93 f3a3 	rbit	r3, r3
 800343e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003440:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003442:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003444:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003446:	2b00      	cmp	r3, #0
 8003448:	d101      	bne.n	800344e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800344a:	2320      	movs	r3, #32
 800344c:	e003      	b.n	8003456 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800344e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003450:	fab3 f383 	clz	r3, r3
 8003454:	b2db      	uxtb	r3, r3
 8003456:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003460:	2b00      	cmp	r3, #0
 8003462:	d105      	bne.n	8003470 <HAL_ADC_ConfigChannel+0x3f0>
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	0e9b      	lsrs	r3, r3, #26
 800346a:	f003 031f 	and.w	r3, r3, #31
 800346e:	e011      	b.n	8003494 <HAL_ADC_ConfigChannel+0x414>
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003476:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003478:	fa93 f3a3 	rbit	r3, r3
 800347c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800347e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003480:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003482:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003484:	2b00      	cmp	r3, #0
 8003486:	d101      	bne.n	800348c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003488:	2320      	movs	r3, #32
 800348a:	e003      	b.n	8003494 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 800348c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800348e:	fab3 f383 	clz	r3, r3
 8003492:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003494:	429a      	cmp	r2, r3
 8003496:	d106      	bne.n	80034a6 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2200      	movs	r2, #0
 800349e:	2103      	movs	r1, #3
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7ff f909 	bl	80026b8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4618      	mov	r0, r3
 80034ac:	f7ff fa74 	bl	8002998 <LL_ADC_IsEnabled>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	f040 8140 	bne.w	8003738 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6818      	ldr	r0, [r3, #0]
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	6819      	ldr	r1, [r3, #0]
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	461a      	mov	r2, r3
 80034c6:	f7ff f9c5 	bl	8002854 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	4a8f      	ldr	r2, [pc, #572]	@ (800370c <HAL_ADC_ConfigChannel+0x68c>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	f040 8131 	bne.w	8003738 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d10b      	bne.n	80034fe <HAL_ADC_ConfigChannel+0x47e>
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	0e9b      	lsrs	r3, r3, #26
 80034ec:	3301      	adds	r3, #1
 80034ee:	f003 031f 	and.w	r3, r3, #31
 80034f2:	2b09      	cmp	r3, #9
 80034f4:	bf94      	ite	ls
 80034f6:	2301      	movls	r3, #1
 80034f8:	2300      	movhi	r3, #0
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	e019      	b.n	8003532 <HAL_ADC_ConfigChannel+0x4b2>
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003504:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003506:	fa93 f3a3 	rbit	r3, r3
 800350a:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800350c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800350e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003510:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003512:	2b00      	cmp	r3, #0
 8003514:	d101      	bne.n	800351a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003516:	2320      	movs	r3, #32
 8003518:	e003      	b.n	8003522 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800351a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800351c:	fab3 f383 	clz	r3, r3
 8003520:	b2db      	uxtb	r3, r3
 8003522:	3301      	adds	r3, #1
 8003524:	f003 031f 	and.w	r3, r3, #31
 8003528:	2b09      	cmp	r3, #9
 800352a:	bf94      	ite	ls
 800352c:	2301      	movls	r3, #1
 800352e:	2300      	movhi	r3, #0
 8003530:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003532:	2b00      	cmp	r3, #0
 8003534:	d079      	beq.n	800362a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800353e:	2b00      	cmp	r3, #0
 8003540:	d107      	bne.n	8003552 <HAL_ADC_ConfigChannel+0x4d2>
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	0e9b      	lsrs	r3, r3, #26
 8003548:	3301      	adds	r3, #1
 800354a:	069b      	lsls	r3, r3, #26
 800354c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003550:	e015      	b.n	800357e <HAL_ADC_ConfigChannel+0x4fe>
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003558:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800355a:	fa93 f3a3 	rbit	r3, r3
 800355e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003560:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003562:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003564:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003566:	2b00      	cmp	r3, #0
 8003568:	d101      	bne.n	800356e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800356a:	2320      	movs	r3, #32
 800356c:	e003      	b.n	8003576 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800356e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003570:	fab3 f383 	clz	r3, r3
 8003574:	b2db      	uxtb	r3, r3
 8003576:	3301      	adds	r3, #1
 8003578:	069b      	lsls	r3, r3, #26
 800357a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003586:	2b00      	cmp	r3, #0
 8003588:	d109      	bne.n	800359e <HAL_ADC_ConfigChannel+0x51e>
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	0e9b      	lsrs	r3, r3, #26
 8003590:	3301      	adds	r3, #1
 8003592:	f003 031f 	and.w	r3, r3, #31
 8003596:	2101      	movs	r1, #1
 8003598:	fa01 f303 	lsl.w	r3, r1, r3
 800359c:	e017      	b.n	80035ce <HAL_ADC_ConfigChannel+0x54e>
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035a6:	fa93 f3a3 	rbit	r3, r3
 80035aa:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80035ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80035b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d101      	bne.n	80035ba <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80035b6:	2320      	movs	r3, #32
 80035b8:	e003      	b.n	80035c2 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80035ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035bc:	fab3 f383 	clz	r3, r3
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	3301      	adds	r3, #1
 80035c4:	f003 031f 	and.w	r3, r3, #31
 80035c8:	2101      	movs	r1, #1
 80035ca:	fa01 f303 	lsl.w	r3, r1, r3
 80035ce:	ea42 0103 	orr.w	r1, r2, r3
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d10a      	bne.n	80035f4 <HAL_ADC_ConfigChannel+0x574>
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	0e9b      	lsrs	r3, r3, #26
 80035e4:	3301      	adds	r3, #1
 80035e6:	f003 021f 	and.w	r2, r3, #31
 80035ea:	4613      	mov	r3, r2
 80035ec:	005b      	lsls	r3, r3, #1
 80035ee:	4413      	add	r3, r2
 80035f0:	051b      	lsls	r3, r3, #20
 80035f2:	e018      	b.n	8003626 <HAL_ADC_ConfigChannel+0x5a6>
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035fc:	fa93 f3a3 	rbit	r3, r3
 8003600:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003604:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003606:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003608:	2b00      	cmp	r3, #0
 800360a:	d101      	bne.n	8003610 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 800360c:	2320      	movs	r3, #32
 800360e:	e003      	b.n	8003618 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003610:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003612:	fab3 f383 	clz	r3, r3
 8003616:	b2db      	uxtb	r3, r3
 8003618:	3301      	adds	r3, #1
 800361a:	f003 021f 	and.w	r2, r3, #31
 800361e:	4613      	mov	r3, r2
 8003620:	005b      	lsls	r3, r3, #1
 8003622:	4413      	add	r3, r2
 8003624:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003626:	430b      	orrs	r3, r1
 8003628:	e081      	b.n	800372e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003632:	2b00      	cmp	r3, #0
 8003634:	d107      	bne.n	8003646 <HAL_ADC_ConfigChannel+0x5c6>
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	0e9b      	lsrs	r3, r3, #26
 800363c:	3301      	adds	r3, #1
 800363e:	069b      	lsls	r3, r3, #26
 8003640:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003644:	e015      	b.n	8003672 <HAL_ADC_ConfigChannel+0x5f2>
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800364c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800364e:	fa93 f3a3 	rbit	r3, r3
 8003652:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003656:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800365a:	2b00      	cmp	r3, #0
 800365c:	d101      	bne.n	8003662 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800365e:	2320      	movs	r3, #32
 8003660:	e003      	b.n	800366a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003664:	fab3 f383 	clz	r3, r3
 8003668:	b2db      	uxtb	r3, r3
 800366a:	3301      	adds	r3, #1
 800366c:	069b      	lsls	r3, r3, #26
 800366e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800367a:	2b00      	cmp	r3, #0
 800367c:	d109      	bne.n	8003692 <HAL_ADC_ConfigChannel+0x612>
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	0e9b      	lsrs	r3, r3, #26
 8003684:	3301      	adds	r3, #1
 8003686:	f003 031f 	and.w	r3, r3, #31
 800368a:	2101      	movs	r1, #1
 800368c:	fa01 f303 	lsl.w	r3, r1, r3
 8003690:	e017      	b.n	80036c2 <HAL_ADC_ConfigChannel+0x642>
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003698:	6a3b      	ldr	r3, [r7, #32]
 800369a:	fa93 f3a3 	rbit	r3, r3
 800369e:	61fb      	str	r3, [r7, #28]
  return result;
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80036a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d101      	bne.n	80036ae <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80036aa:	2320      	movs	r3, #32
 80036ac:	e003      	b.n	80036b6 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80036ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b0:	fab3 f383 	clz	r3, r3
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	3301      	adds	r3, #1
 80036b8:	f003 031f 	and.w	r3, r3, #31
 80036bc:	2101      	movs	r1, #1
 80036be:	fa01 f303 	lsl.w	r3, r1, r3
 80036c2:	ea42 0103 	orr.w	r1, r2, r3
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d10d      	bne.n	80036ee <HAL_ADC_ConfigChannel+0x66e>
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	0e9b      	lsrs	r3, r3, #26
 80036d8:	3301      	adds	r3, #1
 80036da:	f003 021f 	and.w	r2, r3, #31
 80036de:	4613      	mov	r3, r2
 80036e0:	005b      	lsls	r3, r3, #1
 80036e2:	4413      	add	r3, r2
 80036e4:	3b1e      	subs	r3, #30
 80036e6:	051b      	lsls	r3, r3, #20
 80036e8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80036ec:	e01e      	b.n	800372c <HAL_ADC_ConfigChannel+0x6ac>
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	fa93 f3a3 	rbit	r3, r3
 80036fa:	613b      	str	r3, [r7, #16]
  return result;
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003700:	69bb      	ldr	r3, [r7, #24]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d104      	bne.n	8003710 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003706:	2320      	movs	r3, #32
 8003708:	e006      	b.n	8003718 <HAL_ADC_ConfigChannel+0x698>
 800370a:	bf00      	nop
 800370c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	fab3 f383 	clz	r3, r3
 8003716:	b2db      	uxtb	r3, r3
 8003718:	3301      	adds	r3, #1
 800371a:	f003 021f 	and.w	r2, r3, #31
 800371e:	4613      	mov	r3, r2
 8003720:	005b      	lsls	r3, r3, #1
 8003722:	4413      	add	r3, r2
 8003724:	3b1e      	subs	r3, #30
 8003726:	051b      	lsls	r3, r3, #20
 8003728:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800372c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800372e:	683a      	ldr	r2, [r7, #0]
 8003730:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003732:	4619      	mov	r1, r3
 8003734:	f7ff f863 	bl	80027fe <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	4b3f      	ldr	r3, [pc, #252]	@ (800383c <HAL_ADC_ConfigChannel+0x7bc>)
 800373e:	4013      	ands	r3, r2
 8003740:	2b00      	cmp	r3, #0
 8003742:	d071      	beq.n	8003828 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003744:	483e      	ldr	r0, [pc, #248]	@ (8003840 <HAL_ADC_ConfigChannel+0x7c0>)
 8003746:	f7fe ff6f 	bl	8002628 <LL_ADC_GetCommonPathInternalCh>
 800374a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a3c      	ldr	r2, [pc, #240]	@ (8003844 <HAL_ADC_ConfigChannel+0x7c4>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d004      	beq.n	8003762 <HAL_ADC_ConfigChannel+0x6e2>
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a3a      	ldr	r2, [pc, #232]	@ (8003848 <HAL_ADC_ConfigChannel+0x7c8>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d127      	bne.n	80037b2 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003762:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003766:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d121      	bne.n	80037b2 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003776:	d157      	bne.n	8003828 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003778:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800377c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003780:	4619      	mov	r1, r3
 8003782:	482f      	ldr	r0, [pc, #188]	@ (8003840 <HAL_ADC_ConfigChannel+0x7c0>)
 8003784:	f7fe ff3d 	bl	8002602 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003788:	4b30      	ldr	r3, [pc, #192]	@ (800384c <HAL_ADC_ConfigChannel+0x7cc>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	099b      	lsrs	r3, r3, #6
 800378e:	4a30      	ldr	r2, [pc, #192]	@ (8003850 <HAL_ADC_ConfigChannel+0x7d0>)
 8003790:	fba2 2303 	umull	r2, r3, r2, r3
 8003794:	099b      	lsrs	r3, r3, #6
 8003796:	1c5a      	adds	r2, r3, #1
 8003798:	4613      	mov	r3, r2
 800379a:	005b      	lsls	r3, r3, #1
 800379c:	4413      	add	r3, r2
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80037a2:	e002      	b.n	80037aa <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	3b01      	subs	r3, #1
 80037a8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d1f9      	bne.n	80037a4 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037b0:	e03a      	b.n	8003828 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a27      	ldr	r2, [pc, #156]	@ (8003854 <HAL_ADC_ConfigChannel+0x7d4>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d113      	bne.n	80037e4 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80037bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d10d      	bne.n	80037e4 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a22      	ldr	r2, [pc, #136]	@ (8003858 <HAL_ADC_ConfigChannel+0x7d8>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d02a      	beq.n	8003828 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037da:	4619      	mov	r1, r3
 80037dc:	4818      	ldr	r0, [pc, #96]	@ (8003840 <HAL_ADC_ConfigChannel+0x7c0>)
 80037de:	f7fe ff10 	bl	8002602 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037e2:	e021      	b.n	8003828 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a1c      	ldr	r2, [pc, #112]	@ (800385c <HAL_ADC_ConfigChannel+0x7dc>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d11c      	bne.n	8003828 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80037ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d116      	bne.n	8003828 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a16      	ldr	r2, [pc, #88]	@ (8003858 <HAL_ADC_ConfigChannel+0x7d8>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d011      	beq.n	8003828 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003804:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003808:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800380c:	4619      	mov	r1, r3
 800380e:	480c      	ldr	r0, [pc, #48]	@ (8003840 <HAL_ADC_ConfigChannel+0x7c0>)
 8003810:	f7fe fef7 	bl	8002602 <LL_ADC_SetCommonPathInternalCh>
 8003814:	e008      	b.n	8003828 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800381a:	f043 0220 	orr.w	r2, r3, #32
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003830:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003834:	4618      	mov	r0, r3
 8003836:	37d8      	adds	r7, #216	@ 0xd8
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}
 800383c:	80080000 	.word	0x80080000
 8003840:	50000300 	.word	0x50000300
 8003844:	c3210000 	.word	0xc3210000
 8003848:	90c00010 	.word	0x90c00010
 800384c:	20000000 	.word	0x20000000
 8003850:	053e2d63 	.word	0x053e2d63
 8003854:	c7520000 	.word	0xc7520000
 8003858:	50000100 	.word	0x50000100
 800385c:	cb840000 	.word	0xcb840000

08003860 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003868:	2300      	movs	r3, #0
 800386a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4618      	mov	r0, r3
 8003872:	f7ff f891 	bl	8002998 <LL_ADC_IsEnabled>
 8003876:	4603      	mov	r3, r0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d169      	bne.n	8003950 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	4b36      	ldr	r3, [pc, #216]	@ (800395c <ADC_Enable+0xfc>)
 8003884:	4013      	ands	r3, r2
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00d      	beq.n	80038a6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800388e:	f043 0210 	orr.w	r2, r3, #16
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800389a:	f043 0201 	orr.w	r2, r3, #1
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e055      	b.n	8003952 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7ff f860 	bl	8002970 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80038b0:	482b      	ldr	r0, [pc, #172]	@ (8003960 <ADC_Enable+0x100>)
 80038b2:	f7fe feb9 	bl	8002628 <LL_ADC_GetCommonPathInternalCh>
 80038b6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80038b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d013      	beq.n	80038e8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80038c0:	4b28      	ldr	r3, [pc, #160]	@ (8003964 <ADC_Enable+0x104>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	099b      	lsrs	r3, r3, #6
 80038c6:	4a28      	ldr	r2, [pc, #160]	@ (8003968 <ADC_Enable+0x108>)
 80038c8:	fba2 2303 	umull	r2, r3, r2, r3
 80038cc:	099b      	lsrs	r3, r3, #6
 80038ce:	1c5a      	adds	r2, r3, #1
 80038d0:	4613      	mov	r3, r2
 80038d2:	005b      	lsls	r3, r3, #1
 80038d4:	4413      	add	r3, r2
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80038da:	e002      	b.n	80038e2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	3b01      	subs	r3, #1
 80038e0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d1f9      	bne.n	80038dc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80038e8:	f7fe fe6c 	bl	80025c4 <HAL_GetTick>
 80038ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038ee:	e028      	b.n	8003942 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4618      	mov	r0, r3
 80038f6:	f7ff f84f 	bl	8002998 <LL_ADC_IsEnabled>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d104      	bne.n	800390a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4618      	mov	r0, r3
 8003906:	f7ff f833 	bl	8002970 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800390a:	f7fe fe5b 	bl	80025c4 <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	2b02      	cmp	r3, #2
 8003916:	d914      	bls.n	8003942 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 0301 	and.w	r3, r3, #1
 8003922:	2b01      	cmp	r3, #1
 8003924:	d00d      	beq.n	8003942 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800392a:	f043 0210 	orr.w	r2, r3, #16
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003936:	f043 0201 	orr.w	r2, r3, #1
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e007      	b.n	8003952 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0301 	and.w	r3, r3, #1
 800394c:	2b01      	cmp	r3, #1
 800394e:	d1cf      	bne.n	80038f0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003950:	2300      	movs	r3, #0
}
 8003952:	4618      	mov	r0, r3
 8003954:	3710      	adds	r7, #16
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	8000003f 	.word	0x8000003f
 8003960:	50000300 	.word	0x50000300
 8003964:	20000000 	.word	0x20000000
 8003968:	053e2d63 	.word	0x053e2d63

0800396c <LL_ADC_IsEnabled>:
{
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	f003 0301 	and.w	r3, r3, #1
 800397c:	2b01      	cmp	r3, #1
 800397e:	d101      	bne.n	8003984 <LL_ADC_IsEnabled+0x18>
 8003980:	2301      	movs	r3, #1
 8003982:	e000      	b.n	8003986 <LL_ADC_IsEnabled+0x1a>
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	370c      	adds	r7, #12
 800398a:	46bd      	mov	sp, r7
 800398c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003990:	4770      	bx	lr

08003992 <LL_ADC_REG_IsConversionOngoing>:
{
 8003992:	b480      	push	{r7}
 8003994:	b083      	sub	sp, #12
 8003996:	af00      	add	r7, sp, #0
 8003998:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f003 0304 	and.w	r3, r3, #4
 80039a2:	2b04      	cmp	r3, #4
 80039a4:	d101      	bne.n	80039aa <LL_ADC_REG_IsConversionOngoing+0x18>
 80039a6:	2301      	movs	r3, #1
 80039a8:	e000      	b.n	80039ac <LL_ADC_REG_IsConversionOngoing+0x1a>
 80039aa:	2300      	movs	r3, #0
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80039b8:	b590      	push	{r4, r7, lr}
 80039ba:	b0a1      	sub	sp, #132	@ 0x84
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039c2:	2300      	movs	r3, #0
 80039c4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d101      	bne.n	80039d6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80039d2:	2302      	movs	r3, #2
 80039d4:	e08b      	b.n	8003aee <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2201      	movs	r2, #1
 80039da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80039de:	2300      	movs	r3, #0
 80039e0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80039e2:	2300      	movs	r3, #0
 80039e4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039ee:	d102      	bne.n	80039f6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80039f0:	4b41      	ldr	r3, [pc, #260]	@ (8003af8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80039f2:	60bb      	str	r3, [r7, #8]
 80039f4:	e001      	b.n	80039fa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80039f6:	2300      	movs	r3, #0
 80039f8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d10b      	bne.n	8003a18 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a04:	f043 0220 	orr.w	r2, r3, #32
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e06a      	b.n	8003aee <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7ff ffb9 	bl	8003992 <LL_ADC_REG_IsConversionOngoing>
 8003a20:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7ff ffb3 	bl	8003992 <LL_ADC_REG_IsConversionOngoing>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d14c      	bne.n	8003acc <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003a32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d149      	bne.n	8003acc <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003a38:	4b30      	ldr	r3, [pc, #192]	@ (8003afc <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003a3a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d028      	beq.n	8003a96 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003a44:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	6859      	ldr	r1, [r3, #4]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003a56:	035b      	lsls	r3, r3, #13
 8003a58:	430b      	orrs	r3, r1
 8003a5a:	431a      	orrs	r2, r3
 8003a5c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a5e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a60:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003a64:	f7ff ff82 	bl	800396c <LL_ADC_IsEnabled>
 8003a68:	4604      	mov	r4, r0
 8003a6a:	4823      	ldr	r0, [pc, #140]	@ (8003af8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003a6c:	f7ff ff7e 	bl	800396c <LL_ADC_IsEnabled>
 8003a70:	4603      	mov	r3, r0
 8003a72:	4323      	orrs	r3, r4
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d133      	bne.n	8003ae0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003a78:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003a80:	f023 030f 	bic.w	r3, r3, #15
 8003a84:	683a      	ldr	r2, [r7, #0]
 8003a86:	6811      	ldr	r1, [r2, #0]
 8003a88:	683a      	ldr	r2, [r7, #0]
 8003a8a:	6892      	ldr	r2, [r2, #8]
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	431a      	orrs	r2, r3
 8003a90:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a92:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a94:	e024      	b.n	8003ae0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003a96:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003aa0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003aa2:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003aa6:	f7ff ff61 	bl	800396c <LL_ADC_IsEnabled>
 8003aaa:	4604      	mov	r4, r0
 8003aac:	4812      	ldr	r0, [pc, #72]	@ (8003af8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003aae:	f7ff ff5d 	bl	800396c <LL_ADC_IsEnabled>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	4323      	orrs	r3, r4
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d112      	bne.n	8003ae0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003aba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003ac2:	f023 030f 	bic.w	r3, r3, #15
 8003ac6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003ac8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003aca:	e009      	b.n	8003ae0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ad0:	f043 0220 	orr.w	r2, r3, #32
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003ade:	e000      	b.n	8003ae2 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003ae0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003aea:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3784      	adds	r7, #132	@ 0x84
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd90      	pop	{r4, r7, pc}
 8003af6:	bf00      	nop
 8003af8:	50000100 	.word	0x50000100
 8003afc:	50000300 	.word	0x50000300

08003b00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b085      	sub	sp, #20
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f003 0307 	and.w	r3, r3, #7
 8003b0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b10:	4b0c      	ldr	r3, [pc, #48]	@ (8003b44 <__NVIC_SetPriorityGrouping+0x44>)
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b16:	68ba      	ldr	r2, [r7, #8]
 8003b18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003b2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b32:	4a04      	ldr	r2, [pc, #16]	@ (8003b44 <__NVIC_SetPriorityGrouping+0x44>)
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	60d3      	str	r3, [r2, #12]
}
 8003b38:	bf00      	nop
 8003b3a:	3714      	adds	r7, #20
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr
 8003b44:	e000ed00 	.word	0xe000ed00

08003b48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b4c:	4b04      	ldr	r3, [pc, #16]	@ (8003b60 <__NVIC_GetPriorityGrouping+0x18>)
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	0a1b      	lsrs	r3, r3, #8
 8003b52:	f003 0307 	and.w	r3, r3, #7
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr
 8003b60:	e000ed00 	.word	0xe000ed00

08003b64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	db0b      	blt.n	8003b8e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b76:	79fb      	ldrb	r3, [r7, #7]
 8003b78:	f003 021f 	and.w	r2, r3, #31
 8003b7c:	4907      	ldr	r1, [pc, #28]	@ (8003b9c <__NVIC_EnableIRQ+0x38>)
 8003b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b82:	095b      	lsrs	r3, r3, #5
 8003b84:	2001      	movs	r0, #1
 8003b86:	fa00 f202 	lsl.w	r2, r0, r2
 8003b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b8e:	bf00      	nop
 8003b90:	370c      	adds	r7, #12
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	e000e100 	.word	0xe000e100

08003ba0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	6039      	str	r1, [r7, #0]
 8003baa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	db0a      	blt.n	8003bca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	b2da      	uxtb	r2, r3
 8003bb8:	490c      	ldr	r1, [pc, #48]	@ (8003bec <__NVIC_SetPriority+0x4c>)
 8003bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bbe:	0112      	lsls	r2, r2, #4
 8003bc0:	b2d2      	uxtb	r2, r2
 8003bc2:	440b      	add	r3, r1
 8003bc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003bc8:	e00a      	b.n	8003be0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	b2da      	uxtb	r2, r3
 8003bce:	4908      	ldr	r1, [pc, #32]	@ (8003bf0 <__NVIC_SetPriority+0x50>)
 8003bd0:	79fb      	ldrb	r3, [r7, #7]
 8003bd2:	f003 030f 	and.w	r3, r3, #15
 8003bd6:	3b04      	subs	r3, #4
 8003bd8:	0112      	lsls	r2, r2, #4
 8003bda:	b2d2      	uxtb	r2, r2
 8003bdc:	440b      	add	r3, r1
 8003bde:	761a      	strb	r2, [r3, #24]
}
 8003be0:	bf00      	nop
 8003be2:	370c      	adds	r7, #12
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr
 8003bec:	e000e100 	.word	0xe000e100
 8003bf0:	e000ed00 	.word	0xe000ed00

08003bf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b089      	sub	sp, #36	@ 0x24
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	60b9      	str	r1, [r7, #8]
 8003bfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f003 0307 	and.w	r3, r3, #7
 8003c06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	f1c3 0307 	rsb	r3, r3, #7
 8003c0e:	2b04      	cmp	r3, #4
 8003c10:	bf28      	it	cs
 8003c12:	2304      	movcs	r3, #4
 8003c14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	3304      	adds	r3, #4
 8003c1a:	2b06      	cmp	r3, #6
 8003c1c:	d902      	bls.n	8003c24 <NVIC_EncodePriority+0x30>
 8003c1e:	69fb      	ldr	r3, [r7, #28]
 8003c20:	3b03      	subs	r3, #3
 8003c22:	e000      	b.n	8003c26 <NVIC_EncodePriority+0x32>
 8003c24:	2300      	movs	r3, #0
 8003c26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c28:	f04f 32ff 	mov.w	r2, #4294967295
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c32:	43da      	mvns	r2, r3
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	401a      	ands	r2, r3
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c3c:	f04f 31ff 	mov.w	r1, #4294967295
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	fa01 f303 	lsl.w	r3, r1, r3
 8003c46:	43d9      	mvns	r1, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c4c:	4313      	orrs	r3, r2
         );
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3724      	adds	r7, #36	@ 0x24
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr
	...

08003c5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	3b01      	subs	r3, #1
 8003c68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c6c:	d301      	bcc.n	8003c72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e00f      	b.n	8003c92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c72:	4a0a      	ldr	r2, [pc, #40]	@ (8003c9c <SysTick_Config+0x40>)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	3b01      	subs	r3, #1
 8003c78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c7a:	210f      	movs	r1, #15
 8003c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c80:	f7ff ff8e 	bl	8003ba0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c84:	4b05      	ldr	r3, [pc, #20]	@ (8003c9c <SysTick_Config+0x40>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c8a:	4b04      	ldr	r3, [pc, #16]	@ (8003c9c <SysTick_Config+0x40>)
 8003c8c:	2207      	movs	r2, #7
 8003c8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c90:	2300      	movs	r3, #0
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3708      	adds	r7, #8
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	e000e010 	.word	0xe000e010

08003ca0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f7ff ff29 	bl	8003b00 <__NVIC_SetPriorityGrouping>
}
 8003cae:	bf00      	nop
 8003cb0:	3708      	adds	r7, #8
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}

08003cb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003cb6:	b580      	push	{r7, lr}
 8003cb8:	b086      	sub	sp, #24
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	60b9      	str	r1, [r7, #8]
 8003cc0:	607a      	str	r2, [r7, #4]
 8003cc2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003cc4:	f7ff ff40 	bl	8003b48 <__NVIC_GetPriorityGrouping>
 8003cc8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	68b9      	ldr	r1, [r7, #8]
 8003cce:	6978      	ldr	r0, [r7, #20]
 8003cd0:	f7ff ff90 	bl	8003bf4 <NVIC_EncodePriority>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cda:	4611      	mov	r1, r2
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7ff ff5f 	bl	8003ba0 <__NVIC_SetPriority>
}
 8003ce2:	bf00      	nop
 8003ce4:	3718      	adds	r7, #24
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}

08003cea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cea:	b580      	push	{r7, lr}
 8003cec:	b082      	sub	sp, #8
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f7ff ff33 	bl	8003b64 <__NVIC_EnableIRQ>
}
 8003cfe:	bf00      	nop
 8003d00:	3708      	adds	r7, #8
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}

08003d06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d06:	b580      	push	{r7, lr}
 8003d08:	b082      	sub	sp, #8
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f7ff ffa4 	bl	8003c5c <SysTick_Config>
 8003d14:	4603      	mov	r3, r0
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3708      	adds	r7, #8
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}

08003d1e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003d1e:	b580      	push	{r7, lr}
 8003d20:	b082      	sub	sp, #8
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d101      	bne.n	8003d30 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e014      	b.n	8003d5a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	791b      	ldrb	r3, [r3, #4]
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d105      	bne.n	8003d46 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f7fd f94f 	bl	8000fe4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2202      	movs	r2, #2
 8003d4a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2201      	movs	r2, #1
 8003d56:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003d58:	2300      	movs	r3, #0
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3708      	adds	r7, #8
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
	...

08003d64 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b085      	sub	sp, #20
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d101      	bne.n	8003d78 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e056      	b.n	8003e26 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	795b      	ldrb	r3, [r3, #5]
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d101      	bne.n	8003d84 <HAL_DAC_Start+0x20>
 8003d80:	2302      	movs	r3, #2
 8003d82:	e050      	b.n	8003e26 <HAL_DAC_Start+0xc2>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2202      	movs	r2, #2
 8003d8e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	6819      	ldr	r1, [r3, #0]
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	f003 0310 	and.w	r3, r3, #16
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	409a      	lsls	r2, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	430a      	orrs	r2, r1
 8003da6:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003da8:	4b22      	ldr	r3, [pc, #136]	@ (8003e34 <HAL_DAC_Start+0xd0>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	099b      	lsrs	r3, r3, #6
 8003dae:	4a22      	ldr	r2, [pc, #136]	@ (8003e38 <HAL_DAC_Start+0xd4>)
 8003db0:	fba2 2303 	umull	r2, r3, r2, r3
 8003db4:	099b      	lsrs	r3, r3, #6
 8003db6:	3301      	adds	r3, #1
 8003db8:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8003dba:	e002      	b.n	8003dc2 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	3b01      	subs	r3, #1
 8003dc0:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1f9      	bne.n	8003dbc <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d10f      	bne.n	8003dee <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d11d      	bne.n	8003e18 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	685a      	ldr	r2, [r3, #4]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f042 0201 	orr.w	r2, r2, #1
 8003dea:	605a      	str	r2, [r3, #4]
 8003dec:	e014      	b.n	8003e18 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	f003 0310 	and.w	r3, r3, #16
 8003dfe:	2102      	movs	r1, #2
 8003e00:	fa01 f303 	lsl.w	r3, r1, r3
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d107      	bne.n	8003e18 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	685a      	ldr	r2, [r3, #4]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f042 0202 	orr.w	r2, r2, #2
 8003e16:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3714      	adds	r7, #20
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr
 8003e32:	bf00      	nop
 8003e34:	20000000 	.word	0x20000000
 8003e38:	053e2d63 	.word	0x053e2d63

08003e3c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b087      	sub	sp, #28
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	60b9      	str	r1, [r7, #8]
 8003e46:	607a      	str	r2, [r7, #4]
 8003e48:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d101      	bne.n	8003e58 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e018      	b.n	8003e8a <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d105      	bne.n	8003e76 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003e6a:	697a      	ldr	r2, [r7, #20]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	4413      	add	r3, r2
 8003e70:	3308      	adds	r3, #8
 8003e72:	617b      	str	r3, [r7, #20]
 8003e74:	e004      	b.n	8003e80 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003e76:	697a      	ldr	r2, [r7, #20]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	4413      	add	r3, r2
 8003e7c:	3314      	adds	r3, #20
 8003e7e:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	461a      	mov	r2, r3
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003e88:	2300      	movs	r3, #0
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	371c      	adds	r7, #28
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr
	...

08003e98 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b08a      	sub	sp, #40	@ 0x28
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d002      	beq.n	8003eb4 <HAL_DAC_ConfigChannel+0x1c>
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d101      	bne.n	8003eb8 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e1a1      	b.n	80041fc <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	795b      	ldrb	r3, [r3, #5]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d101      	bne.n	8003eca <HAL_DAC_ConfigChannel+0x32>
 8003ec6:	2302      	movs	r3, #2
 8003ec8:	e198      	b.n	80041fc <HAL_DAC_ConfigChannel+0x364>
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2202      	movs	r2, #2
 8003ed4:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	2b04      	cmp	r3, #4
 8003edc:	d17a      	bne.n	8003fd4 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003ede:	f7fe fb71 	bl	80025c4 <HAL_GetTick>
 8003ee2:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d13d      	bne.n	8003f66 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003eea:	e018      	b.n	8003f1e <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003eec:	f7fe fb6a 	bl	80025c4 <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	69bb      	ldr	r3, [r7, #24]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d911      	bls.n	8003f1e <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d00a      	beq.n	8003f1e <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	691b      	ldr	r3, [r3, #16]
 8003f0c:	f043 0208 	orr.w	r2, r3, #8
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2203      	movs	r2, #3
 8003f18:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e16e      	b.n	80041fc <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d1df      	bne.n	8003eec <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68ba      	ldr	r2, [r7, #8]
 8003f32:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003f34:	641a      	str	r2, [r3, #64]	@ 0x40
 8003f36:	e020      	b.n	8003f7a <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003f38:	f7fe fb44 	bl	80025c4 <HAL_GetTick>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d90f      	bls.n	8003f66 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	da0a      	bge.n	8003f66 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	691b      	ldr	r3, [r3, #16]
 8003f54:	f043 0208 	orr.w	r2, r3, #8
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2203      	movs	r2, #3
 8003f60:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e14a      	b.n	80041fc <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	dbe3      	blt.n	8003f38 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68ba      	ldr	r2, [r7, #8]
 8003f76:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003f78:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f003 0310 	and.w	r3, r3, #16
 8003f86:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003f8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f8e:	43db      	mvns	r3, r3
 8003f90:	ea02 0103 	and.w	r1, r2, r3
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	f003 0310 	and.w	r3, r3, #16
 8003f9e:	409a      	lsls	r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	430a      	orrs	r2, r1
 8003fa6:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f003 0310 	and.w	r3, r3, #16
 8003fb4:	21ff      	movs	r1, #255	@ 0xff
 8003fb6:	fa01 f303 	lsl.w	r3, r1, r3
 8003fba:	43db      	mvns	r3, r3
 8003fbc:	ea02 0103 	and.w	r1, r2, r3
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f003 0310 	and.w	r3, r3, #16
 8003fca:	409a      	lsls	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	430a      	orrs	r2, r1
 8003fd2:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	69db      	ldr	r3, [r3, #28]
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d11d      	bne.n	8004018 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fe2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f003 0310 	and.w	r3, r3, #16
 8003fea:	221f      	movs	r2, #31
 8003fec:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff0:	43db      	mvns	r3, r3
 8003ff2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	6a1b      	ldr	r3, [r3, #32]
 8003ffc:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f003 0310 	and.w	r3, r3, #16
 8004004:	697a      	ldr	r2, [r7, #20]
 8004006:	fa02 f303 	lsl.w	r3, r2, r3
 800400a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800400c:	4313      	orrs	r3, r2
 800400e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004016:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800401e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f003 0310 	and.w	r3, r3, #16
 8004026:	2207      	movs	r2, #7
 8004028:	fa02 f303 	lsl.w	r3, r2, r3
 800402c:	43db      	mvns	r3, r3
 800402e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004030:	4013      	ands	r3, r2
 8004032:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	699b      	ldr	r3, [r3, #24]
 8004038:	2b01      	cmp	r3, #1
 800403a:	d102      	bne.n	8004042 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 800403c:	2300      	movs	r3, #0
 800403e:	623b      	str	r3, [r7, #32]
 8004040:	e00f      	b.n	8004062 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	699b      	ldr	r3, [r3, #24]
 8004046:	2b02      	cmp	r3, #2
 8004048:	d102      	bne.n	8004050 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800404a:	2301      	movs	r3, #1
 800404c:	623b      	str	r3, [r7, #32]
 800404e:	e008      	b.n	8004062 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	695b      	ldr	r3, [r3, #20]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d102      	bne.n	800405e <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004058:	2301      	movs	r3, #1
 800405a:	623b      	str	r3, [r7, #32]
 800405c:	e001      	b.n	8004062 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800405e:	2300      	movs	r3, #0
 8004060:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	689a      	ldr	r2, [r3, #8]
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	4313      	orrs	r3, r2
 800406c:	6a3a      	ldr	r2, [r7, #32]
 800406e:	4313      	orrs	r3, r2
 8004070:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f003 0310 	and.w	r3, r3, #16
 8004078:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800407c:	fa02 f303 	lsl.w	r3, r2, r3
 8004080:	43db      	mvns	r3, r3
 8004082:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004084:	4013      	ands	r3, r2
 8004086:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	791b      	ldrb	r3, [r3, #4]
 800408c:	2b01      	cmp	r3, #1
 800408e:	d102      	bne.n	8004096 <HAL_DAC_ConfigChannel+0x1fe>
 8004090:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004094:	e000      	b.n	8004098 <HAL_DAC_ConfigChannel+0x200>
 8004096:	2300      	movs	r3, #0
 8004098:	697a      	ldr	r2, [r7, #20]
 800409a:	4313      	orrs	r3, r2
 800409c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f003 0310 	and.w	r3, r3, #16
 80040a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040a8:	fa02 f303 	lsl.w	r3, r2, r3
 80040ac:	43db      	mvns	r3, r3
 80040ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040b0:	4013      	ands	r3, r2
 80040b2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	795b      	ldrb	r3, [r3, #5]
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d102      	bne.n	80040c2 <HAL_DAC_ConfigChannel+0x22a>
 80040bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80040c0:	e000      	b.n	80040c4 <HAL_DAC_ConfigChannel+0x22c>
 80040c2:	2300      	movs	r3, #0
 80040c4:	697a      	ldr	r2, [r7, #20]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80040ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80040d0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d114      	bne.n	8004104 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80040da:	f003 fca7 	bl	8007a2c <HAL_RCC_GetHCLKFreq>
 80040de:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	4a48      	ldr	r2, [pc, #288]	@ (8004204 <HAL_DAC_ConfigChannel+0x36c>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d904      	bls.n	80040f2 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80040e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80040f0:	e00f      	b.n	8004112 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	4a44      	ldr	r2, [pc, #272]	@ (8004208 <HAL_DAC_ConfigChannel+0x370>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d90a      	bls.n	8004110 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80040fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004100:	627b      	str	r3, [r7, #36]	@ 0x24
 8004102:	e006      	b.n	8004112 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800410a:	4313      	orrs	r3, r2
 800410c:	627b      	str	r3, [r7, #36]	@ 0x24
 800410e:	e000      	b.n	8004112 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8004110:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f003 0310 	and.w	r3, r3, #16
 8004118:	697a      	ldr	r2, [r7, #20]
 800411a:	fa02 f303 	lsl.w	r3, r2, r3
 800411e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004120:	4313      	orrs	r3, r2
 8004122:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800412a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6819      	ldr	r1, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f003 0310 	and.w	r3, r3, #16
 8004138:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800413c:	fa02 f303 	lsl.w	r3, r2, r3
 8004140:	43da      	mvns	r2, r3
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	400a      	ands	r2, r1
 8004148:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	f003 0310 	and.w	r3, r3, #16
 8004158:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800415c:	fa02 f303 	lsl.w	r3, r2, r3
 8004160:	43db      	mvns	r3, r3
 8004162:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004164:	4013      	ands	r3, r2
 8004166:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f003 0310 	and.w	r3, r3, #16
 8004174:	697a      	ldr	r2, [r7, #20]
 8004176:	fa02 f303 	lsl.w	r3, r2, r3
 800417a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800417c:	4313      	orrs	r3, r2
 800417e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004186:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	6819      	ldr	r1, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f003 0310 	and.w	r3, r3, #16
 8004194:	22c0      	movs	r2, #192	@ 0xc0
 8004196:	fa02 f303 	lsl.w	r3, r2, r3
 800419a:	43da      	mvns	r2, r3
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	400a      	ands	r2, r1
 80041a2:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	089b      	lsrs	r3, r3, #2
 80041aa:	f003 030f 	and.w	r3, r3, #15
 80041ae:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	691b      	ldr	r3, [r3, #16]
 80041b4:	089b      	lsrs	r3, r3, #2
 80041b6:	021b      	lsls	r3, r3, #8
 80041b8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80041bc:	697a      	ldr	r2, [r7, #20]
 80041be:	4313      	orrs	r3, r2
 80041c0:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f003 0310 	and.w	r3, r3, #16
 80041ce:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80041d2:	fa01 f303 	lsl.w	r3, r1, r3
 80041d6:	43db      	mvns	r3, r3
 80041d8:	ea02 0103 	and.w	r1, r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	f003 0310 	and.w	r3, r3, #16
 80041e2:	697a      	ldr	r2, [r7, #20]
 80041e4:	409a      	lsls	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	430a      	orrs	r2, r1
 80041ec:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2201      	movs	r2, #1
 80041f2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2200      	movs	r2, #0
 80041f8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80041fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3728      	adds	r7, #40	@ 0x28
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	09896800 	.word	0x09896800
 8004208:	04c4b400 	.word	0x04c4b400

0800420c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d101      	bne.n	800421e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e08d      	b.n	800433a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	461a      	mov	r2, r3
 8004224:	4b47      	ldr	r3, [pc, #284]	@ (8004344 <HAL_DMA_Init+0x138>)
 8004226:	429a      	cmp	r2, r3
 8004228:	d80f      	bhi.n	800424a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	461a      	mov	r2, r3
 8004230:	4b45      	ldr	r3, [pc, #276]	@ (8004348 <HAL_DMA_Init+0x13c>)
 8004232:	4413      	add	r3, r2
 8004234:	4a45      	ldr	r2, [pc, #276]	@ (800434c <HAL_DMA_Init+0x140>)
 8004236:	fba2 2303 	umull	r2, r3, r2, r3
 800423a:	091b      	lsrs	r3, r3, #4
 800423c:	009a      	lsls	r2, r3, #2
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a42      	ldr	r2, [pc, #264]	@ (8004350 <HAL_DMA_Init+0x144>)
 8004246:	641a      	str	r2, [r3, #64]	@ 0x40
 8004248:	e00e      	b.n	8004268 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	461a      	mov	r2, r3
 8004250:	4b40      	ldr	r3, [pc, #256]	@ (8004354 <HAL_DMA_Init+0x148>)
 8004252:	4413      	add	r3, r2
 8004254:	4a3d      	ldr	r2, [pc, #244]	@ (800434c <HAL_DMA_Init+0x140>)
 8004256:	fba2 2303 	umull	r2, r3, r2, r3
 800425a:	091b      	lsrs	r3, r3, #4
 800425c:	009a      	lsls	r2, r3, #2
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4a3c      	ldr	r2, [pc, #240]	@ (8004358 <HAL_DMA_Init+0x14c>)
 8004266:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2202      	movs	r2, #2
 800426c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800427e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004282:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800428c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	691b      	ldr	r3, [r3, #16]
 8004292:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004298:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	699b      	ldr	r3, [r3, #24]
 800429e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a1b      	ldr	r3, [r3, #32]
 80042aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80042ac:	68fa      	ldr	r2, [r7, #12]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 fa82 	bl	80047c4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80042c8:	d102      	bne.n	80042d0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685a      	ldr	r2, [r3, #4]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042d8:	b2d2      	uxtb	r2, r2
 80042da:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80042e4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d010      	beq.n	8004310 <HAL_DMA_Init+0x104>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	2b04      	cmp	r3, #4
 80042f4:	d80c      	bhi.n	8004310 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 faa2 	bl	8004840 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004300:	2200      	movs	r2, #0
 8004302:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800430c:	605a      	str	r2, [r3, #4]
 800430e:	e008      	b.n	8004322 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	3710      	adds	r7, #16
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	40020407 	.word	0x40020407
 8004348:	bffdfff8 	.word	0xbffdfff8
 800434c:	cccccccd 	.word	0xcccccccd
 8004350:	40020000 	.word	0x40020000
 8004354:	bffdfbf8 	.word	0xbffdfbf8
 8004358:	40020400 	.word	0x40020400

0800435c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b086      	sub	sp, #24
 8004360:	af00      	add	r7, sp, #0
 8004362:	60f8      	str	r0, [r7, #12]
 8004364:	60b9      	str	r1, [r7, #8]
 8004366:	607a      	str	r2, [r7, #4]
 8004368:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800436a:	2300      	movs	r3, #0
 800436c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004374:	2b01      	cmp	r3, #1
 8004376:	d101      	bne.n	800437c <HAL_DMA_Start_IT+0x20>
 8004378:	2302      	movs	r3, #2
 800437a:	e066      	b.n	800444a <HAL_DMA_Start_IT+0xee>
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800438a:	b2db      	uxtb	r3, r3
 800438c:	2b01      	cmp	r3, #1
 800438e:	d155      	bne.n	800443c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2202      	movs	r2, #2
 8004394:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f022 0201 	bic.w	r2, r2, #1
 80043ac:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	68b9      	ldr	r1, [r7, #8]
 80043b4:	68f8      	ldr	r0, [r7, #12]
 80043b6:	f000 f9c7 	bl	8004748 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d008      	beq.n	80043d4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f042 020e 	orr.w	r2, r2, #14
 80043d0:	601a      	str	r2, [r3, #0]
 80043d2:	e00f      	b.n	80043f4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f022 0204 	bic.w	r2, r2, #4
 80043e2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f042 020a 	orr.w	r2, r2, #10
 80043f2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d007      	beq.n	8004412 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800440c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004410:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004416:	2b00      	cmp	r3, #0
 8004418:	d007      	beq.n	800442a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004424:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004428:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f042 0201 	orr.w	r2, r2, #1
 8004438:	601a      	str	r2, [r3, #0]
 800443a:	e005      	b.n	8004448 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2200      	movs	r2, #0
 8004440:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004444:	2302      	movs	r3, #2
 8004446:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004448:	7dfb      	ldrb	r3, [r7, #23]
}
 800444a:	4618      	mov	r0, r3
 800444c:	3718      	adds	r7, #24
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}

08004452 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004452:	b480      	push	{r7}
 8004454:	b085      	sub	sp, #20
 8004456:	af00      	add	r7, sp, #0
 8004458:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800445a:	2300      	movs	r3, #0
 800445c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004464:	b2db      	uxtb	r3, r3
 8004466:	2b02      	cmp	r3, #2
 8004468:	d005      	beq.n	8004476 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2204      	movs	r2, #4
 800446e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	73fb      	strb	r3, [r7, #15]
 8004474:	e037      	b.n	80044e6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f022 020e 	bic.w	r2, r2, #14
 8004484:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004490:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004494:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f022 0201 	bic.w	r2, r2, #1
 80044a4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044aa:	f003 021f 	and.w	r2, r3, #31
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b2:	2101      	movs	r1, #1
 80044b4:	fa01 f202 	lsl.w	r2, r1, r2
 80044b8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80044c2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d00c      	beq.n	80044e6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80044da:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80044e4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2201      	movs	r2, #1
 80044ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80044f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3714      	adds	r7, #20
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr

08004504 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800450c:	2300      	movs	r3, #0
 800450e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004516:	b2db      	uxtb	r3, r3
 8004518:	2b02      	cmp	r3, #2
 800451a:	d00d      	beq.n	8004538 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2204      	movs	r2, #4
 8004520:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2201      	movs	r2, #1
 8004526:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	73fb      	strb	r3, [r7, #15]
 8004536:	e047      	b.n	80045c8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f022 020e 	bic.w	r2, r2, #14
 8004546:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f022 0201 	bic.w	r2, r2, #1
 8004556:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004562:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004566:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800456c:	f003 021f 	and.w	r2, r3, #31
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004574:	2101      	movs	r1, #1
 8004576:	fa01 f202 	lsl.w	r2, r1, r2
 800457a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004584:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800458a:	2b00      	cmp	r3, #0
 800458c:	d00c      	beq.n	80045a8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004598:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800459c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045a2:	687a      	ldr	r2, [r7, #4]
 80045a4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80045a6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d003      	beq.n	80045c8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	4798      	blx	r3
    }
  }
  return status;
 80045c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	3710      	adds	r7, #16
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}

080045d2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80045d2:	b580      	push	{r7, lr}
 80045d4:	b084      	sub	sp, #16
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ee:	f003 031f 	and.w	r3, r3, #31
 80045f2:	2204      	movs	r2, #4
 80045f4:	409a      	lsls	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	4013      	ands	r3, r2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d026      	beq.n	800464c <HAL_DMA_IRQHandler+0x7a>
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	f003 0304 	and.w	r3, r3, #4
 8004604:	2b00      	cmp	r3, #0
 8004606:	d021      	beq.n	800464c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0320 	and.w	r3, r3, #32
 8004612:	2b00      	cmp	r3, #0
 8004614:	d107      	bne.n	8004626 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f022 0204 	bic.w	r2, r2, #4
 8004624:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800462a:	f003 021f 	and.w	r2, r3, #31
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004632:	2104      	movs	r1, #4
 8004634:	fa01 f202 	lsl.w	r2, r1, r2
 8004638:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800463e:	2b00      	cmp	r3, #0
 8004640:	d071      	beq.n	8004726 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800464a:	e06c      	b.n	8004726 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004650:	f003 031f 	and.w	r3, r3, #31
 8004654:	2202      	movs	r2, #2
 8004656:	409a      	lsls	r2, r3
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	4013      	ands	r3, r2
 800465c:	2b00      	cmp	r3, #0
 800465e:	d02e      	beq.n	80046be <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	f003 0302 	and.w	r3, r3, #2
 8004666:	2b00      	cmp	r3, #0
 8004668:	d029      	beq.n	80046be <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 0320 	and.w	r3, r3, #32
 8004674:	2b00      	cmp	r3, #0
 8004676:	d10b      	bne.n	8004690 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f022 020a 	bic.w	r2, r2, #10
 8004686:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004694:	f003 021f 	and.w	r2, r3, #31
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469c:	2102      	movs	r1, #2
 800469e:	fa01 f202 	lsl.w	r2, r1, r2
 80046a2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d038      	beq.n	8004726 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80046bc:	e033      	b.n	8004726 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046c2:	f003 031f 	and.w	r3, r3, #31
 80046c6:	2208      	movs	r2, #8
 80046c8:	409a      	lsls	r2, r3
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	4013      	ands	r3, r2
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d02a      	beq.n	8004728 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	f003 0308 	and.w	r3, r3, #8
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d025      	beq.n	8004728 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f022 020e 	bic.w	r2, r2, #14
 80046ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f0:	f003 021f 	and.w	r2, r3, #31
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f8:	2101      	movs	r1, #1
 80046fa:	fa01 f202 	lsl.w	r2, r1, r2
 80046fe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2201      	movs	r2, #1
 800470a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800471a:	2b00      	cmp	r3, #0
 800471c:	d004      	beq.n	8004728 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004726:	bf00      	nop
 8004728:	bf00      	nop
}
 800472a:	3710      	adds	r7, #16
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}

08004730 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004730:	b480      	push	{r7}
 8004732:	b083      	sub	sp, #12
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800473c:	4618      	mov	r0, r3
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr

08004748 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004748:	b480      	push	{r7}
 800474a:	b085      	sub	sp, #20
 800474c:	af00      	add	r7, sp, #0
 800474e:	60f8      	str	r0, [r7, #12]
 8004750:	60b9      	str	r1, [r7, #8]
 8004752:	607a      	str	r2, [r7, #4]
 8004754:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800475a:	68fa      	ldr	r2, [r7, #12]
 800475c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800475e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004764:	2b00      	cmp	r3, #0
 8004766:	d004      	beq.n	8004772 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800476c:	68fa      	ldr	r2, [r7, #12]
 800476e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004770:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004776:	f003 021f 	and.w	r2, r3, #31
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477e:	2101      	movs	r1, #1
 8004780:	fa01 f202 	lsl.w	r2, r1, r2
 8004784:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	683a      	ldr	r2, [r7, #0]
 800478c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	2b10      	cmp	r3, #16
 8004794:	d108      	bne.n	80047a8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	687a      	ldr	r2, [r7, #4]
 800479c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	68ba      	ldr	r2, [r7, #8]
 80047a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80047a6:	e007      	b.n	80047b8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68ba      	ldr	r2, [r7, #8]
 80047ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	60da      	str	r2, [r3, #12]
}
 80047b8:	bf00      	nop
 80047ba:	3714      	adds	r7, #20
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b087      	sub	sp, #28
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	461a      	mov	r2, r3
 80047d2:	4b16      	ldr	r3, [pc, #88]	@ (800482c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d802      	bhi.n	80047de <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80047d8:	4b15      	ldr	r3, [pc, #84]	@ (8004830 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80047da:	617b      	str	r3, [r7, #20]
 80047dc:	e001      	b.n	80047e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80047de:	4b15      	ldr	r3, [pc, #84]	@ (8004834 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80047e0:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	3b08      	subs	r3, #8
 80047ee:	4a12      	ldr	r2, [pc, #72]	@ (8004838 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80047f0:	fba2 2303 	umull	r2, r3, r2, r3
 80047f4:	091b      	lsrs	r3, r3, #4
 80047f6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047fc:	089b      	lsrs	r3, r3, #2
 80047fe:	009a      	lsls	r2, r3, #2
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	4413      	add	r3, r2
 8004804:	461a      	mov	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a0b      	ldr	r2, [pc, #44]	@ (800483c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800480e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f003 031f 	and.w	r3, r3, #31
 8004816:	2201      	movs	r2, #1
 8004818:	409a      	lsls	r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800481e:	bf00      	nop
 8004820:	371c      	adds	r7, #28
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	40020407 	.word	0x40020407
 8004830:	40020800 	.word	0x40020800
 8004834:	40020820 	.word	0x40020820
 8004838:	cccccccd 	.word	0xcccccccd
 800483c:	40020880 	.word	0x40020880

08004840 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004840:	b480      	push	{r7}
 8004842:	b085      	sub	sp, #20
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	b2db      	uxtb	r3, r3
 800484e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004850:	68fa      	ldr	r2, [r7, #12]
 8004852:	4b0b      	ldr	r3, [pc, #44]	@ (8004880 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004854:	4413      	add	r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	461a      	mov	r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4a08      	ldr	r2, [pc, #32]	@ (8004884 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004862:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	3b01      	subs	r3, #1
 8004868:	f003 031f 	and.w	r3, r3, #31
 800486c:	2201      	movs	r2, #1
 800486e:	409a      	lsls	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004874:	bf00      	nop
 8004876:	3714      	adds	r7, #20
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr
 8004880:	1000823f 	.word	0x1000823f
 8004884:	40020940 	.word	0x40020940

08004888 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004888:	b480      	push	{r7}
 800488a:	b087      	sub	sp, #28
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004892:	2300      	movs	r3, #0
 8004894:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004896:	e15a      	b.n	8004b4e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	2101      	movs	r1, #1
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	fa01 f303 	lsl.w	r3, r1, r3
 80048a4:	4013      	ands	r3, r2
 80048a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	f000 814c 	beq.w	8004b48 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	f003 0303 	and.w	r3, r3, #3
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d005      	beq.n	80048c8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d130      	bne.n	800492a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	005b      	lsls	r3, r3, #1
 80048d2:	2203      	movs	r2, #3
 80048d4:	fa02 f303 	lsl.w	r3, r2, r3
 80048d8:	43db      	mvns	r3, r3
 80048da:	693a      	ldr	r2, [r7, #16]
 80048dc:	4013      	ands	r3, r2
 80048de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	68da      	ldr	r2, [r3, #12]
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	005b      	lsls	r3, r3, #1
 80048e8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ec:	693a      	ldr	r2, [r7, #16]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	693a      	ldr	r2, [r7, #16]
 80048f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80048fe:	2201      	movs	r2, #1
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	fa02 f303 	lsl.w	r3, r2, r3
 8004906:	43db      	mvns	r3, r3
 8004908:	693a      	ldr	r2, [r7, #16]
 800490a:	4013      	ands	r3, r2
 800490c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	091b      	lsrs	r3, r3, #4
 8004914:	f003 0201 	and.w	r2, r3, #1
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	fa02 f303 	lsl.w	r3, r2, r3
 800491e:	693a      	ldr	r2, [r7, #16]
 8004920:	4313      	orrs	r3, r2
 8004922:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	693a      	ldr	r2, [r7, #16]
 8004928:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f003 0303 	and.w	r3, r3, #3
 8004932:	2b03      	cmp	r3, #3
 8004934:	d017      	beq.n	8004966 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	68db      	ldr	r3, [r3, #12]
 800493a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	005b      	lsls	r3, r3, #1
 8004940:	2203      	movs	r2, #3
 8004942:	fa02 f303 	lsl.w	r3, r2, r3
 8004946:	43db      	mvns	r3, r3
 8004948:	693a      	ldr	r2, [r7, #16]
 800494a:	4013      	ands	r3, r2
 800494c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	689a      	ldr	r2, [r3, #8]
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	005b      	lsls	r3, r3, #1
 8004956:	fa02 f303 	lsl.w	r3, r2, r3
 800495a:	693a      	ldr	r2, [r7, #16]
 800495c:	4313      	orrs	r3, r2
 800495e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	693a      	ldr	r2, [r7, #16]
 8004964:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f003 0303 	and.w	r3, r3, #3
 800496e:	2b02      	cmp	r3, #2
 8004970:	d123      	bne.n	80049ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	08da      	lsrs	r2, r3, #3
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	3208      	adds	r2, #8
 800497a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800497e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	f003 0307 	and.w	r3, r3, #7
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	220f      	movs	r2, #15
 800498a:	fa02 f303 	lsl.w	r3, r2, r3
 800498e:	43db      	mvns	r3, r3
 8004990:	693a      	ldr	r2, [r7, #16]
 8004992:	4013      	ands	r3, r2
 8004994:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	691a      	ldr	r2, [r3, #16]
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	f003 0307 	and.w	r3, r3, #7
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	fa02 f303 	lsl.w	r3, r2, r3
 80049a6:	693a      	ldr	r2, [r7, #16]
 80049a8:	4313      	orrs	r3, r2
 80049aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	08da      	lsrs	r2, r3, #3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	3208      	adds	r2, #8
 80049b4:	6939      	ldr	r1, [r7, #16]
 80049b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	005b      	lsls	r3, r3, #1
 80049c4:	2203      	movs	r2, #3
 80049c6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ca:	43db      	mvns	r3, r3
 80049cc:	693a      	ldr	r2, [r7, #16]
 80049ce:	4013      	ands	r3, r2
 80049d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f003 0203 	and.w	r2, r3, #3
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	005b      	lsls	r3, r3, #1
 80049de:	fa02 f303 	lsl.w	r3, r2, r3
 80049e2:	693a      	ldr	r2, [r7, #16]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	693a      	ldr	r2, [r7, #16]
 80049ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	f000 80a6 	beq.w	8004b48 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049fc:	4b5b      	ldr	r3, [pc, #364]	@ (8004b6c <HAL_GPIO_Init+0x2e4>)
 80049fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a00:	4a5a      	ldr	r2, [pc, #360]	@ (8004b6c <HAL_GPIO_Init+0x2e4>)
 8004a02:	f043 0301 	orr.w	r3, r3, #1
 8004a06:	6613      	str	r3, [r2, #96]	@ 0x60
 8004a08:	4b58      	ldr	r3, [pc, #352]	@ (8004b6c <HAL_GPIO_Init+0x2e4>)
 8004a0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a0c:	f003 0301 	and.w	r3, r3, #1
 8004a10:	60bb      	str	r3, [r7, #8]
 8004a12:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a14:	4a56      	ldr	r2, [pc, #344]	@ (8004b70 <HAL_GPIO_Init+0x2e8>)
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	089b      	lsrs	r3, r3, #2
 8004a1a:	3302      	adds	r3, #2
 8004a1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	f003 0303 	and.w	r3, r3, #3
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	220f      	movs	r2, #15
 8004a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a30:	43db      	mvns	r3, r3
 8004a32:	693a      	ldr	r2, [r7, #16]
 8004a34:	4013      	ands	r3, r2
 8004a36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004a3e:	d01f      	beq.n	8004a80 <HAL_GPIO_Init+0x1f8>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a4c      	ldr	r2, [pc, #304]	@ (8004b74 <HAL_GPIO_Init+0x2ec>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d019      	beq.n	8004a7c <HAL_GPIO_Init+0x1f4>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4a4b      	ldr	r2, [pc, #300]	@ (8004b78 <HAL_GPIO_Init+0x2f0>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d013      	beq.n	8004a78 <HAL_GPIO_Init+0x1f0>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a4a      	ldr	r2, [pc, #296]	@ (8004b7c <HAL_GPIO_Init+0x2f4>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d00d      	beq.n	8004a74 <HAL_GPIO_Init+0x1ec>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	4a49      	ldr	r2, [pc, #292]	@ (8004b80 <HAL_GPIO_Init+0x2f8>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d007      	beq.n	8004a70 <HAL_GPIO_Init+0x1e8>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a48      	ldr	r2, [pc, #288]	@ (8004b84 <HAL_GPIO_Init+0x2fc>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d101      	bne.n	8004a6c <HAL_GPIO_Init+0x1e4>
 8004a68:	2305      	movs	r3, #5
 8004a6a:	e00a      	b.n	8004a82 <HAL_GPIO_Init+0x1fa>
 8004a6c:	2306      	movs	r3, #6
 8004a6e:	e008      	b.n	8004a82 <HAL_GPIO_Init+0x1fa>
 8004a70:	2304      	movs	r3, #4
 8004a72:	e006      	b.n	8004a82 <HAL_GPIO_Init+0x1fa>
 8004a74:	2303      	movs	r3, #3
 8004a76:	e004      	b.n	8004a82 <HAL_GPIO_Init+0x1fa>
 8004a78:	2302      	movs	r3, #2
 8004a7a:	e002      	b.n	8004a82 <HAL_GPIO_Init+0x1fa>
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e000      	b.n	8004a82 <HAL_GPIO_Init+0x1fa>
 8004a80:	2300      	movs	r3, #0
 8004a82:	697a      	ldr	r2, [r7, #20]
 8004a84:	f002 0203 	and.w	r2, r2, #3
 8004a88:	0092      	lsls	r2, r2, #2
 8004a8a:	4093      	lsls	r3, r2
 8004a8c:	693a      	ldr	r2, [r7, #16]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a92:	4937      	ldr	r1, [pc, #220]	@ (8004b70 <HAL_GPIO_Init+0x2e8>)
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	089b      	lsrs	r3, r3, #2
 8004a98:	3302      	adds	r3, #2
 8004a9a:	693a      	ldr	r2, [r7, #16]
 8004a9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004aa0:	4b39      	ldr	r3, [pc, #228]	@ (8004b88 <HAL_GPIO_Init+0x300>)
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	43db      	mvns	r3, r3
 8004aaa:	693a      	ldr	r2, [r7, #16]
 8004aac:	4013      	ands	r3, r2
 8004aae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d003      	beq.n	8004ac4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004abc:	693a      	ldr	r2, [r7, #16]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004ac4:	4a30      	ldr	r2, [pc, #192]	@ (8004b88 <HAL_GPIO_Init+0x300>)
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004aca:	4b2f      	ldr	r3, [pc, #188]	@ (8004b88 <HAL_GPIO_Init+0x300>)
 8004acc:	68db      	ldr	r3, [r3, #12]
 8004ace:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	43db      	mvns	r3, r3
 8004ad4:	693a      	ldr	r2, [r7, #16]
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d003      	beq.n	8004aee <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004ae6:	693a      	ldr	r2, [r7, #16]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004aee:	4a26      	ldr	r2, [pc, #152]	@ (8004b88 <HAL_GPIO_Init+0x300>)
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004af4:	4b24      	ldr	r3, [pc, #144]	@ (8004b88 <HAL_GPIO_Init+0x300>)
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	43db      	mvns	r3, r3
 8004afe:	693a      	ldr	r2, [r7, #16]
 8004b00:	4013      	ands	r3, r2
 8004b02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d003      	beq.n	8004b18 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004b18:	4a1b      	ldr	r2, [pc, #108]	@ (8004b88 <HAL_GPIO_Init+0x300>)
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8004b88 <HAL_GPIO_Init+0x300>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	43db      	mvns	r3, r3
 8004b28:	693a      	ldr	r2, [r7, #16]
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d003      	beq.n	8004b42 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004b3a:	693a      	ldr	r2, [r7, #16]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004b42:	4a11      	ldr	r2, [pc, #68]	@ (8004b88 <HAL_GPIO_Init+0x300>)
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	3301      	adds	r3, #1
 8004b4c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	fa22 f303 	lsr.w	r3, r2, r3
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f47f ae9d 	bne.w	8004898 <HAL_GPIO_Init+0x10>
  }
}
 8004b5e:	bf00      	nop
 8004b60:	bf00      	nop
 8004b62:	371c      	adds	r7, #28
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr
 8004b6c:	40021000 	.word	0x40021000
 8004b70:	40010000 	.word	0x40010000
 8004b74:	48000400 	.word	0x48000400
 8004b78:	48000800 	.word	0x48000800
 8004b7c:	48000c00 	.word	0x48000c00
 8004b80:	48001000 	.word	0x48001000
 8004b84:	48001400 	.word	0x48001400
 8004b88:	40010400 	.word	0x40010400

08004b8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b085      	sub	sp, #20
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	460b      	mov	r3, r1
 8004b96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	691a      	ldr	r2, [r3, #16]
 8004b9c:	887b      	ldrh	r3, [r7, #2]
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d002      	beq.n	8004baa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	73fb      	strb	r3, [r7, #15]
 8004ba8:	e001      	b.n	8004bae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004baa:	2300      	movs	r3, #0
 8004bac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3714      	adds	r7, #20
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b083      	sub	sp, #12
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	807b      	strh	r3, [r7, #2]
 8004bc8:	4613      	mov	r3, r2
 8004bca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004bcc:	787b      	ldrb	r3, [r7, #1]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d003      	beq.n	8004bda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004bd2:	887a      	ldrh	r2, [r7, #2]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004bd8:	e002      	b.n	8004be0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004bda:	887a      	ldrh	r2, [r7, #2]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004be0:	bf00      	nop
 8004be2:	370c      	adds	r7, #12
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d101      	bne.n	8004bfe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e08d      	b.n	8004d1a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d106      	bne.n	8004c18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f7fc fa24 	bl	8001060 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2224      	movs	r2, #36	@ 0x24
 8004c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f022 0201 	bic.w	r2, r2, #1
 8004c2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	685a      	ldr	r2, [r3, #4]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004c3c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	689a      	ldr	r2, [r3, #8]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c4c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d107      	bne.n	8004c66 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	689a      	ldr	r2, [r3, #8]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c62:	609a      	str	r2, [r3, #8]
 8004c64:	e006      	b.n	8004c74 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	689a      	ldr	r2, [r3, #8]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004c72:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d108      	bne.n	8004c8e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	685a      	ldr	r2, [r3, #4]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c8a:	605a      	str	r2, [r3, #4]
 8004c8c:	e007      	b.n	8004c9e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	685a      	ldr	r2, [r3, #4]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c9c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	6812      	ldr	r2, [r2, #0]
 8004ca8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004cac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cb0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68da      	ldr	r2, [r3, #12]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004cc0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	691a      	ldr	r2, [r3, #16]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	430a      	orrs	r2, r1
 8004cda:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	69d9      	ldr	r1, [r3, #28]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a1a      	ldr	r2, [r3, #32]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f042 0201 	orr.w	r2, r2, #1
 8004cfa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2220      	movs	r2, #32
 8004d06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004d18:	2300      	movs	r3, #0
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3708      	adds	r7, #8
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
	...

08004d24 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b088      	sub	sp, #32
 8004d28:	af02      	add	r7, sp, #8
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	4608      	mov	r0, r1
 8004d2e:	4611      	mov	r1, r2
 8004d30:	461a      	mov	r2, r3
 8004d32:	4603      	mov	r3, r0
 8004d34:	817b      	strh	r3, [r7, #10]
 8004d36:	460b      	mov	r3, r1
 8004d38:	813b      	strh	r3, [r7, #8]
 8004d3a:	4613      	mov	r3, r2
 8004d3c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b20      	cmp	r3, #32
 8004d48:	f040 80fd 	bne.w	8004f46 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d4c:	6a3b      	ldr	r3, [r7, #32]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d002      	beq.n	8004d58 <HAL_I2C_Mem_Read+0x34>
 8004d52:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d105      	bne.n	8004d64 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d5e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e0f1      	b.n	8004f48 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d101      	bne.n	8004d72 <HAL_I2C_Mem_Read+0x4e>
 8004d6e:	2302      	movs	r3, #2
 8004d70:	e0ea      	b.n	8004f48 <HAL_I2C_Mem_Read+0x224>
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2201      	movs	r2, #1
 8004d76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004d7a:	f7fd fc23 	bl	80025c4 <HAL_GetTick>
 8004d7e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	9300      	str	r3, [sp, #0]
 8004d84:	2319      	movs	r3, #25
 8004d86:	2201      	movs	r2, #1
 8004d88:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004d8c:	68f8      	ldr	r0, [r7, #12]
 8004d8e:	f000 f95b 	bl	8005048 <I2C_WaitOnFlagUntilTimeout>
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d001      	beq.n	8004d9c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e0d5      	b.n	8004f48 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2222      	movs	r2, #34	@ 0x22
 8004da0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2240      	movs	r2, #64	@ 0x40
 8004da8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6a3a      	ldr	r2, [r7, #32]
 8004db6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004dbc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004dc4:	88f8      	ldrh	r0, [r7, #6]
 8004dc6:	893a      	ldrh	r2, [r7, #8]
 8004dc8:	8979      	ldrh	r1, [r7, #10]
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	9301      	str	r3, [sp, #4]
 8004dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd0:	9300      	str	r3, [sp, #0]
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	68f8      	ldr	r0, [r7, #12]
 8004dd6:	f000 f8bf 	bl	8004f58 <I2C_RequestMemoryRead>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d005      	beq.n	8004dec <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	e0ad      	b.n	8004f48 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	2bff      	cmp	r3, #255	@ 0xff
 8004df4:	d90e      	bls.n	8004e14 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	22ff      	movs	r2, #255	@ 0xff
 8004dfa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e00:	b2da      	uxtb	r2, r3
 8004e02:	8979      	ldrh	r1, [r7, #10]
 8004e04:	4b52      	ldr	r3, [pc, #328]	@ (8004f50 <HAL_I2C_Mem_Read+0x22c>)
 8004e06:	9300      	str	r3, [sp, #0]
 8004e08:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004e0c:	68f8      	ldr	r0, [r7, #12]
 8004e0e:	f000 fadf 	bl	80053d0 <I2C_TransferConfig>
 8004e12:	e00f      	b.n	8004e34 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e18:	b29a      	uxth	r2, r3
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e22:	b2da      	uxtb	r2, r3
 8004e24:	8979      	ldrh	r1, [r7, #10]
 8004e26:	4b4a      	ldr	r3, [pc, #296]	@ (8004f50 <HAL_I2C_Mem_Read+0x22c>)
 8004e28:	9300      	str	r3, [sp, #0]
 8004e2a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e2e:	68f8      	ldr	r0, [r7, #12]
 8004e30:	f000 face 	bl	80053d0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	9300      	str	r3, [sp, #0]
 8004e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	2104      	movs	r1, #4
 8004e3e:	68f8      	ldr	r0, [r7, #12]
 8004e40:	f000 f902 	bl	8005048 <I2C_WaitOnFlagUntilTimeout>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d001      	beq.n	8004e4e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e07c      	b.n	8004f48 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e58:	b2d2      	uxtb	r2, r2
 8004e5a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e60:	1c5a      	adds	r2, r3, #1
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e6a:	3b01      	subs	r3, #1
 8004e6c:	b29a      	uxth	r2, r3
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	3b01      	subs	r3, #1
 8004e7a:	b29a      	uxth	r2, r3
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d034      	beq.n	8004ef4 <HAL_I2C_Mem_Read+0x1d0>
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d130      	bne.n	8004ef4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	9300      	str	r3, [sp, #0]
 8004e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e98:	2200      	movs	r2, #0
 8004e9a:	2180      	movs	r1, #128	@ 0x80
 8004e9c:	68f8      	ldr	r0, [r7, #12]
 8004e9e:	f000 f8d3 	bl	8005048 <I2C_WaitOnFlagUntilTimeout>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d001      	beq.n	8004eac <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e04d      	b.n	8004f48 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	2bff      	cmp	r3, #255	@ 0xff
 8004eb4:	d90e      	bls.n	8004ed4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	22ff      	movs	r2, #255	@ 0xff
 8004eba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ec0:	b2da      	uxtb	r2, r3
 8004ec2:	8979      	ldrh	r1, [r7, #10]
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	9300      	str	r3, [sp, #0]
 8004ec8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004ecc:	68f8      	ldr	r0, [r7, #12]
 8004ece:	f000 fa7f 	bl	80053d0 <I2C_TransferConfig>
 8004ed2:	e00f      	b.n	8004ef4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed8:	b29a      	uxth	r2, r3
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ee2:	b2da      	uxtb	r2, r3
 8004ee4:	8979      	ldrh	r1, [r7, #10]
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	9300      	str	r3, [sp, #0]
 8004eea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004eee:	68f8      	ldr	r0, [r7, #12]
 8004ef0:	f000 fa6e 	bl	80053d0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d19a      	bne.n	8004e34 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004efe:	697a      	ldr	r2, [r7, #20]
 8004f00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f02:	68f8      	ldr	r0, [r7, #12]
 8004f04:	f000 f940 	bl	8005188 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d001      	beq.n	8004f12 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e01a      	b.n	8004f48 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2220      	movs	r2, #32
 8004f18:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	6859      	ldr	r1, [r3, #4]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	4b0b      	ldr	r3, [pc, #44]	@ (8004f54 <HAL_I2C_Mem_Read+0x230>)
 8004f26:	400b      	ands	r3, r1
 8004f28:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2220      	movs	r2, #32
 8004f2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2200      	movs	r2, #0
 8004f36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004f42:	2300      	movs	r3, #0
 8004f44:	e000      	b.n	8004f48 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004f46:	2302      	movs	r3, #2
  }
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3718      	adds	r7, #24
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	80002400 	.word	0x80002400
 8004f54:	fe00e800 	.word	0xfe00e800

08004f58 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b086      	sub	sp, #24
 8004f5c:	af02      	add	r7, sp, #8
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	4608      	mov	r0, r1
 8004f62:	4611      	mov	r1, r2
 8004f64:	461a      	mov	r2, r3
 8004f66:	4603      	mov	r3, r0
 8004f68:	817b      	strh	r3, [r7, #10]
 8004f6a:	460b      	mov	r3, r1
 8004f6c:	813b      	strh	r3, [r7, #8]
 8004f6e:	4613      	mov	r3, r2
 8004f70:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004f72:	88fb      	ldrh	r3, [r7, #6]
 8004f74:	b2da      	uxtb	r2, r3
 8004f76:	8979      	ldrh	r1, [r7, #10]
 8004f78:	4b20      	ldr	r3, [pc, #128]	@ (8004ffc <I2C_RequestMemoryRead+0xa4>)
 8004f7a:	9300      	str	r3, [sp, #0]
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	68f8      	ldr	r0, [r7, #12]
 8004f80:	f000 fa26 	bl	80053d0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f84:	69fa      	ldr	r2, [r7, #28]
 8004f86:	69b9      	ldr	r1, [r7, #24]
 8004f88:	68f8      	ldr	r0, [r7, #12]
 8004f8a:	f000 f8b6 	bl	80050fa <I2C_WaitOnTXISFlagUntilTimeout>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d001      	beq.n	8004f98 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e02c      	b.n	8004ff2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004f98:	88fb      	ldrh	r3, [r7, #6]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d105      	bne.n	8004faa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004f9e:	893b      	ldrh	r3, [r7, #8]
 8004fa0:	b2da      	uxtb	r2, r3
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	629a      	str	r2, [r3, #40]	@ 0x28
 8004fa8:	e015      	b.n	8004fd6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004faa:	893b      	ldrh	r3, [r7, #8]
 8004fac:	0a1b      	lsrs	r3, r3, #8
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	b2da      	uxtb	r2, r3
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fb8:	69fa      	ldr	r2, [r7, #28]
 8004fba:	69b9      	ldr	r1, [r7, #24]
 8004fbc:	68f8      	ldr	r0, [r7, #12]
 8004fbe:	f000 f89c 	bl	80050fa <I2C_WaitOnTXISFlagUntilTimeout>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d001      	beq.n	8004fcc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e012      	b.n	8004ff2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004fcc:	893b      	ldrh	r3, [r7, #8]
 8004fce:	b2da      	uxtb	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004fd6:	69fb      	ldr	r3, [r7, #28]
 8004fd8:	9300      	str	r3, [sp, #0]
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	2140      	movs	r1, #64	@ 0x40
 8004fe0:	68f8      	ldr	r0, [r7, #12]
 8004fe2:	f000 f831 	bl	8005048 <I2C_WaitOnFlagUntilTimeout>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d001      	beq.n	8004ff0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e000      	b.n	8004ff2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004ff0:	2300      	movs	r3, #0
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3710      	adds	r7, #16
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	80002000 	.word	0x80002000

08005000 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	699b      	ldr	r3, [r3, #24]
 800500e:	f003 0302 	and.w	r3, r3, #2
 8005012:	2b02      	cmp	r3, #2
 8005014:	d103      	bne.n	800501e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	2200      	movs	r2, #0
 800501c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	699b      	ldr	r3, [r3, #24]
 8005024:	f003 0301 	and.w	r3, r3, #1
 8005028:	2b01      	cmp	r3, #1
 800502a:	d007      	beq.n	800503c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	699a      	ldr	r2, [r3, #24]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f042 0201 	orr.w	r2, r2, #1
 800503a:	619a      	str	r2, [r3, #24]
  }
}
 800503c:	bf00      	nop
 800503e:	370c      	adds	r7, #12
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	60b9      	str	r1, [r7, #8]
 8005052:	603b      	str	r3, [r7, #0]
 8005054:	4613      	mov	r3, r2
 8005056:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005058:	e03b      	b.n	80050d2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800505a:	69ba      	ldr	r2, [r7, #24]
 800505c:	6839      	ldr	r1, [r7, #0]
 800505e:	68f8      	ldr	r0, [r7, #12]
 8005060:	f000 f8d6 	bl	8005210 <I2C_IsErrorOccurred>
 8005064:	4603      	mov	r3, r0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d001      	beq.n	800506e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e041      	b.n	80050f2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005074:	d02d      	beq.n	80050d2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005076:	f7fd faa5 	bl	80025c4 <HAL_GetTick>
 800507a:	4602      	mov	r2, r0
 800507c:	69bb      	ldr	r3, [r7, #24]
 800507e:	1ad3      	subs	r3, r2, r3
 8005080:	683a      	ldr	r2, [r7, #0]
 8005082:	429a      	cmp	r2, r3
 8005084:	d302      	bcc.n	800508c <I2C_WaitOnFlagUntilTimeout+0x44>
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d122      	bne.n	80050d2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	699a      	ldr	r2, [r3, #24]
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	4013      	ands	r3, r2
 8005096:	68ba      	ldr	r2, [r7, #8]
 8005098:	429a      	cmp	r2, r3
 800509a:	bf0c      	ite	eq
 800509c:	2301      	moveq	r3, #1
 800509e:	2300      	movne	r3, #0
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	461a      	mov	r2, r3
 80050a4:	79fb      	ldrb	r3, [r7, #7]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d113      	bne.n	80050d2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ae:	f043 0220 	orr.w	r2, r3, #32
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2220      	movs	r2, #32
 80050ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e00f      	b.n	80050f2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	699a      	ldr	r2, [r3, #24]
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	4013      	ands	r3, r2
 80050dc:	68ba      	ldr	r2, [r7, #8]
 80050de:	429a      	cmp	r2, r3
 80050e0:	bf0c      	ite	eq
 80050e2:	2301      	moveq	r3, #1
 80050e4:	2300      	movne	r3, #0
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	461a      	mov	r2, r3
 80050ea:	79fb      	ldrb	r3, [r7, #7]
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d0b4      	beq.n	800505a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80050f0:	2300      	movs	r3, #0
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3710      	adds	r7, #16
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}

080050fa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80050fa:	b580      	push	{r7, lr}
 80050fc:	b084      	sub	sp, #16
 80050fe:	af00      	add	r7, sp, #0
 8005100:	60f8      	str	r0, [r7, #12]
 8005102:	60b9      	str	r1, [r7, #8]
 8005104:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005106:	e033      	b.n	8005170 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	68b9      	ldr	r1, [r7, #8]
 800510c:	68f8      	ldr	r0, [r7, #12]
 800510e:	f000 f87f 	bl	8005210 <I2C_IsErrorOccurred>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d001      	beq.n	800511c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e031      	b.n	8005180 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005122:	d025      	beq.n	8005170 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005124:	f7fd fa4e 	bl	80025c4 <HAL_GetTick>
 8005128:	4602      	mov	r2, r0
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	68ba      	ldr	r2, [r7, #8]
 8005130:	429a      	cmp	r2, r3
 8005132:	d302      	bcc.n	800513a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d11a      	bne.n	8005170 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	699b      	ldr	r3, [r3, #24]
 8005140:	f003 0302 	and.w	r3, r3, #2
 8005144:	2b02      	cmp	r3, #2
 8005146:	d013      	beq.n	8005170 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800514c:	f043 0220 	orr.w	r2, r3, #32
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2220      	movs	r2, #32
 8005158:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2200      	movs	r2, #0
 8005168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	e007      	b.n	8005180 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	699b      	ldr	r3, [r3, #24]
 8005176:	f003 0302 	and.w	r3, r3, #2
 800517a:	2b02      	cmp	r3, #2
 800517c:	d1c4      	bne.n	8005108 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800517e:	2300      	movs	r3, #0
}
 8005180:	4618      	mov	r0, r3
 8005182:	3710      	adds	r7, #16
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}

08005188 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b084      	sub	sp, #16
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	60b9      	str	r1, [r7, #8]
 8005192:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005194:	e02f      	b.n	80051f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	68b9      	ldr	r1, [r7, #8]
 800519a:	68f8      	ldr	r0, [r7, #12]
 800519c:	f000 f838 	bl	8005210 <I2C_IsErrorOccurred>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d001      	beq.n	80051aa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e02d      	b.n	8005206 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051aa:	f7fd fa0b 	bl	80025c4 <HAL_GetTick>
 80051ae:	4602      	mov	r2, r0
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	68ba      	ldr	r2, [r7, #8]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d302      	bcc.n	80051c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d11a      	bne.n	80051f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	699b      	ldr	r3, [r3, #24]
 80051c6:	f003 0320 	and.w	r3, r3, #32
 80051ca:	2b20      	cmp	r3, #32
 80051cc:	d013      	beq.n	80051f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051d2:	f043 0220 	orr.w	r2, r3, #32
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2220      	movs	r2, #32
 80051de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	e007      	b.n	8005206 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	699b      	ldr	r3, [r3, #24]
 80051fc:	f003 0320 	and.w	r3, r3, #32
 8005200:	2b20      	cmp	r3, #32
 8005202:	d1c8      	bne.n	8005196 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3710      	adds	r7, #16
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
	...

08005210 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b08a      	sub	sp, #40	@ 0x28
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800521c:	2300      	movs	r3, #0
 800521e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	699b      	ldr	r3, [r3, #24]
 8005228:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800522a:	2300      	movs	r3, #0
 800522c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005232:	69bb      	ldr	r3, [r7, #24]
 8005234:	f003 0310 	and.w	r3, r3, #16
 8005238:	2b00      	cmp	r3, #0
 800523a:	d068      	beq.n	800530e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2210      	movs	r2, #16
 8005242:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005244:	e049      	b.n	80052da <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800524c:	d045      	beq.n	80052da <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800524e:	f7fd f9b9 	bl	80025c4 <HAL_GetTick>
 8005252:	4602      	mov	r2, r0
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	68ba      	ldr	r2, [r7, #8]
 800525a:	429a      	cmp	r2, r3
 800525c:	d302      	bcc.n	8005264 <I2C_IsErrorOccurred+0x54>
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d13a      	bne.n	80052da <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800526e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005276:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	699b      	ldr	r3, [r3, #24]
 800527e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005282:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005286:	d121      	bne.n	80052cc <I2C_IsErrorOccurred+0xbc>
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800528e:	d01d      	beq.n	80052cc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005290:	7cfb      	ldrb	r3, [r7, #19]
 8005292:	2b20      	cmp	r3, #32
 8005294:	d01a      	beq.n	80052cc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	685a      	ldr	r2, [r3, #4]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80052a4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80052a6:	f7fd f98d 	bl	80025c4 <HAL_GetTick>
 80052aa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80052ac:	e00e      	b.n	80052cc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80052ae:	f7fd f989 	bl	80025c4 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	2b19      	cmp	r3, #25
 80052ba:	d907      	bls.n	80052cc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80052bc:	6a3b      	ldr	r3, [r7, #32]
 80052be:	f043 0320 	orr.w	r3, r3, #32
 80052c2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80052ca:	e006      	b.n	80052da <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	699b      	ldr	r3, [r3, #24]
 80052d2:	f003 0320 	and.w	r3, r3, #32
 80052d6:	2b20      	cmp	r3, #32
 80052d8:	d1e9      	bne.n	80052ae <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	f003 0320 	and.w	r3, r3, #32
 80052e4:	2b20      	cmp	r3, #32
 80052e6:	d003      	beq.n	80052f0 <I2C_IsErrorOccurred+0xe0>
 80052e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d0aa      	beq.n	8005246 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80052f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d103      	bne.n	8005300 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2220      	movs	r2, #32
 80052fe:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005300:	6a3b      	ldr	r3, [r7, #32]
 8005302:	f043 0304 	orr.w	r3, r3, #4
 8005306:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005308:	2301      	movs	r3, #1
 800530a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	699b      	ldr	r3, [r3, #24]
 8005314:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800531c:	2b00      	cmp	r3, #0
 800531e:	d00b      	beq.n	8005338 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005320:	6a3b      	ldr	r3, [r7, #32]
 8005322:	f043 0301 	orr.w	r3, r3, #1
 8005326:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005330:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005338:	69bb      	ldr	r3, [r7, #24]
 800533a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00b      	beq.n	800535a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005342:	6a3b      	ldr	r3, [r7, #32]
 8005344:	f043 0308 	orr.w	r3, r3, #8
 8005348:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005352:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005360:	2b00      	cmp	r3, #0
 8005362:	d00b      	beq.n	800537c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005364:	6a3b      	ldr	r3, [r7, #32]
 8005366:	f043 0302 	orr.w	r3, r3, #2
 800536a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005374:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800537c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005380:	2b00      	cmp	r3, #0
 8005382:	d01c      	beq.n	80053be <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005384:	68f8      	ldr	r0, [r7, #12]
 8005386:	f7ff fe3b 	bl	8005000 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	6859      	ldr	r1, [r3, #4]
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	4b0d      	ldr	r3, [pc, #52]	@ (80053cc <I2C_IsErrorOccurred+0x1bc>)
 8005396:	400b      	ands	r3, r1
 8005398:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800539e:	6a3b      	ldr	r3, [r7, #32]
 80053a0:	431a      	orrs	r2, r3
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2220      	movs	r2, #32
 80053aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80053be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3728      	adds	r7, #40	@ 0x28
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	fe00e800 	.word	0xfe00e800

080053d0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b087      	sub	sp, #28
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	60f8      	str	r0, [r7, #12]
 80053d8:	607b      	str	r3, [r7, #4]
 80053da:	460b      	mov	r3, r1
 80053dc:	817b      	strh	r3, [r7, #10]
 80053de:	4613      	mov	r3, r2
 80053e0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80053e2:	897b      	ldrh	r3, [r7, #10]
 80053e4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80053e8:	7a7b      	ldrb	r3, [r7, #9]
 80053ea:	041b      	lsls	r3, r3, #16
 80053ec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80053f0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80053f6:	6a3b      	ldr	r3, [r7, #32]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80053fe:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	685a      	ldr	r2, [r3, #4]
 8005406:	6a3b      	ldr	r3, [r7, #32]
 8005408:	0d5b      	lsrs	r3, r3, #21
 800540a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800540e:	4b08      	ldr	r3, [pc, #32]	@ (8005430 <I2C_TransferConfig+0x60>)
 8005410:	430b      	orrs	r3, r1
 8005412:	43db      	mvns	r3, r3
 8005414:	ea02 0103 	and.w	r1, r2, r3
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	697a      	ldr	r2, [r7, #20]
 800541e:	430a      	orrs	r2, r1
 8005420:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005422:	bf00      	nop
 8005424:	371c      	adds	r7, #28
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr
 800542e:	bf00      	nop
 8005430:	03ff63ff 	.word	0x03ff63ff

08005434 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005434:	b480      	push	{r7}
 8005436:	b083      	sub	sp, #12
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005444:	b2db      	uxtb	r3, r3
 8005446:	2b20      	cmp	r3, #32
 8005448:	d138      	bne.n	80054bc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005450:	2b01      	cmp	r3, #1
 8005452:	d101      	bne.n	8005458 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005454:	2302      	movs	r3, #2
 8005456:	e032      	b.n	80054be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2224      	movs	r2, #36	@ 0x24
 8005464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f022 0201 	bic.w	r2, r2, #1
 8005476:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005486:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6819      	ldr	r1, [r3, #0]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	683a      	ldr	r2, [r7, #0]
 8005494:	430a      	orrs	r2, r1
 8005496:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f042 0201 	orr.w	r2, r2, #1
 80054a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2220      	movs	r2, #32
 80054ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80054b8:	2300      	movs	r3, #0
 80054ba:	e000      	b.n	80054be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80054bc:	2302      	movs	r3, #2
  }
}
 80054be:	4618      	mov	r0, r3
 80054c0:	370c      	adds	r7, #12
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr

080054ca <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80054ca:	b480      	push	{r7}
 80054cc:	b085      	sub	sp, #20
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	6078      	str	r0, [r7, #4]
 80054d2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	2b20      	cmp	r3, #32
 80054de:	d139      	bne.n	8005554 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d101      	bne.n	80054ee <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80054ea:	2302      	movs	r3, #2
 80054ec:	e033      	b.n	8005556 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2201      	movs	r2, #1
 80054f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2224      	movs	r2, #36	@ 0x24
 80054fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f022 0201 	bic.w	r2, r2, #1
 800550c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800551c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	021b      	lsls	r3, r3, #8
 8005522:	68fa      	ldr	r2, [r7, #12]
 8005524:	4313      	orrs	r3, r2
 8005526:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	68fa      	ldr	r2, [r7, #12]
 800552e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f042 0201 	orr.w	r2, r2, #1
 800553e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2220      	movs	r2, #32
 8005544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2200      	movs	r2, #0
 800554c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005550:	2300      	movs	r3, #0
 8005552:	e000      	b.n	8005556 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005554:	2302      	movs	r3, #2
  }
}
 8005556:	4618      	mov	r0, r3
 8005558:	3714      	adds	r7, #20
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr

08005562 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005562:	b580      	push	{r7, lr}
 8005564:	b084      	sub	sp, #16
 8005566:	af00      	add	r7, sp, #0
 8005568:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d101      	bne.n	8005574 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	e0c0      	b.n	80056f6 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800557a:	b2db      	uxtb	r3, r3
 800557c:	2b00      	cmp	r3, #0
 800557e:	d106      	bne.n	800558e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f008 f935 	bl	800d7f8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2203      	movs	r2, #3
 8005592:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4618      	mov	r0, r3
 800559c:	f004 fb95 	bl	8009cca <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055a0:	2300      	movs	r3, #0
 80055a2:	73fb      	strb	r3, [r7, #15]
 80055a4:	e03e      	b.n	8005624 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80055a6:	7bfa      	ldrb	r2, [r7, #15]
 80055a8:	6879      	ldr	r1, [r7, #4]
 80055aa:	4613      	mov	r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	4413      	add	r3, r2
 80055b0:	00db      	lsls	r3, r3, #3
 80055b2:	440b      	add	r3, r1
 80055b4:	3311      	adds	r3, #17
 80055b6:	2201      	movs	r2, #1
 80055b8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80055ba:	7bfa      	ldrb	r2, [r7, #15]
 80055bc:	6879      	ldr	r1, [r7, #4]
 80055be:	4613      	mov	r3, r2
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	4413      	add	r3, r2
 80055c4:	00db      	lsls	r3, r3, #3
 80055c6:	440b      	add	r3, r1
 80055c8:	3310      	adds	r3, #16
 80055ca:	7bfa      	ldrb	r2, [r7, #15]
 80055cc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80055ce:	7bfa      	ldrb	r2, [r7, #15]
 80055d0:	6879      	ldr	r1, [r7, #4]
 80055d2:	4613      	mov	r3, r2
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	4413      	add	r3, r2
 80055d8:	00db      	lsls	r3, r3, #3
 80055da:	440b      	add	r3, r1
 80055dc:	3313      	adds	r3, #19
 80055de:	2200      	movs	r2, #0
 80055e0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80055e2:	7bfa      	ldrb	r2, [r7, #15]
 80055e4:	6879      	ldr	r1, [r7, #4]
 80055e6:	4613      	mov	r3, r2
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	4413      	add	r3, r2
 80055ec:	00db      	lsls	r3, r3, #3
 80055ee:	440b      	add	r3, r1
 80055f0:	3320      	adds	r3, #32
 80055f2:	2200      	movs	r2, #0
 80055f4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80055f6:	7bfa      	ldrb	r2, [r7, #15]
 80055f8:	6879      	ldr	r1, [r7, #4]
 80055fa:	4613      	mov	r3, r2
 80055fc:	009b      	lsls	r3, r3, #2
 80055fe:	4413      	add	r3, r2
 8005600:	00db      	lsls	r3, r3, #3
 8005602:	440b      	add	r3, r1
 8005604:	3324      	adds	r3, #36	@ 0x24
 8005606:	2200      	movs	r2, #0
 8005608:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800560a:	7bfb      	ldrb	r3, [r7, #15]
 800560c:	6879      	ldr	r1, [r7, #4]
 800560e:	1c5a      	adds	r2, r3, #1
 8005610:	4613      	mov	r3, r2
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	4413      	add	r3, r2
 8005616:	00db      	lsls	r3, r3, #3
 8005618:	440b      	add	r3, r1
 800561a:	2200      	movs	r2, #0
 800561c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800561e:	7bfb      	ldrb	r3, [r7, #15]
 8005620:	3301      	adds	r3, #1
 8005622:	73fb      	strb	r3, [r7, #15]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	791b      	ldrb	r3, [r3, #4]
 8005628:	7bfa      	ldrb	r2, [r7, #15]
 800562a:	429a      	cmp	r2, r3
 800562c:	d3bb      	bcc.n	80055a6 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800562e:	2300      	movs	r3, #0
 8005630:	73fb      	strb	r3, [r7, #15]
 8005632:	e044      	b.n	80056be <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005634:	7bfa      	ldrb	r2, [r7, #15]
 8005636:	6879      	ldr	r1, [r7, #4]
 8005638:	4613      	mov	r3, r2
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	4413      	add	r3, r2
 800563e:	00db      	lsls	r3, r3, #3
 8005640:	440b      	add	r3, r1
 8005642:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8005646:	2200      	movs	r2, #0
 8005648:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800564a:	7bfa      	ldrb	r2, [r7, #15]
 800564c:	6879      	ldr	r1, [r7, #4]
 800564e:	4613      	mov	r3, r2
 8005650:	009b      	lsls	r3, r3, #2
 8005652:	4413      	add	r3, r2
 8005654:	00db      	lsls	r3, r3, #3
 8005656:	440b      	add	r3, r1
 8005658:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800565c:	7bfa      	ldrb	r2, [r7, #15]
 800565e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005660:	7bfa      	ldrb	r2, [r7, #15]
 8005662:	6879      	ldr	r1, [r7, #4]
 8005664:	4613      	mov	r3, r2
 8005666:	009b      	lsls	r3, r3, #2
 8005668:	4413      	add	r3, r2
 800566a:	00db      	lsls	r3, r3, #3
 800566c:	440b      	add	r3, r1
 800566e:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8005672:	2200      	movs	r2, #0
 8005674:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005676:	7bfa      	ldrb	r2, [r7, #15]
 8005678:	6879      	ldr	r1, [r7, #4]
 800567a:	4613      	mov	r3, r2
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	4413      	add	r3, r2
 8005680:	00db      	lsls	r3, r3, #3
 8005682:	440b      	add	r3, r1
 8005684:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8005688:	2200      	movs	r2, #0
 800568a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800568c:	7bfa      	ldrb	r2, [r7, #15]
 800568e:	6879      	ldr	r1, [r7, #4]
 8005690:	4613      	mov	r3, r2
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	4413      	add	r3, r2
 8005696:	00db      	lsls	r3, r3, #3
 8005698:	440b      	add	r3, r1
 800569a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800569e:	2200      	movs	r2, #0
 80056a0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80056a2:	7bfa      	ldrb	r2, [r7, #15]
 80056a4:	6879      	ldr	r1, [r7, #4]
 80056a6:	4613      	mov	r3, r2
 80056a8:	009b      	lsls	r3, r3, #2
 80056aa:	4413      	add	r3, r2
 80056ac:	00db      	lsls	r3, r3, #3
 80056ae:	440b      	add	r3, r1
 80056b0:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80056b4:	2200      	movs	r2, #0
 80056b6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80056b8:	7bfb      	ldrb	r3, [r7, #15]
 80056ba:	3301      	adds	r3, #1
 80056bc:	73fb      	strb	r3, [r7, #15]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	791b      	ldrb	r3, [r3, #4]
 80056c2:	7bfa      	ldrb	r2, [r7, #15]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d3b5      	bcc.n	8005634 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6818      	ldr	r0, [r3, #0]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	3304      	adds	r3, #4
 80056d0:	e893 0006 	ldmia.w	r3, {r1, r2}
 80056d4:	f004 fb14 	bl	8009d00 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2201      	movs	r2, #1
 80056e2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	7a9b      	ldrb	r3, [r3, #10]
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d102      	bne.n	80056f4 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f001 fc0e 	bl	8006f10 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80056f4:	2300      	movs	r3, #0
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3710      	adds	r7, #16
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}

080056fe <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80056fe:	b580      	push	{r7, lr}
 8005700:	b082      	sub	sp, #8
 8005702:	af00      	add	r7, sp, #0
 8005704:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800570c:	2b01      	cmp	r3, #1
 800570e:	d101      	bne.n	8005714 <HAL_PCD_Start+0x16>
 8005710:	2302      	movs	r3, #2
 8005712:	e012      	b.n	800573a <HAL_PCD_Start+0x3c>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4618      	mov	r0, r3
 8005722:	f004 fabb 	bl	8009c9c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4618      	mov	r0, r3
 800572c:	f006 f898 	bl	800b860 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005738:	2300      	movs	r3, #0
}
 800573a:	4618      	mov	r0, r3
 800573c:	3708      	adds	r7, #8
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}

08005742 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005742:	b580      	push	{r7, lr}
 8005744:	b084      	sub	sp, #16
 8005746:	af00      	add	r7, sp, #0
 8005748:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4618      	mov	r0, r3
 8005750:	f006 f89d 	bl	800b88e <USB_ReadInterrupts>
 8005754:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800575c:	2b00      	cmp	r3, #0
 800575e:	d003      	beq.n	8005768 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f000 fb06 	bl	8005d72 <PCD_EP_ISR_Handler>

    return;
 8005766:	e110      	b.n	800598a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800576e:	2b00      	cmp	r3, #0
 8005770:	d013      	beq.n	800579a <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800577a:	b29a      	uxth	r2, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005784:	b292      	uxth	r2, r2
 8005786:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f008 f8c5 	bl	800d91a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8005790:	2100      	movs	r1, #0
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 f8fc 	bl	8005990 <HAL_PCD_SetAddress>

    return;
 8005798:	e0f7      	b.n	800598a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d00c      	beq.n	80057be <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80057ac:	b29a      	uxth	r2, r3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80057b6:	b292      	uxth	r2, r2
 80057b8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80057bc:	e0e5      	b.n	800598a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d00c      	beq.n	80057e2 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80057d0:	b29a      	uxth	r2, r3
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80057da:	b292      	uxth	r2, r2
 80057dc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80057e0:	e0d3      	b.n	800598a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d034      	beq.n	8005856 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80057f4:	b29a      	uxth	r2, r3
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f022 0204 	bic.w	r2, r2, #4
 80057fe:	b292      	uxth	r2, r2
 8005800:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800580c:	b29a      	uxth	r2, r3
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f022 0208 	bic.w	r2, r2, #8
 8005816:	b292      	uxth	r2, r2
 8005818:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8005822:	2b01      	cmp	r3, #1
 8005824:	d107      	bne.n	8005836 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2200      	movs	r2, #0
 800582a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800582e:	2100      	movs	r1, #0
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f008 fa65 	bl	800dd00 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f008 f8a8 	bl	800d98c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005844:	b29a      	uxth	r2, r3
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800584e:	b292      	uxth	r2, r2
 8005850:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005854:	e099      	b.n	800598a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800585c:	2b00      	cmp	r3, #0
 800585e:	d027      	beq.n	80058b0 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005868:	b29a      	uxth	r2, r3
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f042 0208 	orr.w	r2, r2, #8
 8005872:	b292      	uxth	r2, r2
 8005874:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005880:	b29a      	uxth	r2, r3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800588a:	b292      	uxth	r2, r2
 800588c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005898:	b29a      	uxth	r2, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f042 0204 	orr.w	r2, r2, #4
 80058a2:	b292      	uxth	r2, r2
 80058a4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f008 f855 	bl	800d958 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80058ae:	e06c      	b.n	800598a <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d040      	beq.n	800593c <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80058c2:	b29a      	uxth	r2, r3
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80058cc:	b292      	uxth	r2, r2
 80058ce:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d12b      	bne.n	8005934 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80058e4:	b29a      	uxth	r2, r3
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f042 0204 	orr.w	r2, r2, #4
 80058ee:	b292      	uxth	r2, r2
 80058f0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80058fc:	b29a      	uxth	r2, r3
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f042 0208 	orr.w	r2, r2, #8
 8005906:	b292      	uxth	r2, r2
 8005908:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800591c:	b29b      	uxth	r3, r3
 800591e:	089b      	lsrs	r3, r3, #2
 8005920:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800592a:	2101      	movs	r1, #1
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f008 f9e7 	bl	800dd00 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8005932:	e02a      	b.n	800598a <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f008 f80f 	bl	800d958 <HAL_PCD_SuspendCallback>
    return;
 800593a:	e026      	b.n	800598a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005942:	2b00      	cmp	r3, #0
 8005944:	d00f      	beq.n	8005966 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800594e:	b29a      	uxth	r2, r3
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005958:	b292      	uxth	r2, r2
 800595a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f007 ffcd 	bl	800d8fe <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005964:	e011      	b.n	800598a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800596c:	2b00      	cmp	r3, #0
 800596e:	d00c      	beq.n	800598a <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005978:	b29a      	uxth	r2, r3
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005982:	b292      	uxth	r2, r2
 8005984:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005988:	bf00      	nop
  }
}
 800598a:	3710      	adds	r7, #16
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}

08005990 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b082      	sub	sp, #8
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
 8005998:	460b      	mov	r3, r1
 800599a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d101      	bne.n	80059aa <HAL_PCD_SetAddress+0x1a>
 80059a6:	2302      	movs	r3, #2
 80059a8:	e012      	b.n	80059d0 <HAL_PCD_SetAddress+0x40>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2201      	movs	r2, #1
 80059ae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	78fa      	ldrb	r2, [r7, #3]
 80059b6:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	78fa      	ldrb	r2, [r7, #3]
 80059be:	4611      	mov	r1, r2
 80059c0:	4618      	mov	r0, r3
 80059c2:	f005 ff39 	bl	800b838 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2200      	movs	r2, #0
 80059ca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80059ce:	2300      	movs	r3, #0
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3708      	adds	r7, #8
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}

080059d8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b084      	sub	sp, #16
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	4608      	mov	r0, r1
 80059e2:	4611      	mov	r1, r2
 80059e4:	461a      	mov	r2, r3
 80059e6:	4603      	mov	r3, r0
 80059e8:	70fb      	strb	r3, [r7, #3]
 80059ea:	460b      	mov	r3, r1
 80059ec:	803b      	strh	r3, [r7, #0]
 80059ee:	4613      	mov	r3, r2
 80059f0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80059f2:	2300      	movs	r3, #0
 80059f4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80059f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	da0e      	bge.n	8005a1c <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80059fe:	78fb      	ldrb	r3, [r7, #3]
 8005a00:	f003 0207 	and.w	r2, r3, #7
 8005a04:	4613      	mov	r3, r2
 8005a06:	009b      	lsls	r3, r3, #2
 8005a08:	4413      	add	r3, r2
 8005a0a:	00db      	lsls	r3, r3, #3
 8005a0c:	3310      	adds	r3, #16
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	4413      	add	r3, r2
 8005a12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2201      	movs	r2, #1
 8005a18:	705a      	strb	r2, [r3, #1]
 8005a1a:	e00e      	b.n	8005a3a <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a1c:	78fb      	ldrb	r3, [r7, #3]
 8005a1e:	f003 0207 	and.w	r2, r3, #7
 8005a22:	4613      	mov	r3, r2
 8005a24:	009b      	lsls	r3, r3, #2
 8005a26:	4413      	add	r3, r2
 8005a28:	00db      	lsls	r3, r3, #3
 8005a2a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005a2e:	687a      	ldr	r2, [r7, #4]
 8005a30:	4413      	add	r3, r2
 8005a32:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2200      	movs	r2, #0
 8005a38:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005a3a:	78fb      	ldrb	r3, [r7, #3]
 8005a3c:	f003 0307 	and.w	r3, r3, #7
 8005a40:	b2da      	uxtb	r2, r3
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005a46:	883b      	ldrh	r3, [r7, #0]
 8005a48:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	78ba      	ldrb	r2, [r7, #2]
 8005a54:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005a56:	78bb      	ldrb	r3, [r7, #2]
 8005a58:	2b02      	cmp	r3, #2
 8005a5a:	d102      	bne.n	8005a62 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d101      	bne.n	8005a70 <HAL_PCD_EP_Open+0x98>
 8005a6c:	2302      	movs	r3, #2
 8005a6e:	e00e      	b.n	8005a8e <HAL_PCD_EP_Open+0xb6>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	68f9      	ldr	r1, [r7, #12]
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f004 f95c 	bl	8009d3c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8005a8c:	7afb      	ldrb	r3, [r7, #11]
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3710      	adds	r7, #16
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}

08005a96 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a96:	b580      	push	{r7, lr}
 8005a98:	b084      	sub	sp, #16
 8005a9a:	af00      	add	r7, sp, #0
 8005a9c:	6078      	str	r0, [r7, #4]
 8005a9e:	460b      	mov	r3, r1
 8005aa0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005aa2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	da0e      	bge.n	8005ac8 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005aaa:	78fb      	ldrb	r3, [r7, #3]
 8005aac:	f003 0207 	and.w	r2, r3, #7
 8005ab0:	4613      	mov	r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	4413      	add	r3, r2
 8005ab6:	00db      	lsls	r3, r3, #3
 8005ab8:	3310      	adds	r3, #16
 8005aba:	687a      	ldr	r2, [r7, #4]
 8005abc:	4413      	add	r3, r2
 8005abe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	705a      	strb	r2, [r3, #1]
 8005ac6:	e00e      	b.n	8005ae6 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ac8:	78fb      	ldrb	r3, [r7, #3]
 8005aca:	f003 0207 	and.w	r2, r3, #7
 8005ace:	4613      	mov	r3, r2
 8005ad0:	009b      	lsls	r3, r3, #2
 8005ad2:	4413      	add	r3, r2
 8005ad4:	00db      	lsls	r3, r3, #3
 8005ad6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	4413      	add	r3, r2
 8005ade:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ae6:	78fb      	ldrb	r3, [r7, #3]
 8005ae8:	f003 0307 	and.w	r3, r3, #7
 8005aec:	b2da      	uxtb	r2, r3
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d101      	bne.n	8005b00 <HAL_PCD_EP_Close+0x6a>
 8005afc:	2302      	movs	r3, #2
 8005afe:	e00e      	b.n	8005b1e <HAL_PCD_EP_Close+0x88>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	68f9      	ldr	r1, [r7, #12]
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f004 fdfc 	bl	800a70c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8005b1c:	2300      	movs	r3, #0
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3710      	adds	r7, #16
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}

08005b26 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005b26:	b580      	push	{r7, lr}
 8005b28:	b086      	sub	sp, #24
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	60f8      	str	r0, [r7, #12]
 8005b2e:	607a      	str	r2, [r7, #4]
 8005b30:	603b      	str	r3, [r7, #0]
 8005b32:	460b      	mov	r3, r1
 8005b34:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b36:	7afb      	ldrb	r3, [r7, #11]
 8005b38:	f003 0207 	and.w	r2, r3, #7
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	4413      	add	r3, r2
 8005b42:	00db      	lsls	r3, r3, #3
 8005b44:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005b48:	68fa      	ldr	r2, [r7, #12]
 8005b4a:	4413      	add	r3, r2
 8005b4c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	683a      	ldr	r2, [r7, #0]
 8005b58:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	2200      	movs	r2, #0
 8005b64:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b66:	7afb      	ldrb	r3, [r7, #11]
 8005b68:	f003 0307 	and.w	r3, r3, #7
 8005b6c:	b2da      	uxtb	r2, r3
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	6979      	ldr	r1, [r7, #20]
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f004 ffb4 	bl	800aae6 <USB_EPStartXfer>

  return HAL_OK;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3718      	adds	r7, #24
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	460b      	mov	r3, r1
 8005b92:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005b94:	78fb      	ldrb	r3, [r7, #3]
 8005b96:	f003 0207 	and.w	r2, r3, #7
 8005b9a:	6879      	ldr	r1, [r7, #4]
 8005b9c:	4613      	mov	r3, r2
 8005b9e:	009b      	lsls	r3, r3, #2
 8005ba0:	4413      	add	r3, r2
 8005ba2:	00db      	lsls	r3, r3, #3
 8005ba4:	440b      	add	r3, r1
 8005ba6:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8005baa:	681b      	ldr	r3, [r3, #0]
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	370c      	adds	r7, #12
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr

08005bb8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b086      	sub	sp, #24
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	60f8      	str	r0, [r7, #12]
 8005bc0:	607a      	str	r2, [r7, #4]
 8005bc2:	603b      	str	r3, [r7, #0]
 8005bc4:	460b      	mov	r3, r1
 8005bc6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005bc8:	7afb      	ldrb	r3, [r7, #11]
 8005bca:	f003 0207 	and.w	r2, r3, #7
 8005bce:	4613      	mov	r3, r2
 8005bd0:	009b      	lsls	r3, r3, #2
 8005bd2:	4413      	add	r3, r2
 8005bd4:	00db      	lsls	r3, r3, #3
 8005bd6:	3310      	adds	r3, #16
 8005bd8:	68fa      	ldr	r2, [r7, #12]
 8005bda:	4413      	add	r3, r2
 8005bdc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	683a      	ldr	r2, [r7, #0]
 8005be8:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	683a      	ldr	r2, [r7, #0]
 8005bf6:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	2201      	movs	r2, #1
 8005c02:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c04:	7afb      	ldrb	r3, [r7, #11]
 8005c06:	f003 0307 	and.w	r3, r3, #7
 8005c0a:	b2da      	uxtb	r2, r3
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	6979      	ldr	r1, [r7, #20]
 8005c16:	4618      	mov	r0, r3
 8005c18:	f004 ff65 	bl	800aae6 <USB_EPStartXfer>

  return HAL_OK;
 8005c1c:	2300      	movs	r3, #0
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3718      	adds	r7, #24
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}

08005c26 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005c26:	b580      	push	{r7, lr}
 8005c28:	b084      	sub	sp, #16
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	6078      	str	r0, [r7, #4]
 8005c2e:	460b      	mov	r3, r1
 8005c30:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005c32:	78fb      	ldrb	r3, [r7, #3]
 8005c34:	f003 0307 	and.w	r3, r3, #7
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	7912      	ldrb	r2, [r2, #4]
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d901      	bls.n	8005c44 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	e03e      	b.n	8005cc2 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005c44:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	da0e      	bge.n	8005c6a <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c4c:	78fb      	ldrb	r3, [r7, #3]
 8005c4e:	f003 0207 	and.w	r2, r3, #7
 8005c52:	4613      	mov	r3, r2
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	4413      	add	r3, r2
 8005c58:	00db      	lsls	r3, r3, #3
 8005c5a:	3310      	adds	r3, #16
 8005c5c:	687a      	ldr	r2, [r7, #4]
 8005c5e:	4413      	add	r3, r2
 8005c60:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2201      	movs	r2, #1
 8005c66:	705a      	strb	r2, [r3, #1]
 8005c68:	e00c      	b.n	8005c84 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005c6a:	78fa      	ldrb	r2, [r7, #3]
 8005c6c:	4613      	mov	r3, r2
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	4413      	add	r3, r2
 8005c72:	00db      	lsls	r3, r3, #3
 8005c74:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	4413      	add	r3, r2
 8005c7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2200      	movs	r2, #0
 8005c82:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2201      	movs	r2, #1
 8005c88:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c8a:	78fb      	ldrb	r3, [r7, #3]
 8005c8c:	f003 0307 	and.w	r3, r3, #7
 8005c90:	b2da      	uxtb	r2, r3
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d101      	bne.n	8005ca4 <HAL_PCD_EP_SetStall+0x7e>
 8005ca0:	2302      	movs	r3, #2
 8005ca2:	e00e      	b.n	8005cc2 <HAL_PCD_EP_SetStall+0x9c>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	68f9      	ldr	r1, [r7, #12]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f005 fcc6 	bl	800b644 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005cc0:	2300      	movs	r3, #0
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3710      	adds	r7, #16
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}

08005cca <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005cca:	b580      	push	{r7, lr}
 8005ccc:	b084      	sub	sp, #16
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
 8005cd2:	460b      	mov	r3, r1
 8005cd4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005cd6:	78fb      	ldrb	r3, [r7, #3]
 8005cd8:	f003 030f 	and.w	r3, r3, #15
 8005cdc:	687a      	ldr	r2, [r7, #4]
 8005cde:	7912      	ldrb	r2, [r2, #4]
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d901      	bls.n	8005ce8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e040      	b.n	8005d6a <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005ce8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	da0e      	bge.n	8005d0e <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005cf0:	78fb      	ldrb	r3, [r7, #3]
 8005cf2:	f003 0207 	and.w	r2, r3, #7
 8005cf6:	4613      	mov	r3, r2
 8005cf8:	009b      	lsls	r3, r3, #2
 8005cfa:	4413      	add	r3, r2
 8005cfc:	00db      	lsls	r3, r3, #3
 8005cfe:	3310      	adds	r3, #16
 8005d00:	687a      	ldr	r2, [r7, #4]
 8005d02:	4413      	add	r3, r2
 8005d04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	705a      	strb	r2, [r3, #1]
 8005d0c:	e00e      	b.n	8005d2c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005d0e:	78fb      	ldrb	r3, [r7, #3]
 8005d10:	f003 0207 	and.w	r2, r3, #7
 8005d14:	4613      	mov	r3, r2
 8005d16:	009b      	lsls	r3, r3, #2
 8005d18:	4413      	add	r3, r2
 8005d1a:	00db      	lsls	r3, r3, #3
 8005d1c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	4413      	add	r3, r2
 8005d24:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d32:	78fb      	ldrb	r3, [r7, #3]
 8005d34:	f003 0307 	and.w	r3, r3, #7
 8005d38:	b2da      	uxtb	r2, r3
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d101      	bne.n	8005d4c <HAL_PCD_EP_ClrStall+0x82>
 8005d48:	2302      	movs	r3, #2
 8005d4a:	e00e      	b.n	8005d6a <HAL_PCD_EP_ClrStall+0xa0>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68f9      	ldr	r1, [r7, #12]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f005 fcc3 	bl	800b6e6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3710      	adds	r7, #16
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}

08005d72 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8005d72:	b580      	push	{r7, lr}
 8005d74:	b092      	sub	sp, #72	@ 0x48
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005d7a:	e333      	b.n	80063e4 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005d84:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005d86:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	f003 030f 	and.w	r3, r3, #15
 8005d8e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8005d92:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	f040 8108 	bne.w	8005fac <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8005d9c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005d9e:	f003 0310 	and.w	r3, r3, #16
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d14c      	bne.n	8005e40 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	881b      	ldrh	r3, [r3, #0]
 8005dac:	b29b      	uxth	r3, r3
 8005dae:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8005db2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005db6:	813b      	strh	r3, [r7, #8]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	893b      	ldrh	r3, [r7, #8]
 8005dbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	3310      	adds	r3, #16
 8005dce:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	461a      	mov	r2, r3
 8005ddc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005dde:	781b      	ldrb	r3, [r3, #0]
 8005de0:	00db      	lsls	r3, r3, #3
 8005de2:	4413      	add	r3, r2
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	6812      	ldr	r2, [r2, #0]
 8005de8:	4413      	add	r3, r2
 8005dea:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005dee:	881b      	ldrh	r3, [r3, #0]
 8005df0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005df4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005df6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8005df8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005dfa:	695a      	ldr	r2, [r3, #20]
 8005dfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005dfe:	69db      	ldr	r3, [r3, #28]
 8005e00:	441a      	add	r2, r3
 8005e02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e04:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8005e06:	2100      	movs	r1, #0
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f007 fd5e 	bl	800d8ca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	7b1b      	ldrb	r3, [r3, #12]
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	f000 82e5 	beq.w	80063e4 <PCD_EP_ISR_Handler+0x672>
 8005e1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e1c:	699b      	ldr	r3, [r3, #24]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	f040 82e0 	bne.w	80063e4 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	7b1b      	ldrb	r3, [r3, #12]
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005e2e:	b2da      	uxtb	r2, r3
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	731a      	strb	r2, [r3, #12]
 8005e3e:	e2d1      	b.n	80063e4 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005e46:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	881b      	ldrh	r3, [r3, #0]
 8005e4e:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8005e50:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005e52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d032      	beq.n	8005ec0 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	461a      	mov	r2, r3
 8005e66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e68:	781b      	ldrb	r3, [r3, #0]
 8005e6a:	00db      	lsls	r3, r3, #3
 8005e6c:	4413      	add	r3, r2
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	6812      	ldr	r2, [r2, #0]
 8005e72:	4413      	add	r3, r2
 8005e74:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005e78:	881b      	ldrh	r3, [r3, #0]
 8005e7a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005e7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e80:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6818      	ldr	r0, [r3, #0]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8005e8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e8e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8005e90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e92:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	f005 fd4d 	bl	800b934 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	881b      	ldrh	r3, [r3, #0]
 8005ea0:	b29a      	uxth	r2, r3
 8005ea2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8005ea6:	4013      	ands	r3, r2
 8005ea8:	817b      	strh	r3, [r7, #10]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	897a      	ldrh	r2, [r7, #10]
 8005eb0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005eb4:	b292      	uxth	r2, r2
 8005eb6:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f007 fcd9 	bl	800d870 <HAL_PCD_SetupStageCallback>
 8005ebe:	e291      	b.n	80063e4 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005ec0:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	f280 828d 	bge.w	80063e4 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	881b      	ldrh	r3, [r3, #0]
 8005ed0:	b29a      	uxth	r2, r3
 8005ed2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8005ed6:	4013      	ands	r3, r2
 8005ed8:	81fb      	strh	r3, [r7, #14]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	89fa      	ldrh	r2, [r7, #14]
 8005ee0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005ee4:	b292      	uxth	r2, r2
 8005ee6:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	461a      	mov	r2, r3
 8005ef4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ef6:	781b      	ldrb	r3, [r3, #0]
 8005ef8:	00db      	lsls	r3, r3, #3
 8005efa:	4413      	add	r3, r2
 8005efc:	687a      	ldr	r2, [r7, #4]
 8005efe:	6812      	ldr	r2, [r2, #0]
 8005f00:	4413      	add	r3, r2
 8005f02:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005f06:	881b      	ldrh	r3, [r3, #0]
 8005f08:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005f0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f0e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8005f10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f12:	69db      	ldr	r3, [r3, #28]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d019      	beq.n	8005f4c <PCD_EP_ISR_Handler+0x1da>
 8005f18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f1a:	695b      	ldr	r3, [r3, #20]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d015      	beq.n	8005f4c <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6818      	ldr	r0, [r3, #0]
 8005f24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f26:	6959      	ldr	r1, [r3, #20]
 8005f28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f2a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8005f2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f2e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	f005 fcff 	bl	800b934 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8005f36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f38:	695a      	ldr	r2, [r3, #20]
 8005f3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f3c:	69db      	ldr	r3, [r3, #28]
 8005f3e:	441a      	add	r2, r3
 8005f40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f42:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8005f44:	2100      	movs	r1, #0
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f007 fca4 	bl	800d894 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	881b      	ldrh	r3, [r3, #0]
 8005f52:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8005f54:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005f56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	f040 8242 	bne.w	80063e4 <PCD_EP_ISR_Handler+0x672>
 8005f60:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005f62:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005f66:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005f6a:	f000 823b 	beq.w	80063e4 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	881b      	ldrh	r3, [r3, #0]
 8005f74:	b29b      	uxth	r3, r3
 8005f76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f7e:	81bb      	strh	r3, [r7, #12]
 8005f80:	89bb      	ldrh	r3, [r7, #12]
 8005f82:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005f86:	81bb      	strh	r3, [r7, #12]
 8005f88:	89bb      	ldrh	r3, [r7, #12]
 8005f8a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005f8e:	81bb      	strh	r3, [r7, #12]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	89bb      	ldrh	r3, [r7, #12]
 8005f96:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f9a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005fa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fa6:	b29b      	uxth	r3, r3
 8005fa8:	8013      	strh	r3, [r2, #0]
 8005faa:	e21b      	b.n	80063e4 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	4413      	add	r3, r2
 8005fba:	881b      	ldrh	r3, [r3, #0]
 8005fbc:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005fbe:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	f280 80f1 	bge.w	80061aa <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	461a      	mov	r2, r3
 8005fce:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005fd2:	009b      	lsls	r3, r3, #2
 8005fd4:	4413      	add	r3, r2
 8005fd6:	881b      	ldrh	r3, [r3, #0]
 8005fd8:	b29a      	uxth	r2, r3
 8005fda:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8005fde:	4013      	ands	r3, r2
 8005fe0:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	461a      	mov	r2, r3
 8005fe8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005fec:	009b      	lsls	r3, r3, #2
 8005fee:	4413      	add	r3, r2
 8005ff0:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005ff2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005ff6:	b292      	uxth	r2, r2
 8005ff8:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8005ffa:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8005ffe:	4613      	mov	r3, r2
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	4413      	add	r3, r2
 8006004:	00db      	lsls	r3, r3, #3
 8006006:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800600a:	687a      	ldr	r2, [r7, #4]
 800600c:	4413      	add	r3, r2
 800600e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8006010:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006012:	7b1b      	ldrb	r3, [r3, #12]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d123      	bne.n	8006060 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006020:	b29b      	uxth	r3, r3
 8006022:	461a      	mov	r2, r3
 8006024:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006026:	781b      	ldrb	r3, [r3, #0]
 8006028:	00db      	lsls	r3, r3, #3
 800602a:	4413      	add	r3, r2
 800602c:	687a      	ldr	r2, [r7, #4]
 800602e:	6812      	ldr	r2, [r2, #0]
 8006030:	4413      	add	r3, r2
 8006032:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006036:	881b      	ldrh	r3, [r3, #0]
 8006038:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800603c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8006040:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006044:	2b00      	cmp	r3, #0
 8006046:	f000 808b 	beq.w	8006160 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6818      	ldr	r0, [r3, #0]
 800604e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006050:	6959      	ldr	r1, [r3, #20]
 8006052:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006054:	88da      	ldrh	r2, [r3, #6]
 8006056:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800605a:	f005 fc6b 	bl	800b934 <USB_ReadPMA>
 800605e:	e07f      	b.n	8006160 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8006060:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006062:	78db      	ldrb	r3, [r3, #3]
 8006064:	2b02      	cmp	r3, #2
 8006066:	d109      	bne.n	800607c <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8006068:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800606a:	461a      	mov	r2, r3
 800606c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f000 f9c6 	bl	8006400 <HAL_PCD_EP_DB_Receive>
 8006074:	4603      	mov	r3, r0
 8006076:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800607a:	e071      	b.n	8006160 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	461a      	mov	r2, r3
 8006082:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006084:	781b      	ldrb	r3, [r3, #0]
 8006086:	009b      	lsls	r3, r3, #2
 8006088:	4413      	add	r3, r2
 800608a:	881b      	ldrh	r3, [r3, #0]
 800608c:	b29b      	uxth	r3, r3
 800608e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006092:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006096:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	461a      	mov	r2, r3
 800609e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060a0:	781b      	ldrb	r3, [r3, #0]
 80060a2:	009b      	lsls	r3, r3, #2
 80060a4:	441a      	add	r2, r3
 80060a6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80060a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80060ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80060b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80060b4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80060b8:	b29b      	uxth	r3, r3
 80060ba:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	461a      	mov	r2, r3
 80060c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060c4:	781b      	ldrb	r3, [r3, #0]
 80060c6:	009b      	lsls	r3, r3, #2
 80060c8:	4413      	add	r3, r2
 80060ca:	881b      	ldrh	r3, [r3, #0]
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d022      	beq.n	800611c <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80060de:	b29b      	uxth	r3, r3
 80060e0:	461a      	mov	r2, r3
 80060e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060e4:	781b      	ldrb	r3, [r3, #0]
 80060e6:	00db      	lsls	r3, r3, #3
 80060e8:	4413      	add	r3, r2
 80060ea:	687a      	ldr	r2, [r7, #4]
 80060ec:	6812      	ldr	r2, [r2, #0]
 80060ee:	4413      	add	r3, r2
 80060f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80060f4:	881b      	ldrh	r3, [r3, #0]
 80060f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80060fa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80060fe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006102:	2b00      	cmp	r3, #0
 8006104:	d02c      	beq.n	8006160 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6818      	ldr	r0, [r3, #0]
 800610a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800610c:	6959      	ldr	r1, [r3, #20]
 800610e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006110:	891a      	ldrh	r2, [r3, #8]
 8006112:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006116:	f005 fc0d 	bl	800b934 <USB_ReadPMA>
 800611a:	e021      	b.n	8006160 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006124:	b29b      	uxth	r3, r3
 8006126:	461a      	mov	r2, r3
 8006128:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	00db      	lsls	r3, r3, #3
 800612e:	4413      	add	r3, r2
 8006130:	687a      	ldr	r2, [r7, #4]
 8006132:	6812      	ldr	r2, [r2, #0]
 8006134:	4413      	add	r3, r2
 8006136:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800613a:	881b      	ldrh	r3, [r3, #0]
 800613c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006140:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006144:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006148:	2b00      	cmp	r3, #0
 800614a:	d009      	beq.n	8006160 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6818      	ldr	r0, [r3, #0]
 8006150:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006152:	6959      	ldr	r1, [r3, #20]
 8006154:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006156:	895a      	ldrh	r2, [r3, #10]
 8006158:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800615c:	f005 fbea 	bl	800b934 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8006160:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006162:	69da      	ldr	r2, [r3, #28]
 8006164:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006168:	441a      	add	r2, r3
 800616a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800616c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800616e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006170:	695a      	ldr	r2, [r3, #20]
 8006172:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006176:	441a      	add	r2, r3
 8006178:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800617a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800617c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800617e:	699b      	ldr	r3, [r3, #24]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d005      	beq.n	8006190 <PCD_EP_ISR_Handler+0x41e>
 8006184:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8006188:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800618a:	691b      	ldr	r3, [r3, #16]
 800618c:	429a      	cmp	r2, r3
 800618e:	d206      	bcs.n	800619e <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8006190:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006192:	781b      	ldrb	r3, [r3, #0]
 8006194:	4619      	mov	r1, r3
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f007 fb7c 	bl	800d894 <HAL_PCD_DataOutStageCallback>
 800619c:	e005      	b.n	80061aa <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80061a4:	4618      	mov	r0, r3
 80061a6:	f004 fc9e 	bl	800aae6 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80061aa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80061ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	f000 8117 	beq.w	80063e4 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 80061b6:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80061ba:	4613      	mov	r3, r2
 80061bc:	009b      	lsls	r3, r3, #2
 80061be:	4413      	add	r3, r2
 80061c0:	00db      	lsls	r3, r3, #3
 80061c2:	3310      	adds	r3, #16
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	4413      	add	r3, r2
 80061c8:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	461a      	mov	r2, r3
 80061d0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	4413      	add	r3, r2
 80061d8:	881b      	ldrh	r3, [r3, #0]
 80061da:	b29b      	uxth	r3, r3
 80061dc:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80061e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061e4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	461a      	mov	r2, r3
 80061ec:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80061f0:	009b      	lsls	r3, r3, #2
 80061f2:	441a      	add	r2, r3
 80061f4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80061f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061fe:	b29b      	uxth	r3, r3
 8006200:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8006202:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006204:	78db      	ldrb	r3, [r3, #3]
 8006206:	2b01      	cmp	r3, #1
 8006208:	f040 80a1 	bne.w	800634e <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800620c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800620e:	2200      	movs	r2, #0
 8006210:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8006212:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006214:	7b1b      	ldrb	r3, [r3, #12]
 8006216:	2b00      	cmp	r3, #0
 8006218:	f000 8092 	beq.w	8006340 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800621c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800621e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006222:	2b00      	cmp	r3, #0
 8006224:	d046      	beq.n	80062b4 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006226:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006228:	785b      	ldrb	r3, [r3, #1]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d126      	bne.n	800627c <PCD_EP_ISR_Handler+0x50a>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	617b      	str	r3, [r7, #20]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800623c:	b29b      	uxth	r3, r3
 800623e:	461a      	mov	r2, r3
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	4413      	add	r3, r2
 8006244:	617b      	str	r3, [r7, #20]
 8006246:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006248:	781b      	ldrb	r3, [r3, #0]
 800624a:	00da      	lsls	r2, r3, #3
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	4413      	add	r3, r2
 8006250:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006254:	613b      	str	r3, [r7, #16]
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	881b      	ldrh	r3, [r3, #0]
 800625a:	b29b      	uxth	r3, r3
 800625c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006260:	b29a      	uxth	r2, r3
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	801a      	strh	r2, [r3, #0]
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	881b      	ldrh	r3, [r3, #0]
 800626a:	b29b      	uxth	r3, r3
 800626c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006270:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006274:	b29a      	uxth	r2, r3
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	801a      	strh	r2, [r3, #0]
 800627a:	e061      	b.n	8006340 <PCD_EP_ISR_Handler+0x5ce>
 800627c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800627e:	785b      	ldrb	r3, [r3, #1]
 8006280:	2b01      	cmp	r3, #1
 8006282:	d15d      	bne.n	8006340 <PCD_EP_ISR_Handler+0x5ce>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	61fb      	str	r3, [r7, #28]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006292:	b29b      	uxth	r3, r3
 8006294:	461a      	mov	r2, r3
 8006296:	69fb      	ldr	r3, [r7, #28]
 8006298:	4413      	add	r3, r2
 800629a:	61fb      	str	r3, [r7, #28]
 800629c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800629e:	781b      	ldrb	r3, [r3, #0]
 80062a0:	00da      	lsls	r2, r3, #3
 80062a2:	69fb      	ldr	r3, [r7, #28]
 80062a4:	4413      	add	r3, r2
 80062a6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80062aa:	61bb      	str	r3, [r7, #24]
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	2200      	movs	r2, #0
 80062b0:	801a      	strh	r2, [r3, #0]
 80062b2:	e045      	b.n	8006340 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062bc:	785b      	ldrb	r3, [r3, #1]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d126      	bne.n	8006310 <PCD_EP_ISR_Handler+0x59e>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	461a      	mov	r2, r3
 80062d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d6:	4413      	add	r3, r2
 80062d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80062da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062dc:	781b      	ldrb	r3, [r3, #0]
 80062de:	00da      	lsls	r2, r3, #3
 80062e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e2:	4413      	add	r3, r2
 80062e4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80062e8:	623b      	str	r3, [r7, #32]
 80062ea:	6a3b      	ldr	r3, [r7, #32]
 80062ec:	881b      	ldrh	r3, [r3, #0]
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80062f4:	b29a      	uxth	r2, r3
 80062f6:	6a3b      	ldr	r3, [r7, #32]
 80062f8:	801a      	strh	r2, [r3, #0]
 80062fa:	6a3b      	ldr	r3, [r7, #32]
 80062fc:	881b      	ldrh	r3, [r3, #0]
 80062fe:	b29b      	uxth	r3, r3
 8006300:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006304:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006308:	b29a      	uxth	r2, r3
 800630a:	6a3b      	ldr	r3, [r7, #32]
 800630c:	801a      	strh	r2, [r3, #0]
 800630e:	e017      	b.n	8006340 <PCD_EP_ISR_Handler+0x5ce>
 8006310:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006312:	785b      	ldrb	r3, [r3, #1]
 8006314:	2b01      	cmp	r3, #1
 8006316:	d113      	bne.n	8006340 <PCD_EP_ISR_Handler+0x5ce>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006320:	b29b      	uxth	r3, r3
 8006322:	461a      	mov	r2, r3
 8006324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006326:	4413      	add	r3, r2
 8006328:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800632a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800632c:	781b      	ldrb	r3, [r3, #0]
 800632e:	00da      	lsls	r2, r3, #3
 8006330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006332:	4413      	add	r3, r2
 8006334:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006338:	62bb      	str	r3, [r7, #40]	@ 0x28
 800633a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800633c:	2200      	movs	r2, #0
 800633e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006340:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006342:	781b      	ldrb	r3, [r3, #0]
 8006344:	4619      	mov	r1, r3
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f007 fabf 	bl	800d8ca <HAL_PCD_DataInStageCallback>
 800634c:	e04a      	b.n	80063e4 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800634e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006350:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006354:	2b00      	cmp	r3, #0
 8006356:	d13f      	bne.n	80063d8 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006360:	b29b      	uxth	r3, r3
 8006362:	461a      	mov	r2, r3
 8006364:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006366:	781b      	ldrb	r3, [r3, #0]
 8006368:	00db      	lsls	r3, r3, #3
 800636a:	4413      	add	r3, r2
 800636c:	687a      	ldr	r2, [r7, #4]
 800636e:	6812      	ldr	r2, [r2, #0]
 8006370:	4413      	add	r3, r2
 8006372:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006376:	881b      	ldrh	r3, [r3, #0]
 8006378:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800637c:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800637e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006380:	699a      	ldr	r2, [r3, #24]
 8006382:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006384:	429a      	cmp	r2, r3
 8006386:	d906      	bls.n	8006396 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8006388:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800638a:	699a      	ldr	r2, [r3, #24]
 800638c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800638e:	1ad2      	subs	r2, r2, r3
 8006390:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006392:	619a      	str	r2, [r3, #24]
 8006394:	e002      	b.n	800639c <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8006396:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006398:	2200      	movs	r2, #0
 800639a:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800639c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800639e:	699b      	ldr	r3, [r3, #24]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d106      	bne.n	80063b2 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80063a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063a6:	781b      	ldrb	r3, [r3, #0]
 80063a8:	4619      	mov	r1, r3
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f007 fa8d 	bl	800d8ca <HAL_PCD_DataInStageCallback>
 80063b0:	e018      	b.n	80063e4 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80063b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063b4:	695a      	ldr	r2, [r3, #20]
 80063b6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80063b8:	441a      	add	r2, r3
 80063ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063bc:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80063be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063c0:	69da      	ldr	r2, [r3, #28]
 80063c2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80063c4:	441a      	add	r2, r3
 80063c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063c8:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80063d0:	4618      	mov	r0, r3
 80063d2:	f004 fb88 	bl	800aae6 <USB_EPStartXfer>
 80063d6:	e005      	b.n	80063e4 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80063d8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80063da:	461a      	mov	r2, r3
 80063dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f000 f917 	bl	8006612 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80063ec:	b29b      	uxth	r3, r3
 80063ee:	b21b      	sxth	r3, r3
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	f6ff acc3 	blt.w	8005d7c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80063f6:	2300      	movs	r3, #0
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	3748      	adds	r7, #72	@ 0x48
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd80      	pop	{r7, pc}

08006400 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b088      	sub	sp, #32
 8006404:	af00      	add	r7, sp, #0
 8006406:	60f8      	str	r0, [r7, #12]
 8006408:	60b9      	str	r1, [r7, #8]
 800640a:	4613      	mov	r3, r2
 800640c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800640e:	88fb      	ldrh	r3, [r7, #6]
 8006410:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006414:	2b00      	cmp	r3, #0
 8006416:	d07c      	beq.n	8006512 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006420:	b29b      	uxth	r3, r3
 8006422:	461a      	mov	r2, r3
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	781b      	ldrb	r3, [r3, #0]
 8006428:	00db      	lsls	r3, r3, #3
 800642a:	4413      	add	r3, r2
 800642c:	68fa      	ldr	r2, [r7, #12]
 800642e:	6812      	ldr	r2, [r2, #0]
 8006430:	4413      	add	r3, r2
 8006432:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006436:	881b      	ldrh	r3, [r3, #0]
 8006438:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800643c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	699a      	ldr	r2, [r3, #24]
 8006442:	8b7b      	ldrh	r3, [r7, #26]
 8006444:	429a      	cmp	r2, r3
 8006446:	d306      	bcc.n	8006456 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	699a      	ldr	r2, [r3, #24]
 800644c:	8b7b      	ldrh	r3, [r7, #26]
 800644e:	1ad2      	subs	r2, r2, r3
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	619a      	str	r2, [r3, #24]
 8006454:	e002      	b.n	800645c <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	2200      	movs	r2, #0
 800645a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	699b      	ldr	r3, [r3, #24]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d123      	bne.n	80064ac <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	461a      	mov	r2, r3
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	781b      	ldrb	r3, [r3, #0]
 800646e:	009b      	lsls	r3, r3, #2
 8006470:	4413      	add	r3, r2
 8006472:	881b      	ldrh	r3, [r3, #0]
 8006474:	b29b      	uxth	r3, r3
 8006476:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800647a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800647e:	833b      	strh	r3, [r7, #24]
 8006480:	8b3b      	ldrh	r3, [r7, #24]
 8006482:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006486:	833b      	strh	r3, [r7, #24]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	461a      	mov	r2, r3
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	781b      	ldrb	r3, [r3, #0]
 8006492:	009b      	lsls	r3, r3, #2
 8006494:	441a      	add	r2, r3
 8006496:	8b3b      	ldrh	r3, [r7, #24]
 8006498:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800649c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80064ac:	88fb      	ldrh	r3, [r7, #6]
 80064ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d01f      	beq.n	80064f6 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	461a      	mov	r2, r3
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	781b      	ldrb	r3, [r3, #0]
 80064c0:	009b      	lsls	r3, r3, #2
 80064c2:	4413      	add	r3, r2
 80064c4:	881b      	ldrh	r3, [r3, #0]
 80064c6:	b29b      	uxth	r3, r3
 80064c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064d0:	82fb      	strh	r3, [r7, #22]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	461a      	mov	r2, r3
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	781b      	ldrb	r3, [r3, #0]
 80064dc:	009b      	lsls	r3, r3, #2
 80064de:	441a      	add	r2, r3
 80064e0:	8afb      	ldrh	r3, [r7, #22]
 80064e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064ee:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80064f2:	b29b      	uxth	r3, r3
 80064f4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80064f6:	8b7b      	ldrh	r3, [r7, #26]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	f000 8085 	beq.w	8006608 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	6818      	ldr	r0, [r3, #0]
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	6959      	ldr	r1, [r3, #20]
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	891a      	ldrh	r2, [r3, #8]
 800650a:	8b7b      	ldrh	r3, [r7, #26]
 800650c:	f005 fa12 	bl	800b934 <USB_ReadPMA>
 8006510:	e07a      	b.n	8006608 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800651a:	b29b      	uxth	r3, r3
 800651c:	461a      	mov	r2, r3
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	781b      	ldrb	r3, [r3, #0]
 8006522:	00db      	lsls	r3, r3, #3
 8006524:	4413      	add	r3, r2
 8006526:	68fa      	ldr	r2, [r7, #12]
 8006528:	6812      	ldr	r2, [r2, #0]
 800652a:	4413      	add	r3, r2
 800652c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006530:	881b      	ldrh	r3, [r3, #0]
 8006532:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006536:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	699a      	ldr	r2, [r3, #24]
 800653c:	8b7b      	ldrh	r3, [r7, #26]
 800653e:	429a      	cmp	r2, r3
 8006540:	d306      	bcc.n	8006550 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	699a      	ldr	r2, [r3, #24]
 8006546:	8b7b      	ldrh	r3, [r7, #26]
 8006548:	1ad2      	subs	r2, r2, r3
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	619a      	str	r2, [r3, #24]
 800654e:	e002      	b.n	8006556 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	2200      	movs	r2, #0
 8006554:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	699b      	ldr	r3, [r3, #24]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d123      	bne.n	80065a6 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	461a      	mov	r2, r3
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	781b      	ldrb	r3, [r3, #0]
 8006568:	009b      	lsls	r3, r3, #2
 800656a:	4413      	add	r3, r2
 800656c:	881b      	ldrh	r3, [r3, #0]
 800656e:	b29b      	uxth	r3, r3
 8006570:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006574:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006578:	83fb      	strh	r3, [r7, #30]
 800657a:	8bfb      	ldrh	r3, [r7, #30]
 800657c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006580:	83fb      	strh	r3, [r7, #30]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	461a      	mov	r2, r3
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	781b      	ldrb	r3, [r3, #0]
 800658c:	009b      	lsls	r3, r3, #2
 800658e:	441a      	add	r2, r3
 8006590:	8bfb      	ldrh	r3, [r7, #30]
 8006592:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006596:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800659a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800659e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065a2:	b29b      	uxth	r3, r3
 80065a4:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80065a6:	88fb      	ldrh	r3, [r7, #6]
 80065a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d11f      	bne.n	80065f0 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	461a      	mov	r2, r3
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	781b      	ldrb	r3, [r3, #0]
 80065ba:	009b      	lsls	r3, r3, #2
 80065bc:	4413      	add	r3, r2
 80065be:	881b      	ldrh	r3, [r3, #0]
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065ca:	83bb      	strh	r3, [r7, #28]
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	461a      	mov	r2, r3
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	781b      	ldrb	r3, [r3, #0]
 80065d6:	009b      	lsls	r3, r3, #2
 80065d8:	441a      	add	r2, r3
 80065da:	8bbb      	ldrh	r3, [r7, #28]
 80065dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065e8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80065f0:	8b7b      	ldrh	r3, [r7, #26]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d008      	beq.n	8006608 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	6818      	ldr	r0, [r3, #0]
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	6959      	ldr	r1, [r3, #20]
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	895a      	ldrh	r2, [r3, #10]
 8006602:	8b7b      	ldrh	r3, [r7, #26]
 8006604:	f005 f996 	bl	800b934 <USB_ReadPMA>
    }
  }

  return count;
 8006608:	8b7b      	ldrh	r3, [r7, #26]
}
 800660a:	4618      	mov	r0, r3
 800660c:	3720      	adds	r7, #32
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}

08006612 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006612:	b580      	push	{r7, lr}
 8006614:	b0a6      	sub	sp, #152	@ 0x98
 8006616:	af00      	add	r7, sp, #0
 8006618:	60f8      	str	r0, [r7, #12]
 800661a:	60b9      	str	r1, [r7, #8]
 800661c:	4613      	mov	r3, r2
 800661e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006620:	88fb      	ldrh	r3, [r7, #6]
 8006622:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006626:	2b00      	cmp	r3, #0
 8006628:	f000 81f7 	beq.w	8006a1a <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006634:	b29b      	uxth	r3, r3
 8006636:	461a      	mov	r2, r3
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	781b      	ldrb	r3, [r3, #0]
 800663c:	00db      	lsls	r3, r3, #3
 800663e:	4413      	add	r3, r2
 8006640:	68fa      	ldr	r2, [r7, #12]
 8006642:	6812      	ldr	r2, [r2, #0]
 8006644:	4413      	add	r3, r2
 8006646:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800664a:	881b      	ldrh	r3, [r3, #0]
 800664c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006650:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	699a      	ldr	r2, [r3, #24]
 8006658:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800665c:	429a      	cmp	r2, r3
 800665e:	d907      	bls.n	8006670 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	699a      	ldr	r2, [r3, #24]
 8006664:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006668:	1ad2      	subs	r2, r2, r3
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	619a      	str	r2, [r3, #24]
 800666e:	e002      	b.n	8006676 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	2200      	movs	r2, #0
 8006674:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	699b      	ldr	r3, [r3, #24]
 800667a:	2b00      	cmp	r3, #0
 800667c:	f040 80e1 	bne.w	8006842 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	785b      	ldrb	r3, [r3, #1]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d126      	bne.n	80066d6 <HAL_PCD_EP_DB_Transmit+0xc4>
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	633b      	str	r3, [r7, #48]	@ 0x30
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006696:	b29b      	uxth	r3, r3
 8006698:	461a      	mov	r2, r3
 800669a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800669c:	4413      	add	r3, r2
 800669e:	633b      	str	r3, [r7, #48]	@ 0x30
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	781b      	ldrb	r3, [r3, #0]
 80066a4:	00da      	lsls	r2, r3, #3
 80066a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a8:	4413      	add	r3, r2
 80066aa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80066ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066b2:	881b      	ldrh	r3, [r3, #0]
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066ba:	b29a      	uxth	r2, r3
 80066bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066be:	801a      	strh	r2, [r3, #0]
 80066c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066c2:	881b      	ldrh	r3, [r3, #0]
 80066c4:	b29b      	uxth	r3, r3
 80066c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066ce:	b29a      	uxth	r2, r3
 80066d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066d2:	801a      	strh	r2, [r3, #0]
 80066d4:	e01a      	b.n	800670c <HAL_PCD_EP_DB_Transmit+0xfa>
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	785b      	ldrb	r3, [r3, #1]
 80066da:	2b01      	cmp	r3, #1
 80066dc:	d116      	bne.n	800670c <HAL_PCD_EP_DB_Transmit+0xfa>
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80066ec:	b29b      	uxth	r3, r3
 80066ee:	461a      	mov	r2, r3
 80066f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066f2:	4413      	add	r3, r2
 80066f4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	781b      	ldrb	r3, [r3, #0]
 80066fa:	00da      	lsls	r2, r3, #3
 80066fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066fe:	4413      	add	r3, r2
 8006700:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006704:	637b      	str	r3, [r7, #52]	@ 0x34
 8006706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006708:	2200      	movs	r2, #0
 800670a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	785b      	ldrb	r3, [r3, #1]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d126      	bne.n	8006768 <HAL_PCD_EP_DB_Transmit+0x156>
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	623b      	str	r3, [r7, #32]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006728:	b29b      	uxth	r3, r3
 800672a:	461a      	mov	r2, r3
 800672c:	6a3b      	ldr	r3, [r7, #32]
 800672e:	4413      	add	r3, r2
 8006730:	623b      	str	r3, [r7, #32]
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	781b      	ldrb	r3, [r3, #0]
 8006736:	00da      	lsls	r2, r3, #3
 8006738:	6a3b      	ldr	r3, [r7, #32]
 800673a:	4413      	add	r3, r2
 800673c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006740:	61fb      	str	r3, [r7, #28]
 8006742:	69fb      	ldr	r3, [r7, #28]
 8006744:	881b      	ldrh	r3, [r3, #0]
 8006746:	b29b      	uxth	r3, r3
 8006748:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800674c:	b29a      	uxth	r2, r3
 800674e:	69fb      	ldr	r3, [r7, #28]
 8006750:	801a      	strh	r2, [r3, #0]
 8006752:	69fb      	ldr	r3, [r7, #28]
 8006754:	881b      	ldrh	r3, [r3, #0]
 8006756:	b29b      	uxth	r3, r3
 8006758:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800675c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006760:	b29a      	uxth	r2, r3
 8006762:	69fb      	ldr	r3, [r7, #28]
 8006764:	801a      	strh	r2, [r3, #0]
 8006766:	e017      	b.n	8006798 <HAL_PCD_EP_DB_Transmit+0x186>
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	785b      	ldrb	r3, [r3, #1]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d113      	bne.n	8006798 <HAL_PCD_EP_DB_Transmit+0x186>
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006778:	b29b      	uxth	r3, r3
 800677a:	461a      	mov	r2, r3
 800677c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800677e:	4413      	add	r3, r2
 8006780:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	00da      	lsls	r2, r3, #3
 8006788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800678a:	4413      	add	r3, r2
 800678c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006790:	627b      	str	r3, [r7, #36]	@ 0x24
 8006792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006794:	2200      	movs	r2, #0
 8006796:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	78db      	ldrb	r3, [r3, #3]
 800679c:	2b02      	cmp	r3, #2
 800679e:	d123      	bne.n	80067e8 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	461a      	mov	r2, r3
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	781b      	ldrb	r3, [r3, #0]
 80067aa:	009b      	lsls	r3, r3, #2
 80067ac:	4413      	add	r3, r2
 80067ae:	881b      	ldrh	r3, [r3, #0]
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067ba:	837b      	strh	r3, [r7, #26]
 80067bc:	8b7b      	ldrh	r3, [r7, #26]
 80067be:	f083 0320 	eor.w	r3, r3, #32
 80067c2:	837b      	strh	r3, [r7, #26]
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	461a      	mov	r2, r3
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	441a      	add	r2, r3
 80067d2:	8b7b      	ldrh	r3, [r7, #26]
 80067d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80067d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80067dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80067e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	781b      	ldrb	r3, [r3, #0]
 80067ec:	4619      	mov	r1, r3
 80067ee:	68f8      	ldr	r0, [r7, #12]
 80067f0:	f007 f86b 	bl	800d8ca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80067f4:	88fb      	ldrh	r3, [r7, #6]
 80067f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d01f      	beq.n	800683e <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	461a      	mov	r2, r3
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	781b      	ldrb	r3, [r3, #0]
 8006808:	009b      	lsls	r3, r3, #2
 800680a:	4413      	add	r3, r2
 800680c:	881b      	ldrh	r3, [r3, #0]
 800680e:	b29b      	uxth	r3, r3
 8006810:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006814:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006818:	833b      	strh	r3, [r7, #24]
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	461a      	mov	r2, r3
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	781b      	ldrb	r3, [r3, #0]
 8006824:	009b      	lsls	r3, r3, #2
 8006826:	441a      	add	r2, r3
 8006828:	8b3b      	ldrh	r3, [r7, #24]
 800682a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800682e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006832:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006836:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800683a:	b29b      	uxth	r3, r3
 800683c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800683e:	2300      	movs	r3, #0
 8006840:	e31f      	b.n	8006e82 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006842:	88fb      	ldrh	r3, [r7, #6]
 8006844:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006848:	2b00      	cmp	r3, #0
 800684a:	d021      	beq.n	8006890 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	461a      	mov	r2, r3
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	781b      	ldrb	r3, [r3, #0]
 8006856:	009b      	lsls	r3, r3, #2
 8006858:	4413      	add	r3, r2
 800685a:	881b      	ldrh	r3, [r3, #0]
 800685c:	b29b      	uxth	r3, r3
 800685e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006862:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006866:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	461a      	mov	r2, r3
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	781b      	ldrb	r3, [r3, #0]
 8006874:	009b      	lsls	r3, r3, #2
 8006876:	441a      	add	r2, r3
 8006878:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800687c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006880:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006884:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006888:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800688c:	b29b      	uxth	r3, r3
 800688e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006896:	2b01      	cmp	r3, #1
 8006898:	f040 82ca 	bne.w	8006e30 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	695a      	ldr	r2, [r3, #20]
 80068a0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80068a4:	441a      	add	r2, r3
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	69da      	ldr	r2, [r3, #28]
 80068ae:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80068b2:	441a      	add	r2, r3
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	6a1a      	ldr	r2, [r3, #32]
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	691b      	ldr	r3, [r3, #16]
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d309      	bcc.n	80068d8 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	691b      	ldr	r3, [r3, #16]
 80068c8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	6a1a      	ldr	r2, [r3, #32]
 80068ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80068d0:	1ad2      	subs	r2, r2, r3
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	621a      	str	r2, [r3, #32]
 80068d6:	e015      	b.n	8006904 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	6a1b      	ldr	r3, [r3, #32]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d107      	bne.n	80068f0 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80068e0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80068e4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80068ee:	e009      	b.n	8006904 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	2200      	movs	r2, #0
 80068f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	6a1b      	ldr	r3, [r3, #32]
 80068fc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	2200      	movs	r2, #0
 8006902:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	785b      	ldrb	r3, [r3, #1]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d15f      	bne.n	80069cc <HAL_PCD_EP_DB_Transmit+0x3ba>
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	643b      	str	r3, [r7, #64]	@ 0x40
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800691a:	b29b      	uxth	r3, r3
 800691c:	461a      	mov	r2, r3
 800691e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006920:	4413      	add	r3, r2
 8006922:	643b      	str	r3, [r7, #64]	@ 0x40
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	00da      	lsls	r2, r3, #3
 800692a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800692c:	4413      	add	r3, r2
 800692e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006932:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006934:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006936:	881b      	ldrh	r3, [r3, #0]
 8006938:	b29b      	uxth	r3, r3
 800693a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800693e:	b29a      	uxth	r2, r3
 8006940:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006942:	801a      	strh	r2, [r3, #0]
 8006944:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006946:	2b00      	cmp	r3, #0
 8006948:	d10a      	bne.n	8006960 <HAL_PCD_EP_DB_Transmit+0x34e>
 800694a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800694c:	881b      	ldrh	r3, [r3, #0]
 800694e:	b29b      	uxth	r3, r3
 8006950:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006954:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006958:	b29a      	uxth	r2, r3
 800695a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800695c:	801a      	strh	r2, [r3, #0]
 800695e:	e051      	b.n	8006a04 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006960:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006962:	2b3e      	cmp	r3, #62	@ 0x3e
 8006964:	d816      	bhi.n	8006994 <HAL_PCD_EP_DB_Transmit+0x382>
 8006966:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006968:	085b      	lsrs	r3, r3, #1
 800696a:	653b      	str	r3, [r7, #80]	@ 0x50
 800696c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800696e:	f003 0301 	and.w	r3, r3, #1
 8006972:	2b00      	cmp	r3, #0
 8006974:	d002      	beq.n	800697c <HAL_PCD_EP_DB_Transmit+0x36a>
 8006976:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006978:	3301      	adds	r3, #1
 800697a:	653b      	str	r3, [r7, #80]	@ 0x50
 800697c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800697e:	881b      	ldrh	r3, [r3, #0]
 8006980:	b29a      	uxth	r2, r3
 8006982:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006984:	b29b      	uxth	r3, r3
 8006986:	029b      	lsls	r3, r3, #10
 8006988:	b29b      	uxth	r3, r3
 800698a:	4313      	orrs	r3, r2
 800698c:	b29a      	uxth	r2, r3
 800698e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006990:	801a      	strh	r2, [r3, #0]
 8006992:	e037      	b.n	8006a04 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006994:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006996:	095b      	lsrs	r3, r3, #5
 8006998:	653b      	str	r3, [r7, #80]	@ 0x50
 800699a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800699c:	f003 031f 	and.w	r3, r3, #31
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d102      	bne.n	80069aa <HAL_PCD_EP_DB_Transmit+0x398>
 80069a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069a6:	3b01      	subs	r3, #1
 80069a8:	653b      	str	r3, [r7, #80]	@ 0x50
 80069aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069ac:	881b      	ldrh	r3, [r3, #0]
 80069ae:	b29a      	uxth	r2, r3
 80069b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	029b      	lsls	r3, r3, #10
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	4313      	orrs	r3, r2
 80069ba:	b29b      	uxth	r3, r3
 80069bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069c4:	b29a      	uxth	r2, r3
 80069c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80069c8:	801a      	strh	r2, [r3, #0]
 80069ca:	e01b      	b.n	8006a04 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	785b      	ldrb	r3, [r3, #1]
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d117      	bne.n	8006a04 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	461a      	mov	r2, r3
 80069e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80069e8:	4413      	add	r3, r2
 80069ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	00da      	lsls	r2, r3, #3
 80069f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80069f4:	4413      	add	r3, r2
 80069f6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80069fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80069fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80069fe:	b29a      	uxth	r2, r3
 8006a00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a02:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	6818      	ldr	r0, [r3, #0]
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	6959      	ldr	r1, [r3, #20]
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	891a      	ldrh	r2, [r3, #8]
 8006a10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006a12:	b29b      	uxth	r3, r3
 8006a14:	f004 ff4b 	bl	800b8ae <USB_WritePMA>
 8006a18:	e20a      	b.n	8006e30 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a22:	b29b      	uxth	r3, r3
 8006a24:	461a      	mov	r2, r3
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	781b      	ldrb	r3, [r3, #0]
 8006a2a:	00db      	lsls	r3, r3, #3
 8006a2c:	4413      	add	r3, r2
 8006a2e:	68fa      	ldr	r2, [r7, #12]
 8006a30:	6812      	ldr	r2, [r2, #0]
 8006a32:	4413      	add	r3, r2
 8006a34:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006a38:	881b      	ldrh	r3, [r3, #0]
 8006a3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a3e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	699a      	ldr	r2, [r3, #24]
 8006a46:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d307      	bcc.n	8006a5e <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	699a      	ldr	r2, [r3, #24]
 8006a52:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006a56:	1ad2      	subs	r2, r2, r3
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	619a      	str	r2, [r3, #24]
 8006a5c:	e002      	b.n	8006a64 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	2200      	movs	r2, #0
 8006a62:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	699b      	ldr	r3, [r3, #24]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	f040 80f6 	bne.w	8006c5a <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	785b      	ldrb	r3, [r3, #1]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d126      	bne.n	8006ac4 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	677b      	str	r3, [r7, #116]	@ 0x74
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	461a      	mov	r2, r3
 8006a88:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a8a:	4413      	add	r3, r2
 8006a8c:	677b      	str	r3, [r7, #116]	@ 0x74
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	781b      	ldrb	r3, [r3, #0]
 8006a92:	00da      	lsls	r2, r3, #3
 8006a94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a96:	4413      	add	r3, r2
 8006a98:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006a9c:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a9e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006aa0:	881b      	ldrh	r3, [r3, #0]
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006aa8:	b29a      	uxth	r2, r3
 8006aaa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006aac:	801a      	strh	r2, [r3, #0]
 8006aae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006ab0:	881b      	ldrh	r3, [r3, #0]
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ab8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006abc:	b29a      	uxth	r2, r3
 8006abe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006ac0:	801a      	strh	r2, [r3, #0]
 8006ac2:	e01a      	b.n	8006afa <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	785b      	ldrb	r3, [r3, #1]
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d116      	bne.n	8006afa <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	461a      	mov	r2, r3
 8006ade:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006ae0:	4413      	add	r3, r2
 8006ae2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	781b      	ldrb	r3, [r3, #0]
 8006ae8:	00da      	lsls	r2, r3, #3
 8006aea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006aec:	4413      	add	r3, r2
 8006aee:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006af2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006af4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006af6:	2200      	movs	r2, #0
 8006af8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	785b      	ldrb	r3, [r3, #1]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d12f      	bne.n	8006b6a <HAL_PCD_EP_DB_Transmit+0x558>
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b1a:	b29b      	uxth	r3, r3
 8006b1c:	461a      	mov	r2, r3
 8006b1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006b22:	4413      	add	r3, r2
 8006b24:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	781b      	ldrb	r3, [r3, #0]
 8006b2c:	00da      	lsls	r2, r3, #3
 8006b2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006b32:	4413      	add	r3, r2
 8006b34:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006b38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006b3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b40:	881b      	ldrh	r3, [r3, #0]
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b48:	b29a      	uxth	r2, r3
 8006b4a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b4e:	801a      	strh	r2, [r3, #0]
 8006b50:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b54:	881b      	ldrh	r3, [r3, #0]
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b60:	b29a      	uxth	r2, r3
 8006b62:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b66:	801a      	strh	r2, [r3, #0]
 8006b68:	e01c      	b.n	8006ba4 <HAL_PCD_EP_DB_Transmit+0x592>
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	785b      	ldrb	r3, [r3, #1]
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d118      	bne.n	8006ba4 <HAL_PCD_EP_DB_Transmit+0x592>
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006b82:	4413      	add	r3, r2
 8006b84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	00da      	lsls	r2, r3, #3
 8006b8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006b92:	4413      	add	r3, r2
 8006b94:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006b98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006b9c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	78db      	ldrb	r3, [r3, #3]
 8006ba8:	2b02      	cmp	r3, #2
 8006baa:	d127      	bne.n	8006bfc <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	461a      	mov	r2, r3
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	781b      	ldrb	r3, [r3, #0]
 8006bb6:	009b      	lsls	r3, r3, #2
 8006bb8:	4413      	add	r3, r2
 8006bba:	881b      	ldrh	r3, [r3, #0]
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bc2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bc6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006bca:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006bce:	f083 0320 	eor.w	r3, r3, #32
 8006bd2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	461a      	mov	r2, r3
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	781b      	ldrb	r3, [r3, #0]
 8006be0:	009b      	lsls	r3, r3, #2
 8006be2:	441a      	add	r2, r3
 8006be4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006be8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bf0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bf8:	b29b      	uxth	r3, r3
 8006bfa:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	781b      	ldrb	r3, [r3, #0]
 8006c00:	4619      	mov	r1, r3
 8006c02:	68f8      	ldr	r0, [r7, #12]
 8006c04:	f006 fe61 	bl	800d8ca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006c08:	88fb      	ldrh	r3, [r7, #6]
 8006c0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d121      	bne.n	8006c56 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	461a      	mov	r2, r3
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	781b      	ldrb	r3, [r3, #0]
 8006c1c:	009b      	lsls	r3, r3, #2
 8006c1e:	4413      	add	r3, r2
 8006c20:	881b      	ldrh	r3, [r3, #0]
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c2c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	461a      	mov	r2, r3
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	781b      	ldrb	r3, [r3, #0]
 8006c3a:	009b      	lsls	r3, r3, #2
 8006c3c:	441a      	add	r2, r3
 8006c3e:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006c42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c4a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006c4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8006c56:	2300      	movs	r3, #0
 8006c58:	e113      	b.n	8006e82 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006c5a:	88fb      	ldrh	r3, [r7, #6]
 8006c5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d121      	bne.n	8006ca8 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	461a      	mov	r2, r3
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	781b      	ldrb	r3, [r3, #0]
 8006c6e:	009b      	lsls	r3, r3, #2
 8006c70:	4413      	add	r3, r2
 8006c72:	881b      	ldrh	r3, [r3, #0]
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c7e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	461a      	mov	r2, r3
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	781b      	ldrb	r3, [r3, #0]
 8006c8c:	009b      	lsls	r3, r3, #2
 8006c8e:	441a      	add	r2, r3
 8006c90:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006c94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c9c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006ca0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006cae:	2b01      	cmp	r3, #1
 8006cb0:	f040 80be 	bne.w	8006e30 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	695a      	ldr	r2, [r3, #20]
 8006cb8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006cbc:	441a      	add	r2, r3
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	69da      	ldr	r2, [r3, #28]
 8006cc6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006cca:	441a      	add	r2, r3
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	6a1a      	ldr	r2, [r3, #32]
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	691b      	ldr	r3, [r3, #16]
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d309      	bcc.n	8006cf0 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	691b      	ldr	r3, [r3, #16]
 8006ce0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	6a1a      	ldr	r2, [r3, #32]
 8006ce6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ce8:	1ad2      	subs	r2, r2, r3
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	621a      	str	r2, [r3, #32]
 8006cee:	e015      	b.n	8006d1c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	6a1b      	ldr	r3, [r3, #32]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d107      	bne.n	8006d08 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8006cf8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006cfc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	2200      	movs	r2, #0
 8006d02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8006d06:	e009      	b.n	8006d1c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	6a1b      	ldr	r3, [r3, #32]
 8006d0c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	2200      	movs	r2, #0
 8006d12:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	2200      	movs	r2, #0
 8006d18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	785b      	ldrb	r3, [r3, #1]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d15f      	bne.n	8006dea <HAL_PCD_EP_DB_Transmit+0x7d8>
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d38:	b29b      	uxth	r3, r3
 8006d3a:	461a      	mov	r2, r3
 8006d3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006d3e:	4413      	add	r3, r2
 8006d40:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	781b      	ldrb	r3, [r3, #0]
 8006d46:	00da      	lsls	r2, r3, #3
 8006d48:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006d4a:	4413      	add	r3, r2
 8006d4c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006d50:	667b      	str	r3, [r7, #100]	@ 0x64
 8006d52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d54:	881b      	ldrh	r3, [r3, #0]
 8006d56:	b29b      	uxth	r3, r3
 8006d58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d5c:	b29a      	uxth	r2, r3
 8006d5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d60:	801a      	strh	r2, [r3, #0]
 8006d62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d10a      	bne.n	8006d7e <HAL_PCD_EP_DB_Transmit+0x76c>
 8006d68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d6a:	881b      	ldrh	r3, [r3, #0]
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d76:	b29a      	uxth	r2, r3
 8006d78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d7a:	801a      	strh	r2, [r3, #0]
 8006d7c:	e04e      	b.n	8006e1c <HAL_PCD_EP_DB_Transmit+0x80a>
 8006d7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d80:	2b3e      	cmp	r3, #62	@ 0x3e
 8006d82:	d816      	bhi.n	8006db2 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8006d84:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d86:	085b      	lsrs	r3, r3, #1
 8006d88:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d8c:	f003 0301 	and.w	r3, r3, #1
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d002      	beq.n	8006d9a <HAL_PCD_EP_DB_Transmit+0x788>
 8006d94:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d96:	3301      	adds	r3, #1
 8006d98:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d9c:	881b      	ldrh	r3, [r3, #0]
 8006d9e:	b29a      	uxth	r2, r3
 8006da0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	029b      	lsls	r3, r3, #10
 8006da6:	b29b      	uxth	r3, r3
 8006da8:	4313      	orrs	r3, r2
 8006daa:	b29a      	uxth	r2, r3
 8006dac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006dae:	801a      	strh	r2, [r3, #0]
 8006db0:	e034      	b.n	8006e1c <HAL_PCD_EP_DB_Transmit+0x80a>
 8006db2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006db4:	095b      	lsrs	r3, r3, #5
 8006db6:	663b      	str	r3, [r7, #96]	@ 0x60
 8006db8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006dba:	f003 031f 	and.w	r3, r3, #31
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d102      	bne.n	8006dc8 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8006dc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006dc4:	3b01      	subs	r3, #1
 8006dc6:	663b      	str	r3, [r7, #96]	@ 0x60
 8006dc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006dca:	881b      	ldrh	r3, [r3, #0]
 8006dcc:	b29a      	uxth	r2, r3
 8006dce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	029b      	lsls	r3, r3, #10
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006dde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006de2:	b29a      	uxth	r2, r3
 8006de4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006de6:	801a      	strh	r2, [r3, #0]
 8006de8:	e018      	b.n	8006e1c <HAL_PCD_EP_DB_Transmit+0x80a>
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	785b      	ldrb	r3, [r3, #1]
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d114      	bne.n	8006e1c <HAL_PCD_EP_DB_Transmit+0x80a>
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	461a      	mov	r2, r3
 8006dfe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e00:	4413      	add	r3, r2
 8006e02:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	781b      	ldrb	r3, [r3, #0]
 8006e08:	00da      	lsls	r2, r3, #3
 8006e0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e0c:	4413      	add	r3, r2
 8006e0e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006e12:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006e14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e16:	b29a      	uxth	r2, r3
 8006e18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e1a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6818      	ldr	r0, [r3, #0]
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	6959      	ldr	r1, [r3, #20]
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	895a      	ldrh	r2, [r3, #10]
 8006e28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	f004 fd3f 	bl	800b8ae <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	461a      	mov	r2, r3
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	781b      	ldrb	r3, [r3, #0]
 8006e3a:	009b      	lsls	r3, r3, #2
 8006e3c:	4413      	add	r3, r2
 8006e3e:	881b      	ldrh	r3, [r3, #0]
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e4a:	82fb      	strh	r3, [r7, #22]
 8006e4c:	8afb      	ldrh	r3, [r7, #22]
 8006e4e:	f083 0310 	eor.w	r3, r3, #16
 8006e52:	82fb      	strh	r3, [r7, #22]
 8006e54:	8afb      	ldrh	r3, [r7, #22]
 8006e56:	f083 0320 	eor.w	r3, r3, #32
 8006e5a:	82fb      	strh	r3, [r7, #22]
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	461a      	mov	r2, r3
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	781b      	ldrb	r3, [r3, #0]
 8006e66:	009b      	lsls	r3, r3, #2
 8006e68:	441a      	add	r2, r3
 8006e6a:	8afb      	ldrh	r3, [r7, #22]
 8006e6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e7c:	b29b      	uxth	r3, r3
 8006e7e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8006e80:	2300      	movs	r3, #0
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3798      	adds	r7, #152	@ 0x98
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}

08006e8a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8006e8a:	b480      	push	{r7}
 8006e8c:	b087      	sub	sp, #28
 8006e8e:	af00      	add	r7, sp, #0
 8006e90:	60f8      	str	r0, [r7, #12]
 8006e92:	607b      	str	r3, [r7, #4]
 8006e94:	460b      	mov	r3, r1
 8006e96:	817b      	strh	r3, [r7, #10]
 8006e98:	4613      	mov	r3, r2
 8006e9a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8006e9c:	897b      	ldrh	r3, [r7, #10]
 8006e9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d00b      	beq.n	8006ec0 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006ea8:	897b      	ldrh	r3, [r7, #10]
 8006eaa:	f003 0207 	and.w	r2, r3, #7
 8006eae:	4613      	mov	r3, r2
 8006eb0:	009b      	lsls	r3, r3, #2
 8006eb2:	4413      	add	r3, r2
 8006eb4:	00db      	lsls	r3, r3, #3
 8006eb6:	3310      	adds	r3, #16
 8006eb8:	68fa      	ldr	r2, [r7, #12]
 8006eba:	4413      	add	r3, r2
 8006ebc:	617b      	str	r3, [r7, #20]
 8006ebe:	e009      	b.n	8006ed4 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006ec0:	897a      	ldrh	r2, [r7, #10]
 8006ec2:	4613      	mov	r3, r2
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	4413      	add	r3, r2
 8006ec8:	00db      	lsls	r3, r3, #3
 8006eca:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006ece:	68fa      	ldr	r2, [r7, #12]
 8006ed0:	4413      	add	r3, r2
 8006ed2:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8006ed4:	893b      	ldrh	r3, [r7, #8]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d107      	bne.n	8006eea <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	2200      	movs	r2, #0
 8006ede:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	b29a      	uxth	r2, r3
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	80da      	strh	r2, [r3, #6]
 8006ee8:	e00b      	b.n	8006f02 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	2201      	movs	r2, #1
 8006eee:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	b29a      	uxth	r2, r3
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	0c1b      	lsrs	r3, r3, #16
 8006efc:	b29a      	uxth	r2, r3
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006f02:	2300      	movs	r3, #0
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	371c      	adds	r7, #28
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr

08006f10 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b085      	sub	sp, #20
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2201      	movs	r2, #1
 8006f22:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	f043 0301 	orr.w	r3, r3, #1
 8006f3a:	b29a      	uxth	r2, r3
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	f043 0302 	orr.w	r3, r3, #2
 8006f4e:	b29a      	uxth	r2, r3
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8006f56:	2300      	movs	r3, #0
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3714      	adds	r7, #20
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr

08006f64 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006f64:	b480      	push	{r7}
 8006f66:	b085      	sub	sp, #20
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d141      	bne.n	8006ff6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006f72:	4b4b      	ldr	r3, [pc, #300]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006f7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f7e:	d131      	bne.n	8006fe4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006f80:	4b47      	ldr	r3, [pc, #284]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f86:	4a46      	ldr	r2, [pc, #280]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f8c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006f90:	4b43      	ldr	r3, [pc, #268]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006f98:	4a41      	ldr	r2, [pc, #260]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006f9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006f9e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006fa0:	4b40      	ldr	r3, [pc, #256]	@ (80070a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	2232      	movs	r2, #50	@ 0x32
 8006fa6:	fb02 f303 	mul.w	r3, r2, r3
 8006faa:	4a3f      	ldr	r2, [pc, #252]	@ (80070a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006fac:	fba2 2303 	umull	r2, r3, r2, r3
 8006fb0:	0c9b      	lsrs	r3, r3, #18
 8006fb2:	3301      	adds	r3, #1
 8006fb4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006fb6:	e002      	b.n	8006fbe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	3b01      	subs	r3, #1
 8006fbc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006fbe:	4b38      	ldr	r3, [pc, #224]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fc0:	695b      	ldr	r3, [r3, #20]
 8006fc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fca:	d102      	bne.n	8006fd2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d1f2      	bne.n	8006fb8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006fd2:	4b33      	ldr	r3, [pc, #204]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fd4:	695b      	ldr	r3, [r3, #20]
 8006fd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fde:	d158      	bne.n	8007092 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006fe0:	2303      	movs	r3, #3
 8006fe2:	e057      	b.n	8007094 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006fe4:	4b2e      	ldr	r3, [pc, #184]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fe6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fea:	4a2d      	ldr	r2, [pc, #180]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006fec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ff0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006ff4:	e04d      	b.n	8007092 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ffc:	d141      	bne.n	8007082 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006ffe:	4b28      	ldr	r3, [pc, #160]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007006:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800700a:	d131      	bne.n	8007070 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800700c:	4b24      	ldr	r3, [pc, #144]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800700e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007012:	4a23      	ldr	r2, [pc, #140]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007014:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007018:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800701c:	4b20      	ldr	r3, [pc, #128]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007024:	4a1e      	ldr	r2, [pc, #120]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007026:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800702a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800702c:	4b1d      	ldr	r3, [pc, #116]	@ (80070a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	2232      	movs	r2, #50	@ 0x32
 8007032:	fb02 f303 	mul.w	r3, r2, r3
 8007036:	4a1c      	ldr	r2, [pc, #112]	@ (80070a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007038:	fba2 2303 	umull	r2, r3, r2, r3
 800703c:	0c9b      	lsrs	r3, r3, #18
 800703e:	3301      	adds	r3, #1
 8007040:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007042:	e002      	b.n	800704a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	3b01      	subs	r3, #1
 8007048:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800704a:	4b15      	ldr	r3, [pc, #84]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800704c:	695b      	ldr	r3, [r3, #20]
 800704e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007052:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007056:	d102      	bne.n	800705e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d1f2      	bne.n	8007044 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800705e:	4b10      	ldr	r3, [pc, #64]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007060:	695b      	ldr	r3, [r3, #20]
 8007062:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007066:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800706a:	d112      	bne.n	8007092 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800706c:	2303      	movs	r3, #3
 800706e:	e011      	b.n	8007094 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007070:	4b0b      	ldr	r3, [pc, #44]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007072:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007076:	4a0a      	ldr	r2, [pc, #40]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007078:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800707c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007080:	e007      	b.n	8007092 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007082:	4b07      	ldr	r3, [pc, #28]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800708a:	4a05      	ldr	r2, [pc, #20]	@ (80070a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800708c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007090:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007092:	2300      	movs	r3, #0
}
 8007094:	4618      	mov	r0, r3
 8007096:	3714      	adds	r7, #20
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr
 80070a0:	40007000 	.word	0x40007000
 80070a4:	20000000 	.word	0x20000000
 80070a8:	431bde83 	.word	0x431bde83

080070ac <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80070ac:	b480      	push	{r7}
 80070ae:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80070b0:	4b05      	ldr	r3, [pc, #20]	@ (80070c8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	4a04      	ldr	r2, [pc, #16]	@ (80070c8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80070b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80070ba:	6093      	str	r3, [r2, #8]
}
 80070bc:	bf00      	nop
 80070be:	46bd      	mov	sp, r7
 80070c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c4:	4770      	bx	lr
 80070c6:	bf00      	nop
 80070c8:	40007000 	.word	0x40007000

080070cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b088      	sub	sp, #32
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d101      	bne.n	80070de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e2fe      	b.n	80076dc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f003 0301 	and.w	r3, r3, #1
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d075      	beq.n	80071d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80070ea:	4b97      	ldr	r3, [pc, #604]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	f003 030c 	and.w	r3, r3, #12
 80070f2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80070f4:	4b94      	ldr	r3, [pc, #592]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 80070f6:	68db      	ldr	r3, [r3, #12]
 80070f8:	f003 0303 	and.w	r3, r3, #3
 80070fc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80070fe:	69bb      	ldr	r3, [r7, #24]
 8007100:	2b0c      	cmp	r3, #12
 8007102:	d102      	bne.n	800710a <HAL_RCC_OscConfig+0x3e>
 8007104:	697b      	ldr	r3, [r7, #20]
 8007106:	2b03      	cmp	r3, #3
 8007108:	d002      	beq.n	8007110 <HAL_RCC_OscConfig+0x44>
 800710a:	69bb      	ldr	r3, [r7, #24]
 800710c:	2b08      	cmp	r3, #8
 800710e:	d10b      	bne.n	8007128 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007110:	4b8d      	ldr	r3, [pc, #564]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007118:	2b00      	cmp	r3, #0
 800711a:	d05b      	beq.n	80071d4 <HAL_RCC_OscConfig+0x108>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d157      	bne.n	80071d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007124:	2301      	movs	r3, #1
 8007126:	e2d9      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007130:	d106      	bne.n	8007140 <HAL_RCC_OscConfig+0x74>
 8007132:	4b85      	ldr	r3, [pc, #532]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a84      	ldr	r2, [pc, #528]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 8007138:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800713c:	6013      	str	r3, [r2, #0]
 800713e:	e01d      	b.n	800717c <HAL_RCC_OscConfig+0xb0>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007148:	d10c      	bne.n	8007164 <HAL_RCC_OscConfig+0x98>
 800714a:	4b7f      	ldr	r3, [pc, #508]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4a7e      	ldr	r2, [pc, #504]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 8007150:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007154:	6013      	str	r3, [r2, #0]
 8007156:	4b7c      	ldr	r3, [pc, #496]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a7b      	ldr	r2, [pc, #492]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 800715c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007160:	6013      	str	r3, [r2, #0]
 8007162:	e00b      	b.n	800717c <HAL_RCC_OscConfig+0xb0>
 8007164:	4b78      	ldr	r3, [pc, #480]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4a77      	ldr	r2, [pc, #476]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 800716a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800716e:	6013      	str	r3, [r2, #0]
 8007170:	4b75      	ldr	r3, [pc, #468]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a74      	ldr	r2, [pc, #464]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 8007176:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800717a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d013      	beq.n	80071ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007184:	f7fb fa1e 	bl	80025c4 <HAL_GetTick>
 8007188:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800718a:	e008      	b.n	800719e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800718c:	f7fb fa1a 	bl	80025c4 <HAL_GetTick>
 8007190:	4602      	mov	r2, r0
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	1ad3      	subs	r3, r2, r3
 8007196:	2b64      	cmp	r3, #100	@ 0x64
 8007198:	d901      	bls.n	800719e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800719a:	2303      	movs	r3, #3
 800719c:	e29e      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800719e:	4b6a      	ldr	r3, [pc, #424]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d0f0      	beq.n	800718c <HAL_RCC_OscConfig+0xc0>
 80071aa:	e014      	b.n	80071d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071ac:	f7fb fa0a 	bl	80025c4 <HAL_GetTick>
 80071b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80071b2:	e008      	b.n	80071c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80071b4:	f7fb fa06 	bl	80025c4 <HAL_GetTick>
 80071b8:	4602      	mov	r2, r0
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	1ad3      	subs	r3, r2, r3
 80071be:	2b64      	cmp	r3, #100	@ 0x64
 80071c0:	d901      	bls.n	80071c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80071c2:	2303      	movs	r3, #3
 80071c4:	e28a      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80071c6:	4b60      	ldr	r3, [pc, #384]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d1f0      	bne.n	80071b4 <HAL_RCC_OscConfig+0xe8>
 80071d2:	e000      	b.n	80071d6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f003 0302 	and.w	r3, r3, #2
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d075      	beq.n	80072ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80071e2:	4b59      	ldr	r3, [pc, #356]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	f003 030c 	and.w	r3, r3, #12
 80071ea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80071ec:	4b56      	ldr	r3, [pc, #344]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 80071ee:	68db      	ldr	r3, [r3, #12]
 80071f0:	f003 0303 	and.w	r3, r3, #3
 80071f4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80071f6:	69bb      	ldr	r3, [r7, #24]
 80071f8:	2b0c      	cmp	r3, #12
 80071fa:	d102      	bne.n	8007202 <HAL_RCC_OscConfig+0x136>
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	2b02      	cmp	r3, #2
 8007200:	d002      	beq.n	8007208 <HAL_RCC_OscConfig+0x13c>
 8007202:	69bb      	ldr	r3, [r7, #24]
 8007204:	2b04      	cmp	r3, #4
 8007206:	d11f      	bne.n	8007248 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007208:	4b4f      	ldr	r3, [pc, #316]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007210:	2b00      	cmp	r3, #0
 8007212:	d005      	beq.n	8007220 <HAL_RCC_OscConfig+0x154>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	68db      	ldr	r3, [r3, #12]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d101      	bne.n	8007220 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800721c:	2301      	movs	r3, #1
 800721e:	e25d      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007220:	4b49      	ldr	r3, [pc, #292]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	691b      	ldr	r3, [r3, #16]
 800722c:	061b      	lsls	r3, r3, #24
 800722e:	4946      	ldr	r1, [pc, #280]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 8007230:	4313      	orrs	r3, r2
 8007232:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007234:	4b45      	ldr	r3, [pc, #276]	@ (800734c <HAL_RCC_OscConfig+0x280>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4618      	mov	r0, r3
 800723a:	f7fb f977 	bl	800252c <HAL_InitTick>
 800723e:	4603      	mov	r3, r0
 8007240:	2b00      	cmp	r3, #0
 8007242:	d043      	beq.n	80072cc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007244:	2301      	movs	r3, #1
 8007246:	e249      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	68db      	ldr	r3, [r3, #12]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d023      	beq.n	8007298 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007250:	4b3d      	ldr	r3, [pc, #244]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a3c      	ldr	r2, [pc, #240]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 8007256:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800725a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800725c:	f7fb f9b2 	bl	80025c4 <HAL_GetTick>
 8007260:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007262:	e008      	b.n	8007276 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007264:	f7fb f9ae 	bl	80025c4 <HAL_GetTick>
 8007268:	4602      	mov	r2, r0
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	1ad3      	subs	r3, r2, r3
 800726e:	2b02      	cmp	r3, #2
 8007270:	d901      	bls.n	8007276 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007272:	2303      	movs	r3, #3
 8007274:	e232      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007276:	4b34      	ldr	r3, [pc, #208]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800727e:	2b00      	cmp	r3, #0
 8007280:	d0f0      	beq.n	8007264 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007282:	4b31      	ldr	r3, [pc, #196]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	691b      	ldr	r3, [r3, #16]
 800728e:	061b      	lsls	r3, r3, #24
 8007290:	492d      	ldr	r1, [pc, #180]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 8007292:	4313      	orrs	r3, r2
 8007294:	604b      	str	r3, [r1, #4]
 8007296:	e01a      	b.n	80072ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007298:	4b2b      	ldr	r3, [pc, #172]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a2a      	ldr	r2, [pc, #168]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 800729e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072a4:	f7fb f98e 	bl	80025c4 <HAL_GetTick>
 80072a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80072aa:	e008      	b.n	80072be <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80072ac:	f7fb f98a 	bl	80025c4 <HAL_GetTick>
 80072b0:	4602      	mov	r2, r0
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	1ad3      	subs	r3, r2, r3
 80072b6:	2b02      	cmp	r3, #2
 80072b8:	d901      	bls.n	80072be <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80072ba:	2303      	movs	r3, #3
 80072bc:	e20e      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80072be:	4b22      	ldr	r3, [pc, #136]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d1f0      	bne.n	80072ac <HAL_RCC_OscConfig+0x1e0>
 80072ca:	e000      	b.n	80072ce <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80072cc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f003 0308 	and.w	r3, r3, #8
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d041      	beq.n	800735e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	695b      	ldr	r3, [r3, #20]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d01c      	beq.n	800731c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80072e2:	4b19      	ldr	r3, [pc, #100]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 80072e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80072e8:	4a17      	ldr	r2, [pc, #92]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 80072ea:	f043 0301 	orr.w	r3, r3, #1
 80072ee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072f2:	f7fb f967 	bl	80025c4 <HAL_GetTick>
 80072f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80072f8:	e008      	b.n	800730c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80072fa:	f7fb f963 	bl	80025c4 <HAL_GetTick>
 80072fe:	4602      	mov	r2, r0
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	1ad3      	subs	r3, r2, r3
 8007304:	2b02      	cmp	r3, #2
 8007306:	d901      	bls.n	800730c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007308:	2303      	movs	r3, #3
 800730a:	e1e7      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800730c:	4b0e      	ldr	r3, [pc, #56]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 800730e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007312:	f003 0302 	and.w	r3, r3, #2
 8007316:	2b00      	cmp	r3, #0
 8007318:	d0ef      	beq.n	80072fa <HAL_RCC_OscConfig+0x22e>
 800731a:	e020      	b.n	800735e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800731c:	4b0a      	ldr	r3, [pc, #40]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 800731e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007322:	4a09      	ldr	r2, [pc, #36]	@ (8007348 <HAL_RCC_OscConfig+0x27c>)
 8007324:	f023 0301 	bic.w	r3, r3, #1
 8007328:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800732c:	f7fb f94a 	bl	80025c4 <HAL_GetTick>
 8007330:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007332:	e00d      	b.n	8007350 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007334:	f7fb f946 	bl	80025c4 <HAL_GetTick>
 8007338:	4602      	mov	r2, r0
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	1ad3      	subs	r3, r2, r3
 800733e:	2b02      	cmp	r3, #2
 8007340:	d906      	bls.n	8007350 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007342:	2303      	movs	r3, #3
 8007344:	e1ca      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
 8007346:	bf00      	nop
 8007348:	40021000 	.word	0x40021000
 800734c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007350:	4b8c      	ldr	r3, [pc, #560]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 8007352:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007356:	f003 0302 	and.w	r3, r3, #2
 800735a:	2b00      	cmp	r3, #0
 800735c:	d1ea      	bne.n	8007334 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f003 0304 	and.w	r3, r3, #4
 8007366:	2b00      	cmp	r3, #0
 8007368:	f000 80a6 	beq.w	80074b8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800736c:	2300      	movs	r3, #0
 800736e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007370:	4b84      	ldr	r3, [pc, #528]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 8007372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007374:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007378:	2b00      	cmp	r3, #0
 800737a:	d101      	bne.n	8007380 <HAL_RCC_OscConfig+0x2b4>
 800737c:	2301      	movs	r3, #1
 800737e:	e000      	b.n	8007382 <HAL_RCC_OscConfig+0x2b6>
 8007380:	2300      	movs	r3, #0
 8007382:	2b00      	cmp	r3, #0
 8007384:	d00d      	beq.n	80073a2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007386:	4b7f      	ldr	r3, [pc, #508]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 8007388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800738a:	4a7e      	ldr	r2, [pc, #504]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 800738c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007390:	6593      	str	r3, [r2, #88]	@ 0x58
 8007392:	4b7c      	ldr	r3, [pc, #496]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 8007394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007396:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800739a:	60fb      	str	r3, [r7, #12]
 800739c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800739e:	2301      	movs	r3, #1
 80073a0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80073a2:	4b79      	ldr	r3, [pc, #484]	@ (8007588 <HAL_RCC_OscConfig+0x4bc>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d118      	bne.n	80073e0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80073ae:	4b76      	ldr	r3, [pc, #472]	@ (8007588 <HAL_RCC_OscConfig+0x4bc>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a75      	ldr	r2, [pc, #468]	@ (8007588 <HAL_RCC_OscConfig+0x4bc>)
 80073b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80073ba:	f7fb f903 	bl	80025c4 <HAL_GetTick>
 80073be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80073c0:	e008      	b.n	80073d4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80073c2:	f7fb f8ff 	bl	80025c4 <HAL_GetTick>
 80073c6:	4602      	mov	r2, r0
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	1ad3      	subs	r3, r2, r3
 80073cc:	2b02      	cmp	r3, #2
 80073ce:	d901      	bls.n	80073d4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80073d0:	2303      	movs	r3, #3
 80073d2:	e183      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80073d4:	4b6c      	ldr	r3, [pc, #432]	@ (8007588 <HAL_RCC_OscConfig+0x4bc>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d0f0      	beq.n	80073c2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d108      	bne.n	80073fa <HAL_RCC_OscConfig+0x32e>
 80073e8:	4b66      	ldr	r3, [pc, #408]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 80073ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073ee:	4a65      	ldr	r2, [pc, #404]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 80073f0:	f043 0301 	orr.w	r3, r3, #1
 80073f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80073f8:	e024      	b.n	8007444 <HAL_RCC_OscConfig+0x378>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	689b      	ldr	r3, [r3, #8]
 80073fe:	2b05      	cmp	r3, #5
 8007400:	d110      	bne.n	8007424 <HAL_RCC_OscConfig+0x358>
 8007402:	4b60      	ldr	r3, [pc, #384]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 8007404:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007408:	4a5e      	ldr	r2, [pc, #376]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 800740a:	f043 0304 	orr.w	r3, r3, #4
 800740e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007412:	4b5c      	ldr	r3, [pc, #368]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 8007414:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007418:	4a5a      	ldr	r2, [pc, #360]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 800741a:	f043 0301 	orr.w	r3, r3, #1
 800741e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007422:	e00f      	b.n	8007444 <HAL_RCC_OscConfig+0x378>
 8007424:	4b57      	ldr	r3, [pc, #348]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 8007426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800742a:	4a56      	ldr	r2, [pc, #344]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 800742c:	f023 0301 	bic.w	r3, r3, #1
 8007430:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007434:	4b53      	ldr	r3, [pc, #332]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 8007436:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800743a:	4a52      	ldr	r2, [pc, #328]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 800743c:	f023 0304 	bic.w	r3, r3, #4
 8007440:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d016      	beq.n	800747a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800744c:	f7fb f8ba 	bl	80025c4 <HAL_GetTick>
 8007450:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007452:	e00a      	b.n	800746a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007454:	f7fb f8b6 	bl	80025c4 <HAL_GetTick>
 8007458:	4602      	mov	r2, r0
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	1ad3      	subs	r3, r2, r3
 800745e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007462:	4293      	cmp	r3, r2
 8007464:	d901      	bls.n	800746a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007466:	2303      	movs	r3, #3
 8007468:	e138      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800746a:	4b46      	ldr	r3, [pc, #280]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 800746c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007470:	f003 0302 	and.w	r3, r3, #2
 8007474:	2b00      	cmp	r3, #0
 8007476:	d0ed      	beq.n	8007454 <HAL_RCC_OscConfig+0x388>
 8007478:	e015      	b.n	80074a6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800747a:	f7fb f8a3 	bl	80025c4 <HAL_GetTick>
 800747e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007480:	e00a      	b.n	8007498 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007482:	f7fb f89f 	bl	80025c4 <HAL_GetTick>
 8007486:	4602      	mov	r2, r0
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	1ad3      	subs	r3, r2, r3
 800748c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007490:	4293      	cmp	r3, r2
 8007492:	d901      	bls.n	8007498 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007494:	2303      	movs	r3, #3
 8007496:	e121      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007498:	4b3a      	ldr	r3, [pc, #232]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 800749a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800749e:	f003 0302 	and.w	r3, r3, #2
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1ed      	bne.n	8007482 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80074a6:	7ffb      	ldrb	r3, [r7, #31]
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d105      	bne.n	80074b8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80074ac:	4b35      	ldr	r3, [pc, #212]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 80074ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074b0:	4a34      	ldr	r2, [pc, #208]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 80074b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074b6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f003 0320 	and.w	r3, r3, #32
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d03c      	beq.n	800753e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	699b      	ldr	r3, [r3, #24]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d01c      	beq.n	8007506 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80074cc:	4b2d      	ldr	r3, [pc, #180]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 80074ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80074d2:	4a2c      	ldr	r2, [pc, #176]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 80074d4:	f043 0301 	orr.w	r3, r3, #1
 80074d8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074dc:	f7fb f872 	bl	80025c4 <HAL_GetTick>
 80074e0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80074e2:	e008      	b.n	80074f6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80074e4:	f7fb f86e 	bl	80025c4 <HAL_GetTick>
 80074e8:	4602      	mov	r2, r0
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	1ad3      	subs	r3, r2, r3
 80074ee:	2b02      	cmp	r3, #2
 80074f0:	d901      	bls.n	80074f6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e0f2      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80074f6:	4b23      	ldr	r3, [pc, #140]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 80074f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80074fc:	f003 0302 	and.w	r3, r3, #2
 8007500:	2b00      	cmp	r3, #0
 8007502:	d0ef      	beq.n	80074e4 <HAL_RCC_OscConfig+0x418>
 8007504:	e01b      	b.n	800753e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007506:	4b1f      	ldr	r3, [pc, #124]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 8007508:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800750c:	4a1d      	ldr	r2, [pc, #116]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 800750e:	f023 0301 	bic.w	r3, r3, #1
 8007512:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007516:	f7fb f855 	bl	80025c4 <HAL_GetTick>
 800751a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800751c:	e008      	b.n	8007530 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800751e:	f7fb f851 	bl	80025c4 <HAL_GetTick>
 8007522:	4602      	mov	r2, r0
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	1ad3      	subs	r3, r2, r3
 8007528:	2b02      	cmp	r3, #2
 800752a:	d901      	bls.n	8007530 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800752c:	2303      	movs	r3, #3
 800752e:	e0d5      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007530:	4b14      	ldr	r3, [pc, #80]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 8007532:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007536:	f003 0302 	and.w	r3, r3, #2
 800753a:	2b00      	cmp	r3, #0
 800753c:	d1ef      	bne.n	800751e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	69db      	ldr	r3, [r3, #28]
 8007542:	2b00      	cmp	r3, #0
 8007544:	f000 80c9 	beq.w	80076da <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007548:	4b0e      	ldr	r3, [pc, #56]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	f003 030c 	and.w	r3, r3, #12
 8007550:	2b0c      	cmp	r3, #12
 8007552:	f000 8083 	beq.w	800765c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	69db      	ldr	r3, [r3, #28]
 800755a:	2b02      	cmp	r3, #2
 800755c:	d15e      	bne.n	800761c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800755e:	4b09      	ldr	r3, [pc, #36]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4a08      	ldr	r2, [pc, #32]	@ (8007584 <HAL_RCC_OscConfig+0x4b8>)
 8007564:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007568:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800756a:	f7fb f82b 	bl	80025c4 <HAL_GetTick>
 800756e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007570:	e00c      	b.n	800758c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007572:	f7fb f827 	bl	80025c4 <HAL_GetTick>
 8007576:	4602      	mov	r2, r0
 8007578:	693b      	ldr	r3, [r7, #16]
 800757a:	1ad3      	subs	r3, r2, r3
 800757c:	2b02      	cmp	r3, #2
 800757e:	d905      	bls.n	800758c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007580:	2303      	movs	r3, #3
 8007582:	e0ab      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
 8007584:	40021000 	.word	0x40021000
 8007588:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800758c:	4b55      	ldr	r3, [pc, #340]	@ (80076e4 <HAL_RCC_OscConfig+0x618>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007594:	2b00      	cmp	r3, #0
 8007596:	d1ec      	bne.n	8007572 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007598:	4b52      	ldr	r3, [pc, #328]	@ (80076e4 <HAL_RCC_OscConfig+0x618>)
 800759a:	68da      	ldr	r2, [r3, #12]
 800759c:	4b52      	ldr	r3, [pc, #328]	@ (80076e8 <HAL_RCC_OscConfig+0x61c>)
 800759e:	4013      	ands	r3, r2
 80075a0:	687a      	ldr	r2, [r7, #4]
 80075a2:	6a11      	ldr	r1, [r2, #32]
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80075a8:	3a01      	subs	r2, #1
 80075aa:	0112      	lsls	r2, r2, #4
 80075ac:	4311      	orrs	r1, r2
 80075ae:	687a      	ldr	r2, [r7, #4]
 80075b0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80075b2:	0212      	lsls	r2, r2, #8
 80075b4:	4311      	orrs	r1, r2
 80075b6:	687a      	ldr	r2, [r7, #4]
 80075b8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80075ba:	0852      	lsrs	r2, r2, #1
 80075bc:	3a01      	subs	r2, #1
 80075be:	0552      	lsls	r2, r2, #21
 80075c0:	4311      	orrs	r1, r2
 80075c2:	687a      	ldr	r2, [r7, #4]
 80075c4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80075c6:	0852      	lsrs	r2, r2, #1
 80075c8:	3a01      	subs	r2, #1
 80075ca:	0652      	lsls	r2, r2, #25
 80075cc:	4311      	orrs	r1, r2
 80075ce:	687a      	ldr	r2, [r7, #4]
 80075d0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80075d2:	06d2      	lsls	r2, r2, #27
 80075d4:	430a      	orrs	r2, r1
 80075d6:	4943      	ldr	r1, [pc, #268]	@ (80076e4 <HAL_RCC_OscConfig+0x618>)
 80075d8:	4313      	orrs	r3, r2
 80075da:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80075dc:	4b41      	ldr	r3, [pc, #260]	@ (80076e4 <HAL_RCC_OscConfig+0x618>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a40      	ldr	r2, [pc, #256]	@ (80076e4 <HAL_RCC_OscConfig+0x618>)
 80075e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80075e6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80075e8:	4b3e      	ldr	r3, [pc, #248]	@ (80076e4 <HAL_RCC_OscConfig+0x618>)
 80075ea:	68db      	ldr	r3, [r3, #12]
 80075ec:	4a3d      	ldr	r2, [pc, #244]	@ (80076e4 <HAL_RCC_OscConfig+0x618>)
 80075ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80075f2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075f4:	f7fa ffe6 	bl	80025c4 <HAL_GetTick>
 80075f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80075fa:	e008      	b.n	800760e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80075fc:	f7fa ffe2 	bl	80025c4 <HAL_GetTick>
 8007600:	4602      	mov	r2, r0
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	1ad3      	subs	r3, r2, r3
 8007606:	2b02      	cmp	r3, #2
 8007608:	d901      	bls.n	800760e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800760a:	2303      	movs	r3, #3
 800760c:	e066      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800760e:	4b35      	ldr	r3, [pc, #212]	@ (80076e4 <HAL_RCC_OscConfig+0x618>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007616:	2b00      	cmp	r3, #0
 8007618:	d0f0      	beq.n	80075fc <HAL_RCC_OscConfig+0x530>
 800761a:	e05e      	b.n	80076da <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800761c:	4b31      	ldr	r3, [pc, #196]	@ (80076e4 <HAL_RCC_OscConfig+0x618>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a30      	ldr	r2, [pc, #192]	@ (80076e4 <HAL_RCC_OscConfig+0x618>)
 8007622:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007626:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007628:	f7fa ffcc 	bl	80025c4 <HAL_GetTick>
 800762c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800762e:	e008      	b.n	8007642 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007630:	f7fa ffc8 	bl	80025c4 <HAL_GetTick>
 8007634:	4602      	mov	r2, r0
 8007636:	693b      	ldr	r3, [r7, #16]
 8007638:	1ad3      	subs	r3, r2, r3
 800763a:	2b02      	cmp	r3, #2
 800763c:	d901      	bls.n	8007642 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800763e:	2303      	movs	r3, #3
 8007640:	e04c      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007642:	4b28      	ldr	r3, [pc, #160]	@ (80076e4 <HAL_RCC_OscConfig+0x618>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800764a:	2b00      	cmp	r3, #0
 800764c:	d1f0      	bne.n	8007630 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800764e:	4b25      	ldr	r3, [pc, #148]	@ (80076e4 <HAL_RCC_OscConfig+0x618>)
 8007650:	68da      	ldr	r2, [r3, #12]
 8007652:	4924      	ldr	r1, [pc, #144]	@ (80076e4 <HAL_RCC_OscConfig+0x618>)
 8007654:	4b25      	ldr	r3, [pc, #148]	@ (80076ec <HAL_RCC_OscConfig+0x620>)
 8007656:	4013      	ands	r3, r2
 8007658:	60cb      	str	r3, [r1, #12]
 800765a:	e03e      	b.n	80076da <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	69db      	ldr	r3, [r3, #28]
 8007660:	2b01      	cmp	r3, #1
 8007662:	d101      	bne.n	8007668 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	e039      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007668:	4b1e      	ldr	r3, [pc, #120]	@ (80076e4 <HAL_RCC_OscConfig+0x618>)
 800766a:	68db      	ldr	r3, [r3, #12]
 800766c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	f003 0203 	and.w	r2, r3, #3
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6a1b      	ldr	r3, [r3, #32]
 8007678:	429a      	cmp	r2, r3
 800767a:	d12c      	bne.n	80076d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007686:	3b01      	subs	r3, #1
 8007688:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800768a:	429a      	cmp	r2, r3
 800768c:	d123      	bne.n	80076d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007698:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800769a:	429a      	cmp	r2, r3
 800769c:	d11b      	bne.n	80076d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076a8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80076aa:	429a      	cmp	r2, r3
 80076ac:	d113      	bne.n	80076d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076b8:	085b      	lsrs	r3, r3, #1
 80076ba:	3b01      	subs	r3, #1
 80076bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80076be:	429a      	cmp	r2, r3
 80076c0:	d109      	bne.n	80076d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076cc:	085b      	lsrs	r3, r3, #1
 80076ce:	3b01      	subs	r3, #1
 80076d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80076d2:	429a      	cmp	r2, r3
 80076d4:	d001      	beq.n	80076da <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80076d6:	2301      	movs	r3, #1
 80076d8:	e000      	b.n	80076dc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80076da:	2300      	movs	r3, #0
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3720      	adds	r7, #32
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}
 80076e4:	40021000 	.word	0x40021000
 80076e8:	019f800c 	.word	0x019f800c
 80076ec:	feeefffc 	.word	0xfeeefffc

080076f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b086      	sub	sp, #24
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80076fa:	2300      	movs	r3, #0
 80076fc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d101      	bne.n	8007708 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007704:	2301      	movs	r3, #1
 8007706:	e11e      	b.n	8007946 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007708:	4b91      	ldr	r3, [pc, #580]	@ (8007950 <HAL_RCC_ClockConfig+0x260>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f003 030f 	and.w	r3, r3, #15
 8007710:	683a      	ldr	r2, [r7, #0]
 8007712:	429a      	cmp	r2, r3
 8007714:	d910      	bls.n	8007738 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007716:	4b8e      	ldr	r3, [pc, #568]	@ (8007950 <HAL_RCC_ClockConfig+0x260>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f023 020f 	bic.w	r2, r3, #15
 800771e:	498c      	ldr	r1, [pc, #560]	@ (8007950 <HAL_RCC_ClockConfig+0x260>)
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	4313      	orrs	r3, r2
 8007724:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007726:	4b8a      	ldr	r3, [pc, #552]	@ (8007950 <HAL_RCC_ClockConfig+0x260>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f003 030f 	and.w	r3, r3, #15
 800772e:	683a      	ldr	r2, [r7, #0]
 8007730:	429a      	cmp	r2, r3
 8007732:	d001      	beq.n	8007738 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007734:	2301      	movs	r3, #1
 8007736:	e106      	b.n	8007946 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f003 0301 	and.w	r3, r3, #1
 8007740:	2b00      	cmp	r3, #0
 8007742:	d073      	beq.n	800782c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	2b03      	cmp	r3, #3
 800774a:	d129      	bne.n	80077a0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800774c:	4b81      	ldr	r3, [pc, #516]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007754:	2b00      	cmp	r3, #0
 8007756:	d101      	bne.n	800775c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007758:	2301      	movs	r3, #1
 800775a:	e0f4      	b.n	8007946 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800775c:	f000 f99e 	bl	8007a9c <RCC_GetSysClockFreqFromPLLSource>
 8007760:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	4a7c      	ldr	r2, [pc, #496]	@ (8007958 <HAL_RCC_ClockConfig+0x268>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d93f      	bls.n	80077ea <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800776a:	4b7a      	ldr	r3, [pc, #488]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 800776c:	689b      	ldr	r3, [r3, #8]
 800776e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007772:	2b00      	cmp	r3, #0
 8007774:	d009      	beq.n	800778a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800777e:	2b00      	cmp	r3, #0
 8007780:	d033      	beq.n	80077ea <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007786:	2b00      	cmp	r3, #0
 8007788:	d12f      	bne.n	80077ea <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800778a:	4b72      	ldr	r3, [pc, #456]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007792:	4a70      	ldr	r2, [pc, #448]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 8007794:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007798:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800779a:	2380      	movs	r3, #128	@ 0x80
 800779c:	617b      	str	r3, [r7, #20]
 800779e:	e024      	b.n	80077ea <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	2b02      	cmp	r3, #2
 80077a6:	d107      	bne.n	80077b8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80077a8:	4b6a      	ldr	r3, [pc, #424]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d109      	bne.n	80077c8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80077b4:	2301      	movs	r3, #1
 80077b6:	e0c6      	b.n	8007946 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80077b8:	4b66      	ldr	r3, [pc, #408]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d101      	bne.n	80077c8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80077c4:	2301      	movs	r3, #1
 80077c6:	e0be      	b.n	8007946 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80077c8:	f000 f8ce 	bl	8007968 <HAL_RCC_GetSysClockFreq>
 80077cc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80077ce:	693b      	ldr	r3, [r7, #16]
 80077d0:	4a61      	ldr	r2, [pc, #388]	@ (8007958 <HAL_RCC_ClockConfig+0x268>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d909      	bls.n	80077ea <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80077d6:	4b5f      	ldr	r3, [pc, #380]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80077de:	4a5d      	ldr	r2, [pc, #372]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 80077e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077e4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80077e6:	2380      	movs	r3, #128	@ 0x80
 80077e8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80077ea:	4b5a      	ldr	r3, [pc, #360]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 80077ec:	689b      	ldr	r3, [r3, #8]
 80077ee:	f023 0203 	bic.w	r2, r3, #3
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	4957      	ldr	r1, [pc, #348]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 80077f8:	4313      	orrs	r3, r2
 80077fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077fc:	f7fa fee2 	bl	80025c4 <HAL_GetTick>
 8007800:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007802:	e00a      	b.n	800781a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007804:	f7fa fede 	bl	80025c4 <HAL_GetTick>
 8007808:	4602      	mov	r2, r0
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	1ad3      	subs	r3, r2, r3
 800780e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007812:	4293      	cmp	r3, r2
 8007814:	d901      	bls.n	800781a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007816:	2303      	movs	r3, #3
 8007818:	e095      	b.n	8007946 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800781a:	4b4e      	ldr	r3, [pc, #312]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 800781c:	689b      	ldr	r3, [r3, #8]
 800781e:	f003 020c 	and.w	r2, r3, #12
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	009b      	lsls	r3, r3, #2
 8007828:	429a      	cmp	r2, r3
 800782a:	d1eb      	bne.n	8007804 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f003 0302 	and.w	r3, r3, #2
 8007834:	2b00      	cmp	r3, #0
 8007836:	d023      	beq.n	8007880 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f003 0304 	and.w	r3, r3, #4
 8007840:	2b00      	cmp	r3, #0
 8007842:	d005      	beq.n	8007850 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007844:	4b43      	ldr	r3, [pc, #268]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	4a42      	ldr	r2, [pc, #264]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 800784a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800784e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f003 0308 	and.w	r3, r3, #8
 8007858:	2b00      	cmp	r3, #0
 800785a:	d007      	beq.n	800786c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800785c:	4b3d      	ldr	r3, [pc, #244]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 800785e:	689b      	ldr	r3, [r3, #8]
 8007860:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007864:	4a3b      	ldr	r2, [pc, #236]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 8007866:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800786a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800786c:	4b39      	ldr	r3, [pc, #228]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 800786e:	689b      	ldr	r3, [r3, #8]
 8007870:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	689b      	ldr	r3, [r3, #8]
 8007878:	4936      	ldr	r1, [pc, #216]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 800787a:	4313      	orrs	r3, r2
 800787c:	608b      	str	r3, [r1, #8]
 800787e:	e008      	b.n	8007892 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	2b80      	cmp	r3, #128	@ 0x80
 8007884:	d105      	bne.n	8007892 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007886:	4b33      	ldr	r3, [pc, #204]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 8007888:	689b      	ldr	r3, [r3, #8]
 800788a:	4a32      	ldr	r2, [pc, #200]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 800788c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007890:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007892:	4b2f      	ldr	r3, [pc, #188]	@ (8007950 <HAL_RCC_ClockConfig+0x260>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f003 030f 	and.w	r3, r3, #15
 800789a:	683a      	ldr	r2, [r7, #0]
 800789c:	429a      	cmp	r2, r3
 800789e:	d21d      	bcs.n	80078dc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078a0:	4b2b      	ldr	r3, [pc, #172]	@ (8007950 <HAL_RCC_ClockConfig+0x260>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f023 020f 	bic.w	r2, r3, #15
 80078a8:	4929      	ldr	r1, [pc, #164]	@ (8007950 <HAL_RCC_ClockConfig+0x260>)
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	4313      	orrs	r3, r2
 80078ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80078b0:	f7fa fe88 	bl	80025c4 <HAL_GetTick>
 80078b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80078b6:	e00a      	b.n	80078ce <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80078b8:	f7fa fe84 	bl	80025c4 <HAL_GetTick>
 80078bc:	4602      	mov	r2, r0
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	1ad3      	subs	r3, r2, r3
 80078c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d901      	bls.n	80078ce <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80078ca:	2303      	movs	r3, #3
 80078cc:	e03b      	b.n	8007946 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80078ce:	4b20      	ldr	r3, [pc, #128]	@ (8007950 <HAL_RCC_ClockConfig+0x260>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f003 030f 	and.w	r3, r3, #15
 80078d6:	683a      	ldr	r2, [r7, #0]
 80078d8:	429a      	cmp	r2, r3
 80078da:	d1ed      	bne.n	80078b8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f003 0304 	and.w	r3, r3, #4
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d008      	beq.n	80078fa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80078e8:	4b1a      	ldr	r3, [pc, #104]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	68db      	ldr	r3, [r3, #12]
 80078f4:	4917      	ldr	r1, [pc, #92]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 80078f6:	4313      	orrs	r3, r2
 80078f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f003 0308 	and.w	r3, r3, #8
 8007902:	2b00      	cmp	r3, #0
 8007904:	d009      	beq.n	800791a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007906:	4b13      	ldr	r3, [pc, #76]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 8007908:	689b      	ldr	r3, [r3, #8]
 800790a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	691b      	ldr	r3, [r3, #16]
 8007912:	00db      	lsls	r3, r3, #3
 8007914:	490f      	ldr	r1, [pc, #60]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 8007916:	4313      	orrs	r3, r2
 8007918:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800791a:	f000 f825 	bl	8007968 <HAL_RCC_GetSysClockFreq>
 800791e:	4602      	mov	r2, r0
 8007920:	4b0c      	ldr	r3, [pc, #48]	@ (8007954 <HAL_RCC_ClockConfig+0x264>)
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	091b      	lsrs	r3, r3, #4
 8007926:	f003 030f 	and.w	r3, r3, #15
 800792a:	490c      	ldr	r1, [pc, #48]	@ (800795c <HAL_RCC_ClockConfig+0x26c>)
 800792c:	5ccb      	ldrb	r3, [r1, r3]
 800792e:	f003 031f 	and.w	r3, r3, #31
 8007932:	fa22 f303 	lsr.w	r3, r2, r3
 8007936:	4a0a      	ldr	r2, [pc, #40]	@ (8007960 <HAL_RCC_ClockConfig+0x270>)
 8007938:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800793a:	4b0a      	ldr	r3, [pc, #40]	@ (8007964 <HAL_RCC_ClockConfig+0x274>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4618      	mov	r0, r3
 8007940:	f7fa fdf4 	bl	800252c <HAL_InitTick>
 8007944:	4603      	mov	r3, r0
}
 8007946:	4618      	mov	r0, r3
 8007948:	3718      	adds	r7, #24
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
 800794e:	bf00      	nop
 8007950:	40022000 	.word	0x40022000
 8007954:	40021000 	.word	0x40021000
 8007958:	04c4b400 	.word	0x04c4b400
 800795c:	0800e80c 	.word	0x0800e80c
 8007960:	20000000 	.word	0x20000000
 8007964:	20000004 	.word	0x20000004

08007968 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007968:	b480      	push	{r7}
 800796a:	b087      	sub	sp, #28
 800796c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800796e:	4b2c      	ldr	r3, [pc, #176]	@ (8007a20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	f003 030c 	and.w	r3, r3, #12
 8007976:	2b04      	cmp	r3, #4
 8007978:	d102      	bne.n	8007980 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800797a:	4b2a      	ldr	r3, [pc, #168]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0xbc>)
 800797c:	613b      	str	r3, [r7, #16]
 800797e:	e047      	b.n	8007a10 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007980:	4b27      	ldr	r3, [pc, #156]	@ (8007a20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007982:	689b      	ldr	r3, [r3, #8]
 8007984:	f003 030c 	and.w	r3, r3, #12
 8007988:	2b08      	cmp	r3, #8
 800798a:	d102      	bne.n	8007992 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800798c:	4b26      	ldr	r3, [pc, #152]	@ (8007a28 <HAL_RCC_GetSysClockFreq+0xc0>)
 800798e:	613b      	str	r3, [r7, #16]
 8007990:	e03e      	b.n	8007a10 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007992:	4b23      	ldr	r3, [pc, #140]	@ (8007a20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007994:	689b      	ldr	r3, [r3, #8]
 8007996:	f003 030c 	and.w	r3, r3, #12
 800799a:	2b0c      	cmp	r3, #12
 800799c:	d136      	bne.n	8007a0c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800799e:	4b20      	ldr	r3, [pc, #128]	@ (8007a20 <HAL_RCC_GetSysClockFreq+0xb8>)
 80079a0:	68db      	ldr	r3, [r3, #12]
 80079a2:	f003 0303 	and.w	r3, r3, #3
 80079a6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80079a8:	4b1d      	ldr	r3, [pc, #116]	@ (8007a20 <HAL_RCC_GetSysClockFreq+0xb8>)
 80079aa:	68db      	ldr	r3, [r3, #12]
 80079ac:	091b      	lsrs	r3, r3, #4
 80079ae:	f003 030f 	and.w	r3, r3, #15
 80079b2:	3301      	adds	r3, #1
 80079b4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	2b03      	cmp	r3, #3
 80079ba:	d10c      	bne.n	80079d6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80079bc:	4a1a      	ldr	r2, [pc, #104]	@ (8007a28 <HAL_RCC_GetSysClockFreq+0xc0>)
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80079c4:	4a16      	ldr	r2, [pc, #88]	@ (8007a20 <HAL_RCC_GetSysClockFreq+0xb8>)
 80079c6:	68d2      	ldr	r2, [r2, #12]
 80079c8:	0a12      	lsrs	r2, r2, #8
 80079ca:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80079ce:	fb02 f303 	mul.w	r3, r2, r3
 80079d2:	617b      	str	r3, [r7, #20]
      break;
 80079d4:	e00c      	b.n	80079f0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80079d6:	4a13      	ldr	r2, [pc, #76]	@ (8007a24 <HAL_RCC_GetSysClockFreq+0xbc>)
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	fbb2 f3f3 	udiv	r3, r2, r3
 80079de:	4a10      	ldr	r2, [pc, #64]	@ (8007a20 <HAL_RCC_GetSysClockFreq+0xb8>)
 80079e0:	68d2      	ldr	r2, [r2, #12]
 80079e2:	0a12      	lsrs	r2, r2, #8
 80079e4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80079e8:	fb02 f303 	mul.w	r3, r2, r3
 80079ec:	617b      	str	r3, [r7, #20]
      break;
 80079ee:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80079f0:	4b0b      	ldr	r3, [pc, #44]	@ (8007a20 <HAL_RCC_GetSysClockFreq+0xb8>)
 80079f2:	68db      	ldr	r3, [r3, #12]
 80079f4:	0e5b      	lsrs	r3, r3, #25
 80079f6:	f003 0303 	and.w	r3, r3, #3
 80079fa:	3301      	adds	r3, #1
 80079fc:	005b      	lsls	r3, r3, #1
 80079fe:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007a00:	697a      	ldr	r2, [r7, #20]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a08:	613b      	str	r3, [r7, #16]
 8007a0a:	e001      	b.n	8007a10 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007a10:	693b      	ldr	r3, [r7, #16]
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	371c      	adds	r7, #28
 8007a16:	46bd      	mov	sp, r7
 8007a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1c:	4770      	bx	lr
 8007a1e:	bf00      	nop
 8007a20:	40021000 	.word	0x40021000
 8007a24:	00f42400 	.word	0x00f42400
 8007a28:	007a1200 	.word	0x007a1200

08007a2c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007a30:	4b03      	ldr	r3, [pc, #12]	@ (8007a40 <HAL_RCC_GetHCLKFreq+0x14>)
 8007a32:	681b      	ldr	r3, [r3, #0]
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	46bd      	mov	sp, r7
 8007a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3c:	4770      	bx	lr
 8007a3e:	bf00      	nop
 8007a40:	20000000 	.word	0x20000000

08007a44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007a48:	f7ff fff0 	bl	8007a2c <HAL_RCC_GetHCLKFreq>
 8007a4c:	4602      	mov	r2, r0
 8007a4e:	4b06      	ldr	r3, [pc, #24]	@ (8007a68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007a50:	689b      	ldr	r3, [r3, #8]
 8007a52:	0a1b      	lsrs	r3, r3, #8
 8007a54:	f003 0307 	and.w	r3, r3, #7
 8007a58:	4904      	ldr	r1, [pc, #16]	@ (8007a6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8007a5a:	5ccb      	ldrb	r3, [r1, r3]
 8007a5c:	f003 031f 	and.w	r3, r3, #31
 8007a60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	bd80      	pop	{r7, pc}
 8007a68:	40021000 	.word	0x40021000
 8007a6c:	0800e81c 	.word	0x0800e81c

08007a70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007a74:	f7ff ffda 	bl	8007a2c <HAL_RCC_GetHCLKFreq>
 8007a78:	4602      	mov	r2, r0
 8007a7a:	4b06      	ldr	r3, [pc, #24]	@ (8007a94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	0adb      	lsrs	r3, r3, #11
 8007a80:	f003 0307 	and.w	r3, r3, #7
 8007a84:	4904      	ldr	r1, [pc, #16]	@ (8007a98 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007a86:	5ccb      	ldrb	r3, [r1, r3]
 8007a88:	f003 031f 	and.w	r3, r3, #31
 8007a8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	bd80      	pop	{r7, pc}
 8007a94:	40021000 	.word	0x40021000
 8007a98:	0800e81c 	.word	0x0800e81c

08007a9c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b087      	sub	sp, #28
 8007aa0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007aa2:	4b1e      	ldr	r3, [pc, #120]	@ (8007b1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007aa4:	68db      	ldr	r3, [r3, #12]
 8007aa6:	f003 0303 	and.w	r3, r3, #3
 8007aaa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007aac:	4b1b      	ldr	r3, [pc, #108]	@ (8007b1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007aae:	68db      	ldr	r3, [r3, #12]
 8007ab0:	091b      	lsrs	r3, r3, #4
 8007ab2:	f003 030f 	and.w	r3, r3, #15
 8007ab6:	3301      	adds	r3, #1
 8007ab8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	2b03      	cmp	r3, #3
 8007abe:	d10c      	bne.n	8007ada <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007ac0:	4a17      	ldr	r2, [pc, #92]	@ (8007b20 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ac8:	4a14      	ldr	r2, [pc, #80]	@ (8007b1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007aca:	68d2      	ldr	r2, [r2, #12]
 8007acc:	0a12      	lsrs	r2, r2, #8
 8007ace:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007ad2:	fb02 f303 	mul.w	r3, r2, r3
 8007ad6:	617b      	str	r3, [r7, #20]
    break;
 8007ad8:	e00c      	b.n	8007af4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007ada:	4a12      	ldr	r2, [pc, #72]	@ (8007b24 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ae2:	4a0e      	ldr	r2, [pc, #56]	@ (8007b1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007ae4:	68d2      	ldr	r2, [r2, #12]
 8007ae6:	0a12      	lsrs	r2, r2, #8
 8007ae8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007aec:	fb02 f303 	mul.w	r3, r2, r3
 8007af0:	617b      	str	r3, [r7, #20]
    break;
 8007af2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007af4:	4b09      	ldr	r3, [pc, #36]	@ (8007b1c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007af6:	68db      	ldr	r3, [r3, #12]
 8007af8:	0e5b      	lsrs	r3, r3, #25
 8007afa:	f003 0303 	and.w	r3, r3, #3
 8007afe:	3301      	adds	r3, #1
 8007b00:	005b      	lsls	r3, r3, #1
 8007b02:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007b04:	697a      	ldr	r2, [r7, #20]
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b0c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007b0e:	687b      	ldr	r3, [r7, #4]
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	371c      	adds	r7, #28
 8007b14:	46bd      	mov	sp, r7
 8007b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1a:	4770      	bx	lr
 8007b1c:	40021000 	.word	0x40021000
 8007b20:	007a1200 	.word	0x007a1200
 8007b24:	00f42400 	.word	0x00f42400

08007b28 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b086      	sub	sp, #24
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007b30:	2300      	movs	r3, #0
 8007b32:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007b34:	2300      	movs	r3, #0
 8007b36:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	f000 8098 	beq.w	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007b46:	2300      	movs	r3, #0
 8007b48:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007b4a:	4b43      	ldr	r3, [pc, #268]	@ (8007c58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d10d      	bne.n	8007b72 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007b56:	4b40      	ldr	r3, [pc, #256]	@ (8007c58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b5a:	4a3f      	ldr	r2, [pc, #252]	@ (8007c58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b60:	6593      	str	r3, [r2, #88]	@ 0x58
 8007b62:	4b3d      	ldr	r3, [pc, #244]	@ (8007c58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b6a:	60bb      	str	r3, [r7, #8]
 8007b6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007b6e:	2301      	movs	r3, #1
 8007b70:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007b72:	4b3a      	ldr	r3, [pc, #232]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4a39      	ldr	r2, [pc, #228]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007b78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b7c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007b7e:	f7fa fd21 	bl	80025c4 <HAL_GetTick>
 8007b82:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b84:	e009      	b.n	8007b9a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b86:	f7fa fd1d 	bl	80025c4 <HAL_GetTick>
 8007b8a:	4602      	mov	r2, r0
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	1ad3      	subs	r3, r2, r3
 8007b90:	2b02      	cmp	r3, #2
 8007b92:	d902      	bls.n	8007b9a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007b94:	2303      	movs	r3, #3
 8007b96:	74fb      	strb	r3, [r7, #19]
        break;
 8007b98:	e005      	b.n	8007ba6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007b9a:	4b30      	ldr	r3, [pc, #192]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d0ef      	beq.n	8007b86 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007ba6:	7cfb      	ldrb	r3, [r7, #19]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d159      	bne.n	8007c60 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007bac:	4b2a      	ldr	r3, [pc, #168]	@ (8007c58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bb6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d01e      	beq.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bc2:	697a      	ldr	r2, [r7, #20]
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	d019      	beq.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007bc8:	4b23      	ldr	r3, [pc, #140]	@ (8007c58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bd2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007bd4:	4b20      	ldr	r3, [pc, #128]	@ (8007c58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bda:	4a1f      	ldr	r2, [pc, #124]	@ (8007c58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007be0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007be4:	4b1c      	ldr	r3, [pc, #112]	@ (8007c58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007be6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bea:	4a1b      	ldr	r2, [pc, #108]	@ (8007c58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007bf0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007bf4:	4a18      	ldr	r2, [pc, #96]	@ (8007c58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007bfc:	697b      	ldr	r3, [r7, #20]
 8007bfe:	f003 0301 	and.w	r3, r3, #1
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d016      	beq.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c06:	f7fa fcdd 	bl	80025c4 <HAL_GetTick>
 8007c0a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007c0c:	e00b      	b.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c0e:	f7fa fcd9 	bl	80025c4 <HAL_GetTick>
 8007c12:	4602      	mov	r2, r0
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	1ad3      	subs	r3, r2, r3
 8007c18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d902      	bls.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007c20:	2303      	movs	r3, #3
 8007c22:	74fb      	strb	r3, [r7, #19]
            break;
 8007c24:	e006      	b.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007c26:	4b0c      	ldr	r3, [pc, #48]	@ (8007c58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c2c:	f003 0302 	and.w	r3, r3, #2
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d0ec      	beq.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007c34:	7cfb      	ldrb	r3, [r7, #19]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d10b      	bne.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007c3a:	4b07      	ldr	r3, [pc, #28]	@ (8007c58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c40:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c48:	4903      	ldr	r1, [pc, #12]	@ (8007c58 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007c50:	e008      	b.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007c52:	7cfb      	ldrb	r3, [r7, #19]
 8007c54:	74bb      	strb	r3, [r7, #18]
 8007c56:	e005      	b.n	8007c64 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007c58:	40021000 	.word	0x40021000
 8007c5c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c60:	7cfb      	ldrb	r3, [r7, #19]
 8007c62:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007c64:	7c7b      	ldrb	r3, [r7, #17]
 8007c66:	2b01      	cmp	r3, #1
 8007c68:	d105      	bne.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c6a:	4ba6      	ldr	r3, [pc, #664]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c6e:	4aa5      	ldr	r2, [pc, #660]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007c70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007c74:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f003 0301 	and.w	r3, r3, #1
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d00a      	beq.n	8007c98 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007c82:	4ba0      	ldr	r3, [pc, #640]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c88:	f023 0203 	bic.w	r2, r3, #3
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	499c      	ldr	r1, [pc, #624]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007c92:	4313      	orrs	r3, r2
 8007c94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f003 0302 	and.w	r3, r3, #2
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d00a      	beq.n	8007cba <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007ca4:	4b97      	ldr	r3, [pc, #604]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007caa:	f023 020c 	bic.w	r2, r3, #12
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	689b      	ldr	r3, [r3, #8]
 8007cb2:	4994      	ldr	r1, [pc, #592]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007cb4:	4313      	orrs	r3, r2
 8007cb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f003 0304 	and.w	r3, r3, #4
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d00a      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007cc6:	4b8f      	ldr	r3, [pc, #572]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ccc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	68db      	ldr	r3, [r3, #12]
 8007cd4:	498b      	ldr	r1, [pc, #556]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f003 0308 	and.w	r3, r3, #8
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d00a      	beq.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007ce8:	4b86      	ldr	r3, [pc, #536]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	691b      	ldr	r3, [r3, #16]
 8007cf6:	4983      	ldr	r1, [pc, #524]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f003 0320 	and.w	r3, r3, #32
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d00a      	beq.n	8007d20 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007d0a:	4b7e      	ldr	r3, [pc, #504]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d10:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	695b      	ldr	r3, [r3, #20]
 8007d18:	497a      	ldr	r1, [pc, #488]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d00a      	beq.n	8007d42 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007d2c:	4b75      	ldr	r3, [pc, #468]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d32:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	699b      	ldr	r3, [r3, #24]
 8007d3a:	4972      	ldr	r1, [pc, #456]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d3c:	4313      	orrs	r3, r2
 8007d3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d00a      	beq.n	8007d64 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007d4e:	4b6d      	ldr	r3, [pc, #436]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d54:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	69db      	ldr	r3, [r3, #28]
 8007d5c:	4969      	ldr	r1, [pc, #420]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d5e:	4313      	orrs	r3, r2
 8007d60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d00a      	beq.n	8007d86 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007d70:	4b64      	ldr	r3, [pc, #400]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d76:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6a1b      	ldr	r3, [r3, #32]
 8007d7e:	4961      	ldr	r1, [pc, #388]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d80:	4313      	orrs	r3, r2
 8007d82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d00a      	beq.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007d92:	4b5c      	ldr	r3, [pc, #368]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d98:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007da0:	4958      	ldr	r1, [pc, #352]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007da2:	4313      	orrs	r3, r2
 8007da4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d015      	beq.n	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007db4:	4b53      	ldr	r3, [pc, #332]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dc2:	4950      	ldr	r1, [pc, #320]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007dd2:	d105      	bne.n	8007de0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007dd4:	4b4b      	ldr	r3, [pc, #300]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007dd6:	68db      	ldr	r3, [r3, #12]
 8007dd8:	4a4a      	ldr	r2, [pc, #296]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007dda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007dde:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d015      	beq.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007dec:	4b45      	ldr	r3, [pc, #276]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007df2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dfa:	4942      	ldr	r1, [pc, #264]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e06:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007e0a:	d105      	bne.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e0c:	4b3d      	ldr	r3, [pc, #244]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e0e:	68db      	ldr	r3, [r3, #12]
 8007e10:	4a3c      	ldr	r2, [pc, #240]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e16:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d015      	beq.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007e24:	4b37      	ldr	r3, [pc, #220]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e2a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e32:	4934      	ldr	r1, [pc, #208]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e34:	4313      	orrs	r3, r2
 8007e36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e42:	d105      	bne.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e44:	4b2f      	ldr	r3, [pc, #188]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e46:	68db      	ldr	r3, [r3, #12]
 8007e48:	4a2e      	ldr	r2, [pc, #184]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e4e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d015      	beq.n	8007e88 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007e5c:	4b29      	ldr	r3, [pc, #164]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e62:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e6a:	4926      	ldr	r1, [pc, #152]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e7a:	d105      	bne.n	8007e88 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007e7c:	4b21      	ldr	r3, [pc, #132]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	4a20      	ldr	r2, [pc, #128]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e86:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d015      	beq.n	8007ec0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007e94:	4b1b      	ldr	r3, [pc, #108]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e9a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ea2:	4918      	ldr	r1, [pc, #96]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007eb2:	d105      	bne.n	8007ec0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007eb4:	4b13      	ldr	r3, [pc, #76]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007eb6:	68db      	ldr	r3, [r3, #12]
 8007eb8:	4a12      	ldr	r2, [pc, #72]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007eba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ebe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d015      	beq.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007ecc:	4b0d      	ldr	r3, [pc, #52]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ed2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eda:	490a      	ldr	r1, [pc, #40]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007edc:	4313      	orrs	r3, r2
 8007ede:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ee6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007eea:	d105      	bne.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007eec:	4b05      	ldr	r3, [pc, #20]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007eee:	68db      	ldr	r3, [r3, #12]
 8007ef0:	4a04      	ldr	r2, [pc, #16]	@ (8007f04 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ef2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ef6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007ef8:	7cbb      	ldrb	r3, [r7, #18]
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	3718      	adds	r7, #24
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bd80      	pop	{r7, pc}
 8007f02:	bf00      	nop
 8007f04:	40021000 	.word	0x40021000

08007f08 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d101      	bne.n	8007f1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007f16:	2301      	movs	r3, #1
 8007f18:	e09d      	b.n	8008056 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d108      	bne.n	8007f34 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	685b      	ldr	r3, [r3, #4]
 8007f26:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f2a:	d009      	beq.n	8007f40 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	61da      	str	r2, [r3, #28]
 8007f32:	e005      	b.n	8007f40 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2200      	movs	r2, #0
 8007f38:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2200      	movs	r2, #0
 8007f44:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007f4c:	b2db      	uxtb	r3, r3
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d106      	bne.n	8007f60 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2200      	movs	r2, #0
 8007f56:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f7f9 f8f6 	bl	800114c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2202      	movs	r2, #2
 8007f64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	681a      	ldr	r2, [r3, #0]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f76:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	68db      	ldr	r3, [r3, #12]
 8007f7c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007f80:	d902      	bls.n	8007f88 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007f82:	2300      	movs	r3, #0
 8007f84:	60fb      	str	r3, [r7, #12]
 8007f86:	e002      	b.n	8007f8e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007f88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007f8c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	68db      	ldr	r3, [r3, #12]
 8007f92:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007f96:	d007      	beq.n	8007fa8 <HAL_SPI_Init+0xa0>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	68db      	ldr	r3, [r3, #12]
 8007f9c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007fa0:	d002      	beq.n	8007fa8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	689b      	ldr	r3, [r3, #8]
 8007fb4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007fb8:	431a      	orrs	r2, r3
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	691b      	ldr	r3, [r3, #16]
 8007fbe:	f003 0302 	and.w	r3, r3, #2
 8007fc2:	431a      	orrs	r2, r3
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	695b      	ldr	r3, [r3, #20]
 8007fc8:	f003 0301 	and.w	r3, r3, #1
 8007fcc:	431a      	orrs	r2, r3
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	699b      	ldr	r3, [r3, #24]
 8007fd2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007fd6:	431a      	orrs	r2, r3
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	69db      	ldr	r3, [r3, #28]
 8007fdc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007fe0:	431a      	orrs	r2, r3
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6a1b      	ldr	r3, [r3, #32]
 8007fe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fea:	ea42 0103 	orr.w	r1, r2, r3
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ff2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	430a      	orrs	r2, r1
 8007ffc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	699b      	ldr	r3, [r3, #24]
 8008002:	0c1b      	lsrs	r3, r3, #16
 8008004:	f003 0204 	and.w	r2, r3, #4
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800800c:	f003 0310 	and.w	r3, r3, #16
 8008010:	431a      	orrs	r2, r3
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008016:	f003 0308 	and.w	r3, r3, #8
 800801a:	431a      	orrs	r2, r3
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	68db      	ldr	r3, [r3, #12]
 8008020:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008024:	ea42 0103 	orr.w	r1, r2, r3
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	430a      	orrs	r2, r1
 8008034:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	69da      	ldr	r2, [r3, #28]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008044:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2200      	movs	r2, #0
 800804a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2201      	movs	r2, #1
 8008050:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008054:	2300      	movs	r3, #0
}
 8008056:	4618      	mov	r0, r3
 8008058:	3710      	adds	r7, #16
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}

0800805e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800805e:	b580      	push	{r7, lr}
 8008060:	b082      	sub	sp, #8
 8008062:	af00      	add	r7, sp, #0
 8008064:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d101      	bne.n	8008070 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800806c:	2301      	movs	r3, #1
 800806e:	e042      	b.n	80080f6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008076:	2b00      	cmp	r3, #0
 8008078:	d106      	bne.n	8008088 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2200      	movs	r2, #0
 800807e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f7f9 f8c2 	bl	800120c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2224      	movs	r2, #36	@ 0x24
 800808c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	681a      	ldr	r2, [r3, #0]
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f022 0201 	bic.w	r2, r2, #1
 800809e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d002      	beq.n	80080ae <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80080a8:	6878      	ldr	r0, [r7, #4]
 80080aa:	f000 ffed 	bl	8009088 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f000 fd1e 	bl	8008af0 <UART_SetConfig>
 80080b4:	4603      	mov	r3, r0
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d101      	bne.n	80080be <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80080ba:	2301      	movs	r3, #1
 80080bc:	e01b      	b.n	80080f6 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	685a      	ldr	r2, [r3, #4]
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80080cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	689a      	ldr	r2, [r3, #8]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80080dc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	681a      	ldr	r2, [r3, #0]
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f042 0201 	orr.w	r2, r2, #1
 80080ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f001 f86c 	bl	80091cc <UART_CheckIdleState>
 80080f4:	4603      	mov	r3, r0
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	3708      	adds	r7, #8
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}
	...

08008100 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b08a      	sub	sp, #40	@ 0x28
 8008104:	af00      	add	r7, sp, #0
 8008106:	60f8      	str	r0, [r7, #12]
 8008108:	60b9      	str	r1, [r7, #8]
 800810a:	4613      	mov	r3, r2
 800810c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008114:	2b20      	cmp	r3, #32
 8008116:	d167      	bne.n	80081e8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d002      	beq.n	8008124 <HAL_UART_Transmit_DMA+0x24>
 800811e:	88fb      	ldrh	r3, [r7, #6]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d101      	bne.n	8008128 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008124:	2301      	movs	r3, #1
 8008126:	e060      	b.n	80081ea <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	68ba      	ldr	r2, [r7, #8]
 800812c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	88fa      	ldrh	r2, [r7, #6]
 8008132:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	88fa      	ldrh	r2, [r7, #6]
 800813a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2200      	movs	r2, #0
 8008142:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2221      	movs	r2, #33	@ 0x21
 800814a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008152:	2b00      	cmp	r3, #0
 8008154:	d028      	beq.n	80081a8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800815a:	4a26      	ldr	r2, [pc, #152]	@ (80081f4 <HAL_UART_Transmit_DMA+0xf4>)
 800815c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008162:	4a25      	ldr	r2, [pc, #148]	@ (80081f8 <HAL_UART_Transmit_DMA+0xf8>)
 8008164:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800816a:	4a24      	ldr	r2, [pc, #144]	@ (80081fc <HAL_UART_Transmit_DMA+0xfc>)
 800816c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008172:	2200      	movs	r2, #0
 8008174:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800817e:	4619      	mov	r1, r3
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	3328      	adds	r3, #40	@ 0x28
 8008186:	461a      	mov	r2, r3
 8008188:	88fb      	ldrh	r3, [r7, #6]
 800818a:	f7fc f8e7 	bl	800435c <HAL_DMA_Start_IT>
 800818e:	4603      	mov	r3, r0
 8008190:	2b00      	cmp	r3, #0
 8008192:	d009      	beq.n	80081a8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2210      	movs	r2, #16
 8008198:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	2220      	movs	r2, #32
 80081a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80081a4:	2301      	movs	r3, #1
 80081a6:	e020      	b.n	80081ea <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	2240      	movs	r2, #64	@ 0x40
 80081ae:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	3308      	adds	r3, #8
 80081b6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	e853 3f00 	ldrex	r3, [r3]
 80081be:	613b      	str	r3, [r7, #16]
   return(result);
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	3308      	adds	r3, #8
 80081ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081d0:	623a      	str	r2, [r7, #32]
 80081d2:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d4:	69f9      	ldr	r1, [r7, #28]
 80081d6:	6a3a      	ldr	r2, [r7, #32]
 80081d8:	e841 2300 	strex	r3, r2, [r1]
 80081dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80081de:	69bb      	ldr	r3, [r7, #24]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d1e5      	bne.n	80081b0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80081e4:	2300      	movs	r3, #0
 80081e6:	e000      	b.n	80081ea <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80081e8:	2302      	movs	r3, #2
  }
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3728      	adds	r7, #40	@ 0x28
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}
 80081f2:	bf00      	nop
 80081f4:	08009697 	.word	0x08009697
 80081f8:	08009731 	.word	0x08009731
 80081fc:	080098b7 	.word	0x080098b7

08008200 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b0a0      	sub	sp, #128	@ 0x80
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800820e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008210:	e853 3f00 	ldrex	r3, [r3]
 8008214:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8008216:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008218:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800821c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	461a      	mov	r2, r3
 8008224:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008226:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008228:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800822a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800822c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800822e:	e841 2300 	strex	r3, r2, [r1]
 8008232:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008234:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008236:	2b00      	cmp	r3, #0
 8008238:	d1e6      	bne.n	8008208 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	3308      	adds	r3, #8
 8008240:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008242:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008244:	e853 3f00 	ldrex	r3, [r3]
 8008248:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800824a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800824c:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8008250:	f023 0301 	bic.w	r3, r3, #1
 8008254:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	3308      	adds	r3, #8
 800825c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800825e:	657a      	str	r2, [r7, #84]	@ 0x54
 8008260:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008262:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008264:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008266:	e841 2300 	strex	r3, r2, [r1]
 800826a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800826c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800826e:	2b00      	cmp	r3, #0
 8008270:	d1e3      	bne.n	800823a <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008276:	2b01      	cmp	r3, #1
 8008278:	d118      	bne.n	80082ac <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008282:	e853 3f00 	ldrex	r3, [r3]
 8008286:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800828a:	f023 0310 	bic.w	r3, r3, #16
 800828e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	461a      	mov	r2, r3
 8008296:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008298:	643b      	str	r3, [r7, #64]	@ 0x40
 800829a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800829c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800829e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80082a0:	e841 2300 	strex	r3, r2, [r1]
 80082a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80082a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d1e6      	bne.n	800827a <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	689b      	ldr	r3, [r3, #8]
 80082b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082b6:	2b80      	cmp	r3, #128	@ 0x80
 80082b8:	d137      	bne.n	800832a <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	3308      	adds	r3, #8
 80082c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082c2:	6a3b      	ldr	r3, [r7, #32]
 80082c4:	e853 3f00 	ldrex	r3, [r3]
 80082c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80082ca:	69fb      	ldr	r3, [r7, #28]
 80082cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80082d0:	673b      	str	r3, [r7, #112]	@ 0x70
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	3308      	adds	r3, #8
 80082d8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80082da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80082dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80082e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80082e2:	e841 2300 	strex	r3, r2, [r1]
 80082e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80082e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d1e5      	bne.n	80082ba <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d019      	beq.n	800832a <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80082fa:	2200      	movs	r2, #0
 80082fc:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008302:	4618      	mov	r0, r3
 8008304:	f7fc f8a5 	bl	8004452 <HAL_DMA_Abort>
 8008308:	4603      	mov	r3, r0
 800830a:	2b00      	cmp	r3, #0
 800830c:	d00d      	beq.n	800832a <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008312:	4618      	mov	r0, r3
 8008314:	f7fc fa0c 	bl	8004730 <HAL_DMA_GetError>
 8008318:	4603      	mov	r3, r0
 800831a:	2b20      	cmp	r3, #32
 800831c:	d105      	bne.n	800832a <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2210      	movs	r2, #16
 8008322:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8008326:	2303      	movs	r3, #3
 8008328:	e073      	b.n	8008412 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	689b      	ldr	r3, [r3, #8]
 8008330:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008334:	2b40      	cmp	r3, #64	@ 0x40
 8008336:	d13b      	bne.n	80083b0 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	3308      	adds	r3, #8
 800833e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	e853 3f00 	ldrex	r3, [r3]
 8008346:	60bb      	str	r3, [r7, #8]
   return(result);
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800834e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	3308      	adds	r3, #8
 8008356:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008358:	61ba      	str	r2, [r7, #24]
 800835a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800835c:	6979      	ldr	r1, [r7, #20]
 800835e:	69ba      	ldr	r2, [r7, #24]
 8008360:	e841 2300 	strex	r3, r2, [r1]
 8008364:	613b      	str	r3, [r7, #16]
   return(result);
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d1e5      	bne.n	8008338 <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008372:	2b00      	cmp	r3, #0
 8008374:	d01c      	beq.n	80083b0 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800837c:	2200      	movs	r2, #0
 800837e:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008386:	4618      	mov	r0, r3
 8008388:	f7fc f863 	bl	8004452 <HAL_DMA_Abort>
 800838c:	4603      	mov	r3, r0
 800838e:	2b00      	cmp	r3, #0
 8008390:	d00e      	beq.n	80083b0 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008398:	4618      	mov	r0, r3
 800839a:	f7fc f9c9 	bl	8004730 <HAL_DMA_GetError>
 800839e:	4603      	mov	r3, r0
 80083a0:	2b20      	cmp	r3, #32
 80083a2:	d105      	bne.n	80083b0 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2210      	movs	r2, #16
 80083a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 80083ac:	2303      	movs	r3, #3
 80083ae:	e030      	b.n	8008412 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2200      	movs	r2, #0
 80083b4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2200      	movs	r2, #0
 80083bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	220f      	movs	r2, #15
 80083c6:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80083cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083d0:	d107      	bne.n	80083e2 <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	699a      	ldr	r2, [r3, #24]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f042 0210 	orr.w	r2, r2, #16
 80083e0:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	699a      	ldr	r2, [r3, #24]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f042 0208 	orr.w	r2, r2, #8
 80083f0:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2220      	movs	r2, #32
 80083f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2220      	movs	r2, #32
 80083fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2200      	movs	r2, #0
 8008406:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2200      	movs	r2, #0
 800840c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8008410:	2300      	movs	r3, #0
}
 8008412:	4618      	mov	r0, r3
 8008414:	3780      	adds	r7, #128	@ 0x80
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}
	...

0800841c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b0ba      	sub	sp, #232	@ 0xe8
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	69db      	ldr	r3, [r3, #28]
 800842a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	689b      	ldr	r3, [r3, #8]
 800843e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008442:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008446:	f640 030f 	movw	r3, #2063	@ 0x80f
 800844a:	4013      	ands	r3, r2
 800844c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008450:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008454:	2b00      	cmp	r3, #0
 8008456:	d11b      	bne.n	8008490 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008458:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800845c:	f003 0320 	and.w	r3, r3, #32
 8008460:	2b00      	cmp	r3, #0
 8008462:	d015      	beq.n	8008490 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008464:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008468:	f003 0320 	and.w	r3, r3, #32
 800846c:	2b00      	cmp	r3, #0
 800846e:	d105      	bne.n	800847c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008470:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008474:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008478:	2b00      	cmp	r3, #0
 800847a:	d009      	beq.n	8008490 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008480:	2b00      	cmp	r3, #0
 8008482:	f000 8300 	beq.w	8008a86 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	4798      	blx	r3
      }
      return;
 800848e:	e2fa      	b.n	8008a86 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008490:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008494:	2b00      	cmp	r3, #0
 8008496:	f000 8123 	beq.w	80086e0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800849a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800849e:	4b8d      	ldr	r3, [pc, #564]	@ (80086d4 <HAL_UART_IRQHandler+0x2b8>)
 80084a0:	4013      	ands	r3, r2
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d106      	bne.n	80084b4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80084a6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80084aa:	4b8b      	ldr	r3, [pc, #556]	@ (80086d8 <HAL_UART_IRQHandler+0x2bc>)
 80084ac:	4013      	ands	r3, r2
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	f000 8116 	beq.w	80086e0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80084b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084b8:	f003 0301 	and.w	r3, r3, #1
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d011      	beq.n	80084e4 <HAL_UART_IRQHandler+0xc8>
 80084c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d00b      	beq.n	80084e4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	2201      	movs	r2, #1
 80084d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084da:	f043 0201 	orr.w	r2, r3, #1
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80084e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084e8:	f003 0302 	and.w	r3, r3, #2
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d011      	beq.n	8008514 <HAL_UART_IRQHandler+0xf8>
 80084f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084f4:	f003 0301 	and.w	r3, r3, #1
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d00b      	beq.n	8008514 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	2202      	movs	r2, #2
 8008502:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800850a:	f043 0204 	orr.w	r2, r3, #4
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008514:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008518:	f003 0304 	and.w	r3, r3, #4
 800851c:	2b00      	cmp	r3, #0
 800851e:	d011      	beq.n	8008544 <HAL_UART_IRQHandler+0x128>
 8008520:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008524:	f003 0301 	and.w	r3, r3, #1
 8008528:	2b00      	cmp	r3, #0
 800852a:	d00b      	beq.n	8008544 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	2204      	movs	r2, #4
 8008532:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800853a:	f043 0202 	orr.w	r2, r3, #2
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008544:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008548:	f003 0308 	and.w	r3, r3, #8
 800854c:	2b00      	cmp	r3, #0
 800854e:	d017      	beq.n	8008580 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008550:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008554:	f003 0320 	and.w	r3, r3, #32
 8008558:	2b00      	cmp	r3, #0
 800855a:	d105      	bne.n	8008568 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800855c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008560:	4b5c      	ldr	r3, [pc, #368]	@ (80086d4 <HAL_UART_IRQHandler+0x2b8>)
 8008562:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008564:	2b00      	cmp	r3, #0
 8008566:	d00b      	beq.n	8008580 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	2208      	movs	r2, #8
 800856e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008576:	f043 0208 	orr.w	r2, r3, #8
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008580:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008584:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008588:	2b00      	cmp	r3, #0
 800858a:	d012      	beq.n	80085b2 <HAL_UART_IRQHandler+0x196>
 800858c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008590:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008594:	2b00      	cmp	r3, #0
 8008596:	d00c      	beq.n	80085b2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80085a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085a8:	f043 0220 	orr.w	r2, r3, #32
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	f000 8266 	beq.w	8008a8a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80085be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085c2:	f003 0320 	and.w	r3, r3, #32
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d013      	beq.n	80085f2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80085ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085ce:	f003 0320 	and.w	r3, r3, #32
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d105      	bne.n	80085e2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80085d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80085da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d007      	beq.n	80085f2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d003      	beq.n	80085f2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085f8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	689b      	ldr	r3, [r3, #8]
 8008602:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008606:	2b40      	cmp	r3, #64	@ 0x40
 8008608:	d005      	beq.n	8008616 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800860a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800860e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008612:	2b00      	cmp	r3, #0
 8008614:	d054      	beq.n	80086c0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f000 ffd7 	bl	80095ca <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	689b      	ldr	r3, [r3, #8]
 8008622:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008626:	2b40      	cmp	r3, #64	@ 0x40
 8008628:	d146      	bne.n	80086b8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	3308      	adds	r3, #8
 8008630:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008634:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008638:	e853 3f00 	ldrex	r3, [r3]
 800863c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008640:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008644:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008648:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	3308      	adds	r3, #8
 8008652:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008656:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800865a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800865e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008662:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008666:	e841 2300 	strex	r3, r2, [r1]
 800866a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800866e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008672:	2b00      	cmp	r3, #0
 8008674:	d1d9      	bne.n	800862a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800867c:	2b00      	cmp	r3, #0
 800867e:	d017      	beq.n	80086b0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008686:	4a15      	ldr	r2, [pc, #84]	@ (80086dc <HAL_UART_IRQHandler+0x2c0>)
 8008688:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008690:	4618      	mov	r0, r3
 8008692:	f7fb ff37 	bl	8004504 <HAL_DMA_Abort_IT>
 8008696:	4603      	mov	r3, r0
 8008698:	2b00      	cmp	r3, #0
 800869a:	d019      	beq.n	80086d0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086a4:	687a      	ldr	r2, [r7, #4]
 80086a6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80086aa:	4610      	mov	r0, r2
 80086ac:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086ae:	e00f      	b.n	80086d0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 fa13 	bl	8008adc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086b6:	e00b      	b.n	80086d0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	f000 fa0f 	bl	8008adc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086be:	e007      	b.n	80086d0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f000 fa0b 	bl	8008adc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2200      	movs	r2, #0
 80086ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80086ce:	e1dc      	b.n	8008a8a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086d0:	bf00      	nop
    return;
 80086d2:	e1da      	b.n	8008a8a <HAL_UART_IRQHandler+0x66e>
 80086d4:	10000001 	.word	0x10000001
 80086d8:	04000120 	.word	0x04000120
 80086dc:	08009937 	.word	0x08009937

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	f040 8170 	bne.w	80089ca <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80086ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086ee:	f003 0310 	and.w	r3, r3, #16
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	f000 8169 	beq.w	80089ca <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80086f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086fc:	f003 0310 	and.w	r3, r3, #16
 8008700:	2b00      	cmp	r3, #0
 8008702:	f000 8162 	beq.w	80089ca <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	2210      	movs	r2, #16
 800870c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	689b      	ldr	r3, [r3, #8]
 8008714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008718:	2b40      	cmp	r3, #64	@ 0x40
 800871a:	f040 80d8 	bne.w	80088ce <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	685b      	ldr	r3, [r3, #4]
 8008728:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800872c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008730:	2b00      	cmp	r3, #0
 8008732:	f000 80af 	beq.w	8008894 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800873c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008740:	429a      	cmp	r2, r3
 8008742:	f080 80a7 	bcs.w	8008894 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800874c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f003 0320 	and.w	r3, r3, #32
 800875e:	2b00      	cmp	r3, #0
 8008760:	f040 8087 	bne.w	8008872 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800876c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008770:	e853 3f00 	ldrex	r3, [r3]
 8008774:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008778:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800877c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008780:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	461a      	mov	r2, r3
 800878a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800878e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008792:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008796:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800879a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800879e:	e841 2300 	strex	r3, r2, [r1]
 80087a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80087a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d1da      	bne.n	8008764 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	3308      	adds	r3, #8
 80087b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80087b8:	e853 3f00 	ldrex	r3, [r3]
 80087bc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80087be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80087c0:	f023 0301 	bic.w	r3, r3, #1
 80087c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	3308      	adds	r3, #8
 80087ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80087d2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80087d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80087da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80087de:	e841 2300 	strex	r3, r2, [r1]
 80087e2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80087e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d1e1      	bne.n	80087ae <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	3308      	adds	r3, #8
 80087f0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80087f4:	e853 3f00 	ldrex	r3, [r3]
 80087f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80087fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80087fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008800:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	3308      	adds	r3, #8
 800880a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800880e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008810:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008812:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008814:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008816:	e841 2300 	strex	r3, r2, [r1]
 800881a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800881c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800881e:	2b00      	cmp	r3, #0
 8008820:	d1e3      	bne.n	80087ea <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2220      	movs	r2, #32
 8008826:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2200      	movs	r2, #0
 800882e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008836:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008838:	e853 3f00 	ldrex	r3, [r3]
 800883c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800883e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008840:	f023 0310 	bic.w	r3, r3, #16
 8008844:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	461a      	mov	r2, r3
 800884e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008852:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008854:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008856:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008858:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800885a:	e841 2300 	strex	r3, r2, [r1]
 800885e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008860:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008862:	2b00      	cmp	r3, #0
 8008864:	d1e4      	bne.n	8008830 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800886c:	4618      	mov	r0, r3
 800886e:	f7fb fdf0 	bl	8004452 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2202      	movs	r2, #2
 8008876:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008884:	b29b      	uxth	r3, r3
 8008886:	1ad3      	subs	r3, r2, r3
 8008888:	b29b      	uxth	r3, r3
 800888a:	4619      	mov	r1, r3
 800888c:	6878      	ldr	r0, [r7, #4]
 800888e:	f7f9 fd63 	bl	8002358 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008892:	e0fc      	b.n	8008a8e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800889a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800889e:	429a      	cmp	r2, r3
 80088a0:	f040 80f5 	bne.w	8008a8e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f003 0320 	and.w	r3, r3, #32
 80088b2:	2b20      	cmp	r3, #32
 80088b4:	f040 80eb 	bne.w	8008a8e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2202      	movs	r2, #2
 80088bc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80088c4:	4619      	mov	r1, r3
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f7f9 fd46 	bl	8002358 <HAL_UARTEx_RxEventCallback>
      return;
 80088cc:	e0df      	b.n	8008a8e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80088da:	b29b      	uxth	r3, r3
 80088dc:	1ad3      	subs	r3, r2, r3
 80088de:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80088e8:	b29b      	uxth	r3, r3
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	f000 80d1 	beq.w	8008a92 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80088f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	f000 80cc 	beq.w	8008a92 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008902:	e853 3f00 	ldrex	r3, [r3]
 8008906:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800890a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800890e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	461a      	mov	r2, r3
 8008918:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800891c:	647b      	str	r3, [r7, #68]	@ 0x44
 800891e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008920:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008922:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008924:	e841 2300 	strex	r3, r2, [r1]
 8008928:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800892a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800892c:	2b00      	cmp	r3, #0
 800892e:	d1e4      	bne.n	80088fa <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	3308      	adds	r3, #8
 8008936:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800893a:	e853 3f00 	ldrex	r3, [r3]
 800893e:	623b      	str	r3, [r7, #32]
   return(result);
 8008940:	6a3b      	ldr	r3, [r7, #32]
 8008942:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008946:	f023 0301 	bic.w	r3, r3, #1
 800894a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	3308      	adds	r3, #8
 8008954:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008958:	633a      	str	r2, [r7, #48]	@ 0x30
 800895a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800895c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800895e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008960:	e841 2300 	strex	r3, r2, [r1]
 8008964:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008968:	2b00      	cmp	r3, #0
 800896a:	d1e1      	bne.n	8008930 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2220      	movs	r2, #32
 8008970:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2200      	movs	r2, #0
 8008978:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2200      	movs	r2, #0
 800897e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	e853 3f00 	ldrex	r3, [r3]
 800898c:	60fb      	str	r3, [r7, #12]
   return(result);
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	f023 0310 	bic.w	r3, r3, #16
 8008994:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	461a      	mov	r2, r3
 800899e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80089a2:	61fb      	str	r3, [r7, #28]
 80089a4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a6:	69b9      	ldr	r1, [r7, #24]
 80089a8:	69fa      	ldr	r2, [r7, #28]
 80089aa:	e841 2300 	strex	r3, r2, [r1]
 80089ae:	617b      	str	r3, [r7, #20]
   return(result);
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d1e4      	bne.n	8008980 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2202      	movs	r2, #2
 80089ba:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80089bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80089c0:	4619      	mov	r1, r3
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	f7f9 fcc8 	bl	8002358 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80089c8:	e063      	b.n	8008a92 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80089ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d00e      	beq.n	80089f4 <HAL_UART_IRQHandler+0x5d8>
 80089d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d008      	beq.n	80089f4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80089ea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	f000 ffdf 	bl	80099b0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80089f2:	e051      	b.n	8008a98 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80089f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d014      	beq.n	8008a2a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008a00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d105      	bne.n	8008a18 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008a0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d008      	beq.n	8008a2a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d03a      	beq.n	8008a96 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	4798      	blx	r3
    }
    return;
 8008a28:	e035      	b.n	8008a96 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008a2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d009      	beq.n	8008a4a <HAL_UART_IRQHandler+0x62e>
 8008a36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d003      	beq.n	8008a4a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f000 ff89 	bl	800995a <UART_EndTransmit_IT>
    return;
 8008a48:	e026      	b.n	8008a98 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008a4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d009      	beq.n	8008a6a <HAL_UART_IRQHandler+0x64e>
 8008a56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a5a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d003      	beq.n	8008a6a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 ffb8 	bl	80099d8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008a68:	e016      	b.n	8008a98 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008a6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d010      	beq.n	8008a98 <HAL_UART_IRQHandler+0x67c>
 8008a76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	da0c      	bge.n	8008a98 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f000 ffa0 	bl	80099c4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008a84:	e008      	b.n	8008a98 <HAL_UART_IRQHandler+0x67c>
      return;
 8008a86:	bf00      	nop
 8008a88:	e006      	b.n	8008a98 <HAL_UART_IRQHandler+0x67c>
    return;
 8008a8a:	bf00      	nop
 8008a8c:	e004      	b.n	8008a98 <HAL_UART_IRQHandler+0x67c>
      return;
 8008a8e:	bf00      	nop
 8008a90:	e002      	b.n	8008a98 <HAL_UART_IRQHandler+0x67c>
      return;
 8008a92:	bf00      	nop
 8008a94:	e000      	b.n	8008a98 <HAL_UART_IRQHandler+0x67c>
    return;
 8008a96:	bf00      	nop
  }
}
 8008a98:	37e8      	adds	r7, #232	@ 0xe8
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}
 8008a9e:	bf00      	nop

08008aa0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008aa0:	b480      	push	{r7}
 8008aa2:	b083      	sub	sp, #12
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008aa8:	bf00      	nop
 8008aaa:	370c      	adds	r7, #12
 8008aac:	46bd      	mov	sp, r7
 8008aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab2:	4770      	bx	lr

08008ab4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b083      	sub	sp, #12
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008abc:	bf00      	nop
 8008abe:	370c      	adds	r7, #12
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac6:	4770      	bx	lr

08008ac8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008ac8:	b480      	push	{r7}
 8008aca:	b083      	sub	sp, #12
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008ad0:	bf00      	nop
 8008ad2:	370c      	adds	r7, #12
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ada:	4770      	bx	lr

08008adc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008adc:	b480      	push	{r7}
 8008ade:	b083      	sub	sp, #12
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008ae4:	bf00      	nop
 8008ae6:	370c      	adds	r7, #12
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aee:	4770      	bx	lr

08008af0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008af0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008af4:	b08c      	sub	sp, #48	@ 0x30
 8008af6:	af00      	add	r7, sp, #0
 8008af8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008afa:	2300      	movs	r3, #0
 8008afc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	689a      	ldr	r2, [r3, #8]
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	691b      	ldr	r3, [r3, #16]
 8008b08:	431a      	orrs	r2, r3
 8008b0a:	697b      	ldr	r3, [r7, #20]
 8008b0c:	695b      	ldr	r3, [r3, #20]
 8008b0e:	431a      	orrs	r2, r3
 8008b10:	697b      	ldr	r3, [r7, #20]
 8008b12:	69db      	ldr	r3, [r3, #28]
 8008b14:	4313      	orrs	r3, r2
 8008b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008b18:	697b      	ldr	r3, [r7, #20]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	681a      	ldr	r2, [r3, #0]
 8008b1e:	4bab      	ldr	r3, [pc, #684]	@ (8008dcc <UART_SetConfig+0x2dc>)
 8008b20:	4013      	ands	r3, r2
 8008b22:	697a      	ldr	r2, [r7, #20]
 8008b24:	6812      	ldr	r2, [r2, #0]
 8008b26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b28:	430b      	orrs	r3, r1
 8008b2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b2c:	697b      	ldr	r3, [r7, #20]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	685b      	ldr	r3, [r3, #4]
 8008b32:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008b36:	697b      	ldr	r3, [r7, #20]
 8008b38:	68da      	ldr	r2, [r3, #12]
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	430a      	orrs	r2, r1
 8008b40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	699b      	ldr	r3, [r3, #24]
 8008b46:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008b48:	697b      	ldr	r3, [r7, #20]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	4aa0      	ldr	r2, [pc, #640]	@ (8008dd0 <UART_SetConfig+0x2e0>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d004      	beq.n	8008b5c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	6a1b      	ldr	r3, [r3, #32]
 8008b56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b58:	4313      	orrs	r3, r2
 8008b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	689b      	ldr	r3, [r3, #8]
 8008b62:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008b66:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008b6a:	697a      	ldr	r2, [r7, #20]
 8008b6c:	6812      	ldr	r2, [r2, #0]
 8008b6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b70:	430b      	orrs	r3, r1
 8008b72:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b7a:	f023 010f 	bic.w	r1, r3, #15
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008b82:	697b      	ldr	r3, [r7, #20]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	430a      	orrs	r2, r1
 8008b88:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008b8a:	697b      	ldr	r3, [r7, #20]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	4a91      	ldr	r2, [pc, #580]	@ (8008dd4 <UART_SetConfig+0x2e4>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d125      	bne.n	8008be0 <UART_SetConfig+0xf0>
 8008b94:	4b90      	ldr	r3, [pc, #576]	@ (8008dd8 <UART_SetConfig+0x2e8>)
 8008b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b9a:	f003 0303 	and.w	r3, r3, #3
 8008b9e:	2b03      	cmp	r3, #3
 8008ba0:	d81a      	bhi.n	8008bd8 <UART_SetConfig+0xe8>
 8008ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ba8 <UART_SetConfig+0xb8>)
 8008ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ba8:	08008bb9 	.word	0x08008bb9
 8008bac:	08008bc9 	.word	0x08008bc9
 8008bb0:	08008bc1 	.word	0x08008bc1
 8008bb4:	08008bd1 	.word	0x08008bd1
 8008bb8:	2301      	movs	r3, #1
 8008bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bbe:	e0d6      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008bc0:	2302      	movs	r3, #2
 8008bc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bc6:	e0d2      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008bc8:	2304      	movs	r3, #4
 8008bca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bce:	e0ce      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008bd0:	2308      	movs	r3, #8
 8008bd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bd6:	e0ca      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008bd8:	2310      	movs	r3, #16
 8008bda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bde:	e0c6      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	4a7d      	ldr	r2, [pc, #500]	@ (8008ddc <UART_SetConfig+0x2ec>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d138      	bne.n	8008c5c <UART_SetConfig+0x16c>
 8008bea:	4b7b      	ldr	r3, [pc, #492]	@ (8008dd8 <UART_SetConfig+0x2e8>)
 8008bec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008bf0:	f003 030c 	and.w	r3, r3, #12
 8008bf4:	2b0c      	cmp	r3, #12
 8008bf6:	d82d      	bhi.n	8008c54 <UART_SetConfig+0x164>
 8008bf8:	a201      	add	r2, pc, #4	@ (adr r2, 8008c00 <UART_SetConfig+0x110>)
 8008bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bfe:	bf00      	nop
 8008c00:	08008c35 	.word	0x08008c35
 8008c04:	08008c55 	.word	0x08008c55
 8008c08:	08008c55 	.word	0x08008c55
 8008c0c:	08008c55 	.word	0x08008c55
 8008c10:	08008c45 	.word	0x08008c45
 8008c14:	08008c55 	.word	0x08008c55
 8008c18:	08008c55 	.word	0x08008c55
 8008c1c:	08008c55 	.word	0x08008c55
 8008c20:	08008c3d 	.word	0x08008c3d
 8008c24:	08008c55 	.word	0x08008c55
 8008c28:	08008c55 	.word	0x08008c55
 8008c2c:	08008c55 	.word	0x08008c55
 8008c30:	08008c4d 	.word	0x08008c4d
 8008c34:	2300      	movs	r3, #0
 8008c36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c3a:	e098      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008c3c:	2302      	movs	r3, #2
 8008c3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c42:	e094      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008c44:	2304      	movs	r3, #4
 8008c46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c4a:	e090      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008c4c:	2308      	movs	r3, #8
 8008c4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c52:	e08c      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008c54:	2310      	movs	r3, #16
 8008c56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c5a:	e088      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	4a5f      	ldr	r2, [pc, #380]	@ (8008de0 <UART_SetConfig+0x2f0>)
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d125      	bne.n	8008cb2 <UART_SetConfig+0x1c2>
 8008c66:	4b5c      	ldr	r3, [pc, #368]	@ (8008dd8 <UART_SetConfig+0x2e8>)
 8008c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c6c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008c70:	2b30      	cmp	r3, #48	@ 0x30
 8008c72:	d016      	beq.n	8008ca2 <UART_SetConfig+0x1b2>
 8008c74:	2b30      	cmp	r3, #48	@ 0x30
 8008c76:	d818      	bhi.n	8008caa <UART_SetConfig+0x1ba>
 8008c78:	2b20      	cmp	r3, #32
 8008c7a:	d00a      	beq.n	8008c92 <UART_SetConfig+0x1a2>
 8008c7c:	2b20      	cmp	r3, #32
 8008c7e:	d814      	bhi.n	8008caa <UART_SetConfig+0x1ba>
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d002      	beq.n	8008c8a <UART_SetConfig+0x19a>
 8008c84:	2b10      	cmp	r3, #16
 8008c86:	d008      	beq.n	8008c9a <UART_SetConfig+0x1aa>
 8008c88:	e00f      	b.n	8008caa <UART_SetConfig+0x1ba>
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c90:	e06d      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008c92:	2302      	movs	r3, #2
 8008c94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c98:	e069      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008c9a:	2304      	movs	r3, #4
 8008c9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ca0:	e065      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008ca2:	2308      	movs	r3, #8
 8008ca4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ca8:	e061      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008caa:	2310      	movs	r3, #16
 8008cac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cb0:	e05d      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008cb2:	697b      	ldr	r3, [r7, #20]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	4a4b      	ldr	r2, [pc, #300]	@ (8008de4 <UART_SetConfig+0x2f4>)
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d125      	bne.n	8008d08 <UART_SetConfig+0x218>
 8008cbc:	4b46      	ldr	r3, [pc, #280]	@ (8008dd8 <UART_SetConfig+0x2e8>)
 8008cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cc2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008cc6:	2bc0      	cmp	r3, #192	@ 0xc0
 8008cc8:	d016      	beq.n	8008cf8 <UART_SetConfig+0x208>
 8008cca:	2bc0      	cmp	r3, #192	@ 0xc0
 8008ccc:	d818      	bhi.n	8008d00 <UART_SetConfig+0x210>
 8008cce:	2b80      	cmp	r3, #128	@ 0x80
 8008cd0:	d00a      	beq.n	8008ce8 <UART_SetConfig+0x1f8>
 8008cd2:	2b80      	cmp	r3, #128	@ 0x80
 8008cd4:	d814      	bhi.n	8008d00 <UART_SetConfig+0x210>
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d002      	beq.n	8008ce0 <UART_SetConfig+0x1f0>
 8008cda:	2b40      	cmp	r3, #64	@ 0x40
 8008cdc:	d008      	beq.n	8008cf0 <UART_SetConfig+0x200>
 8008cde:	e00f      	b.n	8008d00 <UART_SetConfig+0x210>
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ce6:	e042      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008ce8:	2302      	movs	r3, #2
 8008cea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cee:	e03e      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008cf0:	2304      	movs	r3, #4
 8008cf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cf6:	e03a      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008cf8:	2308      	movs	r3, #8
 8008cfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cfe:	e036      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008d00:	2310      	movs	r3, #16
 8008d02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d06:	e032      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008d08:	697b      	ldr	r3, [r7, #20]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	4a30      	ldr	r2, [pc, #192]	@ (8008dd0 <UART_SetConfig+0x2e0>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d12a      	bne.n	8008d68 <UART_SetConfig+0x278>
 8008d12:	4b31      	ldr	r3, [pc, #196]	@ (8008dd8 <UART_SetConfig+0x2e8>)
 8008d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d18:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008d1c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008d20:	d01a      	beq.n	8008d58 <UART_SetConfig+0x268>
 8008d22:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008d26:	d81b      	bhi.n	8008d60 <UART_SetConfig+0x270>
 8008d28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d2c:	d00c      	beq.n	8008d48 <UART_SetConfig+0x258>
 8008d2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d32:	d815      	bhi.n	8008d60 <UART_SetConfig+0x270>
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d003      	beq.n	8008d40 <UART_SetConfig+0x250>
 8008d38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d3c:	d008      	beq.n	8008d50 <UART_SetConfig+0x260>
 8008d3e:	e00f      	b.n	8008d60 <UART_SetConfig+0x270>
 8008d40:	2300      	movs	r3, #0
 8008d42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d46:	e012      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008d48:	2302      	movs	r3, #2
 8008d4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d4e:	e00e      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008d50:	2304      	movs	r3, #4
 8008d52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d56:	e00a      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008d58:	2308      	movs	r3, #8
 8008d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d5e:	e006      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008d60:	2310      	movs	r3, #16
 8008d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d66:	e002      	b.n	8008d6e <UART_SetConfig+0x27e>
 8008d68:	2310      	movs	r3, #16
 8008d6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4a17      	ldr	r2, [pc, #92]	@ (8008dd0 <UART_SetConfig+0x2e0>)
 8008d74:	4293      	cmp	r3, r2
 8008d76:	f040 80a8 	bne.w	8008eca <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008d7a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008d7e:	2b08      	cmp	r3, #8
 8008d80:	d834      	bhi.n	8008dec <UART_SetConfig+0x2fc>
 8008d82:	a201      	add	r2, pc, #4	@ (adr r2, 8008d88 <UART_SetConfig+0x298>)
 8008d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d88:	08008dad 	.word	0x08008dad
 8008d8c:	08008ded 	.word	0x08008ded
 8008d90:	08008db5 	.word	0x08008db5
 8008d94:	08008ded 	.word	0x08008ded
 8008d98:	08008dbb 	.word	0x08008dbb
 8008d9c:	08008ded 	.word	0x08008ded
 8008da0:	08008ded 	.word	0x08008ded
 8008da4:	08008ded 	.word	0x08008ded
 8008da8:	08008dc3 	.word	0x08008dc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008dac:	f7fe fe4a 	bl	8007a44 <HAL_RCC_GetPCLK1Freq>
 8008db0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008db2:	e021      	b.n	8008df8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008db4:	4b0c      	ldr	r3, [pc, #48]	@ (8008de8 <UART_SetConfig+0x2f8>)
 8008db6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008db8:	e01e      	b.n	8008df8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008dba:	f7fe fdd5 	bl	8007968 <HAL_RCC_GetSysClockFreq>
 8008dbe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008dc0:	e01a      	b.n	8008df8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008dc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008dc6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008dc8:	e016      	b.n	8008df8 <UART_SetConfig+0x308>
 8008dca:	bf00      	nop
 8008dcc:	cfff69f3 	.word	0xcfff69f3
 8008dd0:	40008000 	.word	0x40008000
 8008dd4:	40013800 	.word	0x40013800
 8008dd8:	40021000 	.word	0x40021000
 8008ddc:	40004400 	.word	0x40004400
 8008de0:	40004800 	.word	0x40004800
 8008de4:	40004c00 	.word	0x40004c00
 8008de8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8008dec:	2300      	movs	r3, #0
 8008dee:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008df0:	2301      	movs	r3, #1
 8008df2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008df6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	f000 812a 	beq.w	8009054 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e04:	4a9e      	ldr	r2, [pc, #632]	@ (8009080 <UART_SetConfig+0x590>)
 8008e06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e0a:	461a      	mov	r2, r3
 8008e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e0e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e12:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	685a      	ldr	r2, [r3, #4]
 8008e18:	4613      	mov	r3, r2
 8008e1a:	005b      	lsls	r3, r3, #1
 8008e1c:	4413      	add	r3, r2
 8008e1e:	69ba      	ldr	r2, [r7, #24]
 8008e20:	429a      	cmp	r2, r3
 8008e22:	d305      	bcc.n	8008e30 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008e24:	697b      	ldr	r3, [r7, #20]
 8008e26:	685b      	ldr	r3, [r3, #4]
 8008e28:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008e2a:	69ba      	ldr	r2, [r7, #24]
 8008e2c:	429a      	cmp	r2, r3
 8008e2e:	d903      	bls.n	8008e38 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8008e30:	2301      	movs	r3, #1
 8008e32:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008e36:	e10d      	b.n	8009054 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	60bb      	str	r3, [r7, #8]
 8008e3e:	60fa      	str	r2, [r7, #12]
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e44:	4a8e      	ldr	r2, [pc, #568]	@ (8009080 <UART_SetConfig+0x590>)
 8008e46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e4a:	b29b      	uxth	r3, r3
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	603b      	str	r3, [r7, #0]
 8008e50:	607a      	str	r2, [r7, #4]
 8008e52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e56:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008e5a:	f7f7 fa39 	bl	80002d0 <__aeabi_uldivmod>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	460b      	mov	r3, r1
 8008e62:	4610      	mov	r0, r2
 8008e64:	4619      	mov	r1, r3
 8008e66:	f04f 0200 	mov.w	r2, #0
 8008e6a:	f04f 0300 	mov.w	r3, #0
 8008e6e:	020b      	lsls	r3, r1, #8
 8008e70:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008e74:	0202      	lsls	r2, r0, #8
 8008e76:	6979      	ldr	r1, [r7, #20]
 8008e78:	6849      	ldr	r1, [r1, #4]
 8008e7a:	0849      	lsrs	r1, r1, #1
 8008e7c:	2000      	movs	r0, #0
 8008e7e:	460c      	mov	r4, r1
 8008e80:	4605      	mov	r5, r0
 8008e82:	eb12 0804 	adds.w	r8, r2, r4
 8008e86:	eb43 0905 	adc.w	r9, r3, r5
 8008e8a:	697b      	ldr	r3, [r7, #20]
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	2200      	movs	r2, #0
 8008e90:	469a      	mov	sl, r3
 8008e92:	4693      	mov	fp, r2
 8008e94:	4652      	mov	r2, sl
 8008e96:	465b      	mov	r3, fp
 8008e98:	4640      	mov	r0, r8
 8008e9a:	4649      	mov	r1, r9
 8008e9c:	f7f7 fa18 	bl	80002d0 <__aeabi_uldivmod>
 8008ea0:	4602      	mov	r2, r0
 8008ea2:	460b      	mov	r3, r1
 8008ea4:	4613      	mov	r3, r2
 8008ea6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008ea8:	6a3b      	ldr	r3, [r7, #32]
 8008eaa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008eae:	d308      	bcc.n	8008ec2 <UART_SetConfig+0x3d2>
 8008eb0:	6a3b      	ldr	r3, [r7, #32]
 8008eb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008eb6:	d204      	bcs.n	8008ec2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8008eb8:	697b      	ldr	r3, [r7, #20]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	6a3a      	ldr	r2, [r7, #32]
 8008ebe:	60da      	str	r2, [r3, #12]
 8008ec0:	e0c8      	b.n	8009054 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008ec8:	e0c4      	b.n	8009054 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	69db      	ldr	r3, [r3, #28]
 8008ece:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ed2:	d167      	bne.n	8008fa4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8008ed4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008ed8:	2b08      	cmp	r3, #8
 8008eda:	d828      	bhi.n	8008f2e <UART_SetConfig+0x43e>
 8008edc:	a201      	add	r2, pc, #4	@ (adr r2, 8008ee4 <UART_SetConfig+0x3f4>)
 8008ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ee2:	bf00      	nop
 8008ee4:	08008f09 	.word	0x08008f09
 8008ee8:	08008f11 	.word	0x08008f11
 8008eec:	08008f19 	.word	0x08008f19
 8008ef0:	08008f2f 	.word	0x08008f2f
 8008ef4:	08008f1f 	.word	0x08008f1f
 8008ef8:	08008f2f 	.word	0x08008f2f
 8008efc:	08008f2f 	.word	0x08008f2f
 8008f00:	08008f2f 	.word	0x08008f2f
 8008f04:	08008f27 	.word	0x08008f27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f08:	f7fe fd9c 	bl	8007a44 <HAL_RCC_GetPCLK1Freq>
 8008f0c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008f0e:	e014      	b.n	8008f3a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f10:	f7fe fdae 	bl	8007a70 <HAL_RCC_GetPCLK2Freq>
 8008f14:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008f16:	e010      	b.n	8008f3a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008f18:	4b5a      	ldr	r3, [pc, #360]	@ (8009084 <UART_SetConfig+0x594>)
 8008f1a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008f1c:	e00d      	b.n	8008f3a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008f1e:	f7fe fd23 	bl	8007968 <HAL_RCC_GetSysClockFreq>
 8008f22:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008f24:	e009      	b.n	8008f3a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008f2c:	e005      	b.n	8008f3a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8008f2e:	2300      	movs	r3, #0
 8008f30:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008f32:	2301      	movs	r3, #1
 8008f34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008f38:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	f000 8089 	beq.w	8009054 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f46:	4a4e      	ldr	r2, [pc, #312]	@ (8009080 <UART_SetConfig+0x590>)
 8008f48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f4c:	461a      	mov	r2, r3
 8008f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f50:	fbb3 f3f2 	udiv	r3, r3, r2
 8008f54:	005a      	lsls	r2, r3, #1
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	085b      	lsrs	r3, r3, #1
 8008f5c:	441a      	add	r2, r3
 8008f5e:	697b      	ldr	r3, [r7, #20]
 8008f60:	685b      	ldr	r3, [r3, #4]
 8008f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f66:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008f68:	6a3b      	ldr	r3, [r7, #32]
 8008f6a:	2b0f      	cmp	r3, #15
 8008f6c:	d916      	bls.n	8008f9c <UART_SetConfig+0x4ac>
 8008f6e:	6a3b      	ldr	r3, [r7, #32]
 8008f70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f74:	d212      	bcs.n	8008f9c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008f76:	6a3b      	ldr	r3, [r7, #32]
 8008f78:	b29b      	uxth	r3, r3
 8008f7a:	f023 030f 	bic.w	r3, r3, #15
 8008f7e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008f80:	6a3b      	ldr	r3, [r7, #32]
 8008f82:	085b      	lsrs	r3, r3, #1
 8008f84:	b29b      	uxth	r3, r3
 8008f86:	f003 0307 	and.w	r3, r3, #7
 8008f8a:	b29a      	uxth	r2, r3
 8008f8c:	8bfb      	ldrh	r3, [r7, #30]
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	8bfa      	ldrh	r2, [r7, #30]
 8008f98:	60da      	str	r2, [r3, #12]
 8008f9a:	e05b      	b.n	8009054 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008fa2:	e057      	b.n	8009054 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008fa4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008fa8:	2b08      	cmp	r3, #8
 8008faa:	d828      	bhi.n	8008ffe <UART_SetConfig+0x50e>
 8008fac:	a201      	add	r2, pc, #4	@ (adr r2, 8008fb4 <UART_SetConfig+0x4c4>)
 8008fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fb2:	bf00      	nop
 8008fb4:	08008fd9 	.word	0x08008fd9
 8008fb8:	08008fe1 	.word	0x08008fe1
 8008fbc:	08008fe9 	.word	0x08008fe9
 8008fc0:	08008fff 	.word	0x08008fff
 8008fc4:	08008fef 	.word	0x08008fef
 8008fc8:	08008fff 	.word	0x08008fff
 8008fcc:	08008fff 	.word	0x08008fff
 8008fd0:	08008fff 	.word	0x08008fff
 8008fd4:	08008ff7 	.word	0x08008ff7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008fd8:	f7fe fd34 	bl	8007a44 <HAL_RCC_GetPCLK1Freq>
 8008fdc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008fde:	e014      	b.n	800900a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008fe0:	f7fe fd46 	bl	8007a70 <HAL_RCC_GetPCLK2Freq>
 8008fe4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008fe6:	e010      	b.n	800900a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008fe8:	4b26      	ldr	r3, [pc, #152]	@ (8009084 <UART_SetConfig+0x594>)
 8008fea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008fec:	e00d      	b.n	800900a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008fee:	f7fe fcbb 	bl	8007968 <HAL_RCC_GetSysClockFreq>
 8008ff2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008ff4:	e009      	b.n	800900a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ff6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ffa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008ffc:	e005      	b.n	800900a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8008ffe:	2300      	movs	r3, #0
 8009000:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009002:	2301      	movs	r3, #1
 8009004:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009008:	bf00      	nop
    }

    if (pclk != 0U)
 800900a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800900c:	2b00      	cmp	r3, #0
 800900e:	d021      	beq.n	8009054 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009010:	697b      	ldr	r3, [r7, #20]
 8009012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009014:	4a1a      	ldr	r2, [pc, #104]	@ (8009080 <UART_SetConfig+0x590>)
 8009016:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800901a:	461a      	mov	r2, r3
 800901c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800901e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	685b      	ldr	r3, [r3, #4]
 8009026:	085b      	lsrs	r3, r3, #1
 8009028:	441a      	add	r2, r3
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	685b      	ldr	r3, [r3, #4]
 800902e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009032:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009034:	6a3b      	ldr	r3, [r7, #32]
 8009036:	2b0f      	cmp	r3, #15
 8009038:	d909      	bls.n	800904e <UART_SetConfig+0x55e>
 800903a:	6a3b      	ldr	r3, [r7, #32]
 800903c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009040:	d205      	bcs.n	800904e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009042:	6a3b      	ldr	r3, [r7, #32]
 8009044:	b29a      	uxth	r2, r3
 8009046:	697b      	ldr	r3, [r7, #20]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	60da      	str	r2, [r3, #12]
 800904c:	e002      	b.n	8009054 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800904e:	2301      	movs	r3, #1
 8009050:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	2201      	movs	r2, #1
 8009058:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	2201      	movs	r2, #1
 8009060:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	2200      	movs	r2, #0
 8009068:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	2200      	movs	r2, #0
 800906e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009070:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009074:	4618      	mov	r0, r3
 8009076:	3730      	adds	r7, #48	@ 0x30
 8009078:	46bd      	mov	sp, r7
 800907a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800907e:	bf00      	nop
 8009080:	0800e824 	.word	0x0800e824
 8009084:	00f42400 	.word	0x00f42400

08009088 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009088:	b480      	push	{r7}
 800908a:	b083      	sub	sp, #12
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009094:	f003 0308 	and.w	r3, r3, #8
 8009098:	2b00      	cmp	r3, #0
 800909a:	d00a      	beq.n	80090b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	685b      	ldr	r3, [r3, #4]
 80090a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	430a      	orrs	r2, r1
 80090b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090b6:	f003 0301 	and.w	r3, r3, #1
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d00a      	beq.n	80090d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	430a      	orrs	r2, r1
 80090d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090d8:	f003 0302 	and.w	r3, r3, #2
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d00a      	beq.n	80090f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	685b      	ldr	r3, [r3, #4]
 80090e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	430a      	orrs	r2, r1
 80090f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090fa:	f003 0304 	and.w	r3, r3, #4
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d00a      	beq.n	8009118 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	685b      	ldr	r3, [r3, #4]
 8009108:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	430a      	orrs	r2, r1
 8009116:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800911c:	f003 0310 	and.w	r3, r3, #16
 8009120:	2b00      	cmp	r3, #0
 8009122:	d00a      	beq.n	800913a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	689b      	ldr	r3, [r3, #8]
 800912a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	430a      	orrs	r2, r1
 8009138:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800913e:	f003 0320 	and.w	r3, r3, #32
 8009142:	2b00      	cmp	r3, #0
 8009144:	d00a      	beq.n	800915c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	689b      	ldr	r3, [r3, #8]
 800914c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	430a      	orrs	r2, r1
 800915a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009160:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009164:	2b00      	cmp	r3, #0
 8009166:	d01a      	beq.n	800919e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	685b      	ldr	r3, [r3, #4]
 800916e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	430a      	orrs	r2, r1
 800917c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009182:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009186:	d10a      	bne.n	800919e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	685b      	ldr	r3, [r3, #4]
 800918e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	430a      	orrs	r2, r1
 800919c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d00a      	beq.n	80091c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	430a      	orrs	r2, r1
 80091be:	605a      	str	r2, [r3, #4]
  }
}
 80091c0:	bf00      	nop
 80091c2:	370c      	adds	r7, #12
 80091c4:	46bd      	mov	sp, r7
 80091c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ca:	4770      	bx	lr

080091cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b098      	sub	sp, #96	@ 0x60
 80091d0:	af02      	add	r7, sp, #8
 80091d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2200      	movs	r2, #0
 80091d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80091dc:	f7f9 f9f2 	bl	80025c4 <HAL_GetTick>
 80091e0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f003 0308 	and.w	r3, r3, #8
 80091ec:	2b08      	cmp	r3, #8
 80091ee:	d12f      	bne.n	8009250 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80091f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80091f4:	9300      	str	r3, [sp, #0]
 80091f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091f8:	2200      	movs	r2, #0
 80091fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f000 f88e 	bl	8009320 <UART_WaitOnFlagUntilTimeout>
 8009204:	4603      	mov	r3, r0
 8009206:	2b00      	cmp	r3, #0
 8009208:	d022      	beq.n	8009250 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009212:	e853 3f00 	ldrex	r3, [r3]
 8009216:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009218:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800921a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800921e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	461a      	mov	r2, r3
 8009226:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009228:	647b      	str	r3, [r7, #68]	@ 0x44
 800922a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800922c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800922e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009230:	e841 2300 	strex	r3, r2, [r1]
 8009234:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009236:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009238:	2b00      	cmp	r3, #0
 800923a:	d1e6      	bne.n	800920a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2220      	movs	r2, #32
 8009240:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2200      	movs	r2, #0
 8009248:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800924c:	2303      	movs	r3, #3
 800924e:	e063      	b.n	8009318 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f003 0304 	and.w	r3, r3, #4
 800925a:	2b04      	cmp	r3, #4
 800925c:	d149      	bne.n	80092f2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800925e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009262:	9300      	str	r3, [sp, #0]
 8009264:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009266:	2200      	movs	r2, #0
 8009268:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	f000 f857 	bl	8009320 <UART_WaitOnFlagUntilTimeout>
 8009272:	4603      	mov	r3, r0
 8009274:	2b00      	cmp	r3, #0
 8009276:	d03c      	beq.n	80092f2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800927e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009280:	e853 3f00 	ldrex	r3, [r3]
 8009284:	623b      	str	r3, [r7, #32]
   return(result);
 8009286:	6a3b      	ldr	r3, [r7, #32]
 8009288:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800928c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	461a      	mov	r2, r3
 8009294:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009296:	633b      	str	r3, [r7, #48]	@ 0x30
 8009298:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800929a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800929c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800929e:	e841 2300 	strex	r3, r2, [r1]
 80092a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80092a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d1e6      	bne.n	8009278 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	3308      	adds	r3, #8
 80092b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	e853 3f00 	ldrex	r3, [r3]
 80092b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	f023 0301 	bic.w	r3, r3, #1
 80092c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	3308      	adds	r3, #8
 80092c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80092ca:	61fa      	str	r2, [r7, #28]
 80092cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ce:	69b9      	ldr	r1, [r7, #24]
 80092d0:	69fa      	ldr	r2, [r7, #28]
 80092d2:	e841 2300 	strex	r3, r2, [r1]
 80092d6:	617b      	str	r3, [r7, #20]
   return(result);
 80092d8:	697b      	ldr	r3, [r7, #20]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d1e5      	bne.n	80092aa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2220      	movs	r2, #32
 80092e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2200      	movs	r2, #0
 80092ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80092ee:	2303      	movs	r3, #3
 80092f0:	e012      	b.n	8009318 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2220      	movs	r2, #32
 80092f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2220      	movs	r2, #32
 80092fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2200      	movs	r2, #0
 8009306:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2200      	movs	r2, #0
 800930c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	2200      	movs	r2, #0
 8009312:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009316:	2300      	movs	r3, #0
}
 8009318:	4618      	mov	r0, r3
 800931a:	3758      	adds	r7, #88	@ 0x58
 800931c:	46bd      	mov	sp, r7
 800931e:	bd80      	pop	{r7, pc}

08009320 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b084      	sub	sp, #16
 8009324:	af00      	add	r7, sp, #0
 8009326:	60f8      	str	r0, [r7, #12]
 8009328:	60b9      	str	r1, [r7, #8]
 800932a:	603b      	str	r3, [r7, #0]
 800932c:	4613      	mov	r3, r2
 800932e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009330:	e04f      	b.n	80093d2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009332:	69bb      	ldr	r3, [r7, #24]
 8009334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009338:	d04b      	beq.n	80093d2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800933a:	f7f9 f943 	bl	80025c4 <HAL_GetTick>
 800933e:	4602      	mov	r2, r0
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	1ad3      	subs	r3, r2, r3
 8009344:	69ba      	ldr	r2, [r7, #24]
 8009346:	429a      	cmp	r2, r3
 8009348:	d302      	bcc.n	8009350 <UART_WaitOnFlagUntilTimeout+0x30>
 800934a:	69bb      	ldr	r3, [r7, #24]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d101      	bne.n	8009354 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009350:	2303      	movs	r3, #3
 8009352:	e04e      	b.n	80093f2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f003 0304 	and.w	r3, r3, #4
 800935e:	2b00      	cmp	r3, #0
 8009360:	d037      	beq.n	80093d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	2b80      	cmp	r3, #128	@ 0x80
 8009366:	d034      	beq.n	80093d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	2b40      	cmp	r3, #64	@ 0x40
 800936c:	d031      	beq.n	80093d2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	69db      	ldr	r3, [r3, #28]
 8009374:	f003 0308 	and.w	r3, r3, #8
 8009378:	2b08      	cmp	r3, #8
 800937a:	d110      	bne.n	800939e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	2208      	movs	r2, #8
 8009382:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009384:	68f8      	ldr	r0, [r7, #12]
 8009386:	f000 f920 	bl	80095ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	2208      	movs	r2, #8
 800938e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	2200      	movs	r2, #0
 8009396:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800939a:	2301      	movs	r3, #1
 800939c:	e029      	b.n	80093f2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	69db      	ldr	r3, [r3, #28]
 80093a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80093a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80093ac:	d111      	bne.n	80093d2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80093b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80093b8:	68f8      	ldr	r0, [r7, #12]
 80093ba:	f000 f906 	bl	80095ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	2220      	movs	r2, #32
 80093c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	2200      	movs	r2, #0
 80093ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80093ce:	2303      	movs	r3, #3
 80093d0:	e00f      	b.n	80093f2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	69da      	ldr	r2, [r3, #28]
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	4013      	ands	r3, r2
 80093dc:	68ba      	ldr	r2, [r7, #8]
 80093de:	429a      	cmp	r2, r3
 80093e0:	bf0c      	ite	eq
 80093e2:	2301      	moveq	r3, #1
 80093e4:	2300      	movne	r3, #0
 80093e6:	b2db      	uxtb	r3, r3
 80093e8:	461a      	mov	r2, r3
 80093ea:	79fb      	ldrb	r3, [r7, #7]
 80093ec:	429a      	cmp	r2, r3
 80093ee:	d0a0      	beq.n	8009332 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80093f0:	2300      	movs	r3, #0
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3710      	adds	r7, #16
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}
	...

080093fc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b096      	sub	sp, #88	@ 0x58
 8009400:	af00      	add	r7, sp, #0
 8009402:	60f8      	str	r0, [r7, #12]
 8009404:	60b9      	str	r1, [r7, #8]
 8009406:	4613      	mov	r3, r2
 8009408:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	68ba      	ldr	r2, [r7, #8]
 800940e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	88fa      	ldrh	r2, [r7, #6]
 8009414:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	2200      	movs	r2, #0
 800941c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	2222      	movs	r2, #34	@ 0x22
 8009424:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800942e:	2b00      	cmp	r3, #0
 8009430:	d02d      	beq.n	800948e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009438:	4a40      	ldr	r2, [pc, #256]	@ (800953c <UART_Start_Receive_DMA+0x140>)
 800943a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009442:	4a3f      	ldr	r2, [pc, #252]	@ (8009540 <UART_Start_Receive_DMA+0x144>)
 8009444:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800944c:	4a3d      	ldr	r2, [pc, #244]	@ (8009544 <UART_Start_Receive_DMA+0x148>)
 800944e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009456:	2200      	movs	r2, #0
 8009458:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	3324      	adds	r3, #36	@ 0x24
 8009466:	4619      	mov	r1, r3
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800946c:	461a      	mov	r2, r3
 800946e:	88fb      	ldrh	r3, [r7, #6]
 8009470:	f7fa ff74 	bl	800435c <HAL_DMA_Start_IT>
 8009474:	4603      	mov	r3, r0
 8009476:	2b00      	cmp	r3, #0
 8009478:	d009      	beq.n	800948e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	2210      	movs	r2, #16
 800947e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	2220      	movs	r2, #32
 8009486:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800948a:	2301      	movs	r3, #1
 800948c:	e051      	b.n	8009532 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	691b      	ldr	r3, [r3, #16]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d018      	beq.n	80094c8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800949c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800949e:	e853 3f00 	ldrex	r3, [r3]
 80094a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80094a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80094aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	461a      	mov	r2, r3
 80094b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80094b6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094b8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80094ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80094bc:	e841 2300 	strex	r3, r2, [r1]
 80094c0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80094c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d1e6      	bne.n	8009496 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	3308      	adds	r3, #8
 80094ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094d2:	e853 3f00 	ldrex	r3, [r3]
 80094d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80094d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094da:	f043 0301 	orr.w	r3, r3, #1
 80094de:	653b      	str	r3, [r7, #80]	@ 0x50
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	3308      	adds	r3, #8
 80094e6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80094e8:	637a      	str	r2, [r7, #52]	@ 0x34
 80094ea:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80094ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80094f0:	e841 2300 	strex	r3, r2, [r1]
 80094f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80094f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d1e5      	bne.n	80094c8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	3308      	adds	r3, #8
 8009502:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009504:	697b      	ldr	r3, [r7, #20]
 8009506:	e853 3f00 	ldrex	r3, [r3]
 800950a:	613b      	str	r3, [r7, #16]
   return(result);
 800950c:	693b      	ldr	r3, [r7, #16]
 800950e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009512:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	3308      	adds	r3, #8
 800951a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800951c:	623a      	str	r2, [r7, #32]
 800951e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009520:	69f9      	ldr	r1, [r7, #28]
 8009522:	6a3a      	ldr	r2, [r7, #32]
 8009524:	e841 2300 	strex	r3, r2, [r1]
 8009528:	61bb      	str	r3, [r7, #24]
   return(result);
 800952a:	69bb      	ldr	r3, [r7, #24]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d1e5      	bne.n	80094fc <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8009530:	2300      	movs	r3, #0
}
 8009532:	4618      	mov	r0, r3
 8009534:	3758      	adds	r7, #88	@ 0x58
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}
 800953a:	bf00      	nop
 800953c:	0800974d 	.word	0x0800974d
 8009540:	08009879 	.word	0x08009879
 8009544:	080098b7 	.word	0x080098b7

08009548 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009548:	b480      	push	{r7}
 800954a:	b08f      	sub	sp, #60	@ 0x3c
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009556:	6a3b      	ldr	r3, [r7, #32]
 8009558:	e853 3f00 	ldrex	r3, [r3]
 800955c:	61fb      	str	r3, [r7, #28]
   return(result);
 800955e:	69fb      	ldr	r3, [r7, #28]
 8009560:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009564:	637b      	str	r3, [r7, #52]	@ 0x34
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	461a      	mov	r2, r3
 800956c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800956e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009570:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009572:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009574:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009576:	e841 2300 	strex	r3, r2, [r1]
 800957a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800957c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800957e:	2b00      	cmp	r3, #0
 8009580:	d1e6      	bne.n	8009550 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	3308      	adds	r3, #8
 8009588:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	e853 3f00 	ldrex	r3, [r3]
 8009590:	60bb      	str	r3, [r7, #8]
   return(result);
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009598:	633b      	str	r3, [r7, #48]	@ 0x30
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	3308      	adds	r3, #8
 80095a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095a2:	61ba      	str	r2, [r7, #24]
 80095a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a6:	6979      	ldr	r1, [r7, #20]
 80095a8:	69ba      	ldr	r2, [r7, #24]
 80095aa:	e841 2300 	strex	r3, r2, [r1]
 80095ae:	613b      	str	r3, [r7, #16]
   return(result);
 80095b0:	693b      	ldr	r3, [r7, #16]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d1e5      	bne.n	8009582 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2220      	movs	r2, #32
 80095ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80095be:	bf00      	nop
 80095c0:	373c      	adds	r7, #60	@ 0x3c
 80095c2:	46bd      	mov	sp, r7
 80095c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c8:	4770      	bx	lr

080095ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80095ca:	b480      	push	{r7}
 80095cc:	b095      	sub	sp, #84	@ 0x54
 80095ce:	af00      	add	r7, sp, #0
 80095d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095da:	e853 3f00 	ldrex	r3, [r3]
 80095de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80095e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	461a      	mov	r2, r3
 80095ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80095f2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80095f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80095f8:	e841 2300 	strex	r3, r2, [r1]
 80095fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80095fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009600:	2b00      	cmp	r3, #0
 8009602:	d1e6      	bne.n	80095d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	3308      	adds	r3, #8
 800960a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800960c:	6a3b      	ldr	r3, [r7, #32]
 800960e:	e853 3f00 	ldrex	r3, [r3]
 8009612:	61fb      	str	r3, [r7, #28]
   return(result);
 8009614:	69fb      	ldr	r3, [r7, #28]
 8009616:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800961a:	f023 0301 	bic.w	r3, r3, #1
 800961e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	3308      	adds	r3, #8
 8009626:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009628:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800962a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800962c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800962e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009630:	e841 2300 	strex	r3, r2, [r1]
 8009634:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009638:	2b00      	cmp	r3, #0
 800963a:	d1e3      	bne.n	8009604 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009640:	2b01      	cmp	r3, #1
 8009642:	d118      	bne.n	8009676 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	e853 3f00 	ldrex	r3, [r3]
 8009650:	60bb      	str	r3, [r7, #8]
   return(result);
 8009652:	68bb      	ldr	r3, [r7, #8]
 8009654:	f023 0310 	bic.w	r3, r3, #16
 8009658:	647b      	str	r3, [r7, #68]	@ 0x44
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	461a      	mov	r2, r3
 8009660:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009662:	61bb      	str	r3, [r7, #24]
 8009664:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009666:	6979      	ldr	r1, [r7, #20]
 8009668:	69ba      	ldr	r2, [r7, #24]
 800966a:	e841 2300 	strex	r3, r2, [r1]
 800966e:	613b      	str	r3, [r7, #16]
   return(result);
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d1e6      	bne.n	8009644 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	2220      	movs	r2, #32
 800967a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2200      	movs	r2, #0
 8009682:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2200      	movs	r2, #0
 8009688:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800968a:	bf00      	nop
 800968c:	3754      	adds	r7, #84	@ 0x54
 800968e:	46bd      	mov	sp, r7
 8009690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009694:	4770      	bx	lr

08009696 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009696:	b580      	push	{r7, lr}
 8009698:	b090      	sub	sp, #64	@ 0x40
 800969a:	af00      	add	r7, sp, #0
 800969c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096a2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f003 0320 	and.w	r3, r3, #32
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d137      	bne.n	8009722 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80096b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096b4:	2200      	movs	r2, #0
 80096b6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80096ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	3308      	adds	r3, #8
 80096c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c4:	e853 3f00 	ldrex	r3, [r3]
 80096c8:	623b      	str	r3, [r7, #32]
   return(result);
 80096ca:	6a3b      	ldr	r3, [r7, #32]
 80096cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80096d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	3308      	adds	r3, #8
 80096d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80096da:	633a      	str	r2, [r7, #48]	@ 0x30
 80096dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096e2:	e841 2300 	strex	r3, r2, [r1]
 80096e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80096e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d1e5      	bne.n	80096ba <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80096ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096f4:	693b      	ldr	r3, [r7, #16]
 80096f6:	e853 3f00 	ldrex	r3, [r3]
 80096fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009702:	637b      	str	r3, [r7, #52]	@ 0x34
 8009704:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	461a      	mov	r2, r3
 800970a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800970c:	61fb      	str	r3, [r7, #28]
 800970e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009710:	69b9      	ldr	r1, [r7, #24]
 8009712:	69fa      	ldr	r2, [r7, #28]
 8009714:	e841 2300 	strex	r3, r2, [r1]
 8009718:	617b      	str	r3, [r7, #20]
   return(result);
 800971a:	697b      	ldr	r3, [r7, #20]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d1e6      	bne.n	80096ee <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009720:	e002      	b.n	8009728 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009722:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009724:	f7f8 fe70 	bl	8002408 <HAL_UART_TxCpltCallback>
}
 8009728:	bf00      	nop
 800972a:	3740      	adds	r7, #64	@ 0x40
 800972c:	46bd      	mov	sp, r7
 800972e:	bd80      	pop	{r7, pc}

08009730 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009730:	b580      	push	{r7, lr}
 8009732:	b084      	sub	sp, #16
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800973c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800973e:	68f8      	ldr	r0, [r7, #12]
 8009740:	f7ff f9ae 	bl	8008aa0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009744:	bf00      	nop
 8009746:	3710      	adds	r7, #16
 8009748:	46bd      	mov	sp, r7
 800974a:	bd80      	pop	{r7, pc}

0800974c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b09c      	sub	sp, #112	@ 0x70
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009758:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f003 0320 	and.w	r3, r3, #32
 8009764:	2b00      	cmp	r3, #0
 8009766:	d171      	bne.n	800984c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8009768:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800976a:	2200      	movs	r2, #0
 800976c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009770:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009776:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009778:	e853 3f00 	ldrex	r3, [r3]
 800977c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800977e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009780:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009784:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009786:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	461a      	mov	r2, r3
 800978c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800978e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009790:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009792:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009794:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009796:	e841 2300 	strex	r3, r2, [r1]
 800979a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800979c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d1e6      	bne.n	8009770 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	3308      	adds	r3, #8
 80097a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097ac:	e853 3f00 	ldrex	r3, [r3]
 80097b0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80097b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097b4:	f023 0301 	bic.w	r3, r3, #1
 80097b8:	667b      	str	r3, [r7, #100]	@ 0x64
 80097ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	3308      	adds	r3, #8
 80097c0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80097c2:	647a      	str	r2, [r7, #68]	@ 0x44
 80097c4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097c6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80097c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80097ca:	e841 2300 	strex	r3, r2, [r1]
 80097ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80097d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d1e5      	bne.n	80097a2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80097d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	3308      	adds	r3, #8
 80097dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e0:	e853 3f00 	ldrex	r3, [r3]
 80097e4:	623b      	str	r3, [r7, #32]
   return(result);
 80097e6:	6a3b      	ldr	r3, [r7, #32]
 80097e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80097ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80097ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	3308      	adds	r3, #8
 80097f4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80097f6:	633a      	str	r2, [r7, #48]	@ 0x30
 80097f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80097fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097fe:	e841 2300 	strex	r3, r2, [r1]
 8009802:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009806:	2b00      	cmp	r3, #0
 8009808:	d1e5      	bne.n	80097d6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800980a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800980c:	2220      	movs	r2, #32
 800980e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009812:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009814:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009816:	2b01      	cmp	r3, #1
 8009818:	d118      	bne.n	800984c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800981a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	e853 3f00 	ldrex	r3, [r3]
 8009826:	60fb      	str	r3, [r7, #12]
   return(result);
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	f023 0310 	bic.w	r3, r3, #16
 800982e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009830:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	461a      	mov	r2, r3
 8009836:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009838:	61fb      	str	r3, [r7, #28]
 800983a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800983c:	69b9      	ldr	r1, [r7, #24]
 800983e:	69fa      	ldr	r2, [r7, #28]
 8009840:	e841 2300 	strex	r3, r2, [r1]
 8009844:	617b      	str	r3, [r7, #20]
   return(result);
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d1e6      	bne.n	800981a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800984c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800984e:	2200      	movs	r2, #0
 8009850:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009852:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009854:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009856:	2b01      	cmp	r3, #1
 8009858:	d107      	bne.n	800986a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800985a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800985c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009860:	4619      	mov	r1, r3
 8009862:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009864:	f7f8 fd78 	bl	8002358 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009868:	e002      	b.n	8009870 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800986a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800986c:	f7ff f922 	bl	8008ab4 <HAL_UART_RxCpltCallback>
}
 8009870:	bf00      	nop
 8009872:	3770      	adds	r7, #112	@ 0x70
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}

08009878 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b084      	sub	sp, #16
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009884:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	2201      	movs	r2, #1
 800988a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009890:	2b01      	cmp	r3, #1
 8009892:	d109      	bne.n	80098a8 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800989a:	085b      	lsrs	r3, r3, #1
 800989c:	b29b      	uxth	r3, r3
 800989e:	4619      	mov	r1, r3
 80098a0:	68f8      	ldr	r0, [r7, #12]
 80098a2:	f7f8 fd59 	bl	8002358 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80098a6:	e002      	b.n	80098ae <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80098a8:	68f8      	ldr	r0, [r7, #12]
 80098aa:	f7ff f90d 	bl	8008ac8 <HAL_UART_RxHalfCpltCallback>
}
 80098ae:	bf00      	nop
 80098b0:	3710      	adds	r7, #16
 80098b2:	46bd      	mov	sp, r7
 80098b4:	bd80      	pop	{r7, pc}

080098b6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80098b6:	b580      	push	{r7, lr}
 80098b8:	b086      	sub	sp, #24
 80098ba:	af00      	add	r7, sp, #0
 80098bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098c2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80098c4:	697b      	ldr	r3, [r7, #20]
 80098c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098ca:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80098cc:	697b      	ldr	r3, [r7, #20]
 80098ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80098d2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80098d4:	697b      	ldr	r3, [r7, #20]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	689b      	ldr	r3, [r3, #8]
 80098da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098de:	2b80      	cmp	r3, #128	@ 0x80
 80098e0:	d109      	bne.n	80098f6 <UART_DMAError+0x40>
 80098e2:	693b      	ldr	r3, [r7, #16]
 80098e4:	2b21      	cmp	r3, #33	@ 0x21
 80098e6:	d106      	bne.n	80098f6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	2200      	movs	r2, #0
 80098ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80098f0:	6978      	ldr	r0, [r7, #20]
 80098f2:	f7ff fe29 	bl	8009548 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	689b      	ldr	r3, [r3, #8]
 80098fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009900:	2b40      	cmp	r3, #64	@ 0x40
 8009902:	d109      	bne.n	8009918 <UART_DMAError+0x62>
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	2b22      	cmp	r3, #34	@ 0x22
 8009908:	d106      	bne.n	8009918 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	2200      	movs	r2, #0
 800990e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009912:	6978      	ldr	r0, [r7, #20]
 8009914:	f7ff fe59 	bl	80095ca <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800991e:	f043 0210 	orr.w	r2, r3, #16
 8009922:	697b      	ldr	r3, [r7, #20]
 8009924:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009928:	6978      	ldr	r0, [r7, #20]
 800992a:	f7ff f8d7 	bl	8008adc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800992e:	bf00      	nop
 8009930:	3718      	adds	r7, #24
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}

08009936 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009936:	b580      	push	{r7, lr}
 8009938:	b084      	sub	sp, #16
 800993a:	af00      	add	r7, sp, #0
 800993c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009942:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	2200      	movs	r2, #0
 8009948:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800994c:	68f8      	ldr	r0, [r7, #12]
 800994e:	f7ff f8c5 	bl	8008adc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009952:	bf00      	nop
 8009954:	3710      	adds	r7, #16
 8009956:	46bd      	mov	sp, r7
 8009958:	bd80      	pop	{r7, pc}

0800995a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800995a:	b580      	push	{r7, lr}
 800995c:	b088      	sub	sp, #32
 800995e:	af00      	add	r7, sp, #0
 8009960:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	e853 3f00 	ldrex	r3, [r3]
 800996e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009976:	61fb      	str	r3, [r7, #28]
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	461a      	mov	r2, r3
 800997e:	69fb      	ldr	r3, [r7, #28]
 8009980:	61bb      	str	r3, [r7, #24]
 8009982:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009984:	6979      	ldr	r1, [r7, #20]
 8009986:	69ba      	ldr	r2, [r7, #24]
 8009988:	e841 2300 	strex	r3, r2, [r1]
 800998c:	613b      	str	r3, [r7, #16]
   return(result);
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d1e6      	bne.n	8009962 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2220      	movs	r2, #32
 8009998:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2200      	movs	r2, #0
 80099a0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f7f8 fd30 	bl	8002408 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099a8:	bf00      	nop
 80099aa:	3720      	adds	r7, #32
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}

080099b0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b083      	sub	sp, #12
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80099b8:	bf00      	nop
 80099ba:	370c      	adds	r7, #12
 80099bc:	46bd      	mov	sp, r7
 80099be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c2:	4770      	bx	lr

080099c4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80099c4:	b480      	push	{r7}
 80099c6:	b083      	sub	sp, #12
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80099cc:	bf00      	nop
 80099ce:	370c      	adds	r7, #12
 80099d0:	46bd      	mov	sp, r7
 80099d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d6:	4770      	bx	lr

080099d8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80099d8:	b480      	push	{r7}
 80099da:	b083      	sub	sp, #12
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80099e0:	bf00      	nop
 80099e2:	370c      	adds	r7, #12
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr

080099ec <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b085      	sub	sp, #20
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80099fa:	2b01      	cmp	r3, #1
 80099fc:	d101      	bne.n	8009a02 <HAL_UARTEx_DisableFifoMode+0x16>
 80099fe:	2302      	movs	r3, #2
 8009a00:	e027      	b.n	8009a52 <HAL_UARTEx_DisableFifoMode+0x66>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2201      	movs	r2, #1
 8009a06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2224      	movs	r2, #36	@ 0x24
 8009a0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	681a      	ldr	r2, [r3, #0]
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	f022 0201 	bic.w	r2, r2, #1
 8009a28:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009a30:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2200      	movs	r2, #0
 8009a36:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	68fa      	ldr	r2, [r7, #12]
 8009a3e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2220      	movs	r2, #32
 8009a44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009a50:	2300      	movs	r3, #0
}
 8009a52:	4618      	mov	r0, r3
 8009a54:	3714      	adds	r7, #20
 8009a56:	46bd      	mov	sp, r7
 8009a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5c:	4770      	bx	lr

08009a5e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009a5e:	b580      	push	{r7, lr}
 8009a60:	b084      	sub	sp, #16
 8009a62:	af00      	add	r7, sp, #0
 8009a64:	6078      	str	r0, [r7, #4]
 8009a66:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009a6e:	2b01      	cmp	r3, #1
 8009a70:	d101      	bne.n	8009a76 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009a72:	2302      	movs	r3, #2
 8009a74:	e02d      	b.n	8009ad2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2201      	movs	r2, #1
 8009a7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2224      	movs	r2, #36	@ 0x24
 8009a82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	681a      	ldr	r2, [r3, #0]
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	f022 0201 	bic.w	r2, r2, #1
 8009a9c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	689b      	ldr	r3, [r3, #8]
 8009aa4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	683a      	ldr	r2, [r7, #0]
 8009aae:	430a      	orrs	r2, r1
 8009ab0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009ab2:	6878      	ldr	r0, [r7, #4]
 8009ab4:	f000 f8a4 	bl	8009c00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	68fa      	ldr	r2, [r7, #12]
 8009abe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2220      	movs	r2, #32
 8009ac4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2200      	movs	r2, #0
 8009acc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009ad0:	2300      	movs	r3, #0
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3710      	adds	r7, #16
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}

08009ada <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009ada:	b580      	push	{r7, lr}
 8009adc:	b084      	sub	sp, #16
 8009ade:	af00      	add	r7, sp, #0
 8009ae0:	6078      	str	r0, [r7, #4]
 8009ae2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009aea:	2b01      	cmp	r3, #1
 8009aec:	d101      	bne.n	8009af2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009aee:	2302      	movs	r3, #2
 8009af0:	e02d      	b.n	8009b4e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2201      	movs	r2, #1
 8009af6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2224      	movs	r2, #36	@ 0x24
 8009afe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	681a      	ldr	r2, [r3, #0]
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f022 0201 	bic.w	r2, r2, #1
 8009b18:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	689b      	ldr	r3, [r3, #8]
 8009b20:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	683a      	ldr	r2, [r7, #0]
 8009b2a:	430a      	orrs	r2, r1
 8009b2c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009b2e:	6878      	ldr	r0, [r7, #4]
 8009b30:	f000 f866 	bl	8009c00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	68fa      	ldr	r2, [r7, #12]
 8009b3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2220      	movs	r2, #32
 8009b40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2200      	movs	r2, #0
 8009b48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009b4c:	2300      	movs	r3, #0
}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	3710      	adds	r7, #16
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bd80      	pop	{r7, pc}

08009b56 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b56:	b580      	push	{r7, lr}
 8009b58:	b08c      	sub	sp, #48	@ 0x30
 8009b5a:	af00      	add	r7, sp, #0
 8009b5c:	60f8      	str	r0, [r7, #12]
 8009b5e:	60b9      	str	r1, [r7, #8]
 8009b60:	4613      	mov	r3, r2
 8009b62:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b6a:	2b20      	cmp	r3, #32
 8009b6c:	d142      	bne.n	8009bf4 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b6e:	68bb      	ldr	r3, [r7, #8]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d002      	beq.n	8009b7a <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8009b74:	88fb      	ldrh	r3, [r7, #6]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d101      	bne.n	8009b7e <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	e03b      	b.n	8009bf6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	2201      	movs	r2, #1
 8009b82:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	2200      	movs	r2, #0
 8009b88:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8009b8a:	88fb      	ldrh	r3, [r7, #6]
 8009b8c:	461a      	mov	r2, r3
 8009b8e:	68b9      	ldr	r1, [r7, #8]
 8009b90:	68f8      	ldr	r0, [r7, #12]
 8009b92:	f7ff fc33 	bl	80093fc <UART_Start_Receive_DMA>
 8009b96:	4603      	mov	r3, r0
 8009b98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8009b9c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d124      	bne.n	8009bee <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ba8:	2b01      	cmp	r3, #1
 8009baa:	d11d      	bne.n	8009be8 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	2210      	movs	r2, #16
 8009bb2:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bba:	69bb      	ldr	r3, [r7, #24]
 8009bbc:	e853 3f00 	ldrex	r3, [r3]
 8009bc0:	617b      	str	r3, [r7, #20]
   return(result);
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	f043 0310 	orr.w	r3, r3, #16
 8009bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	461a      	mov	r2, r3
 8009bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8009bd4:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bd6:	6a39      	ldr	r1, [r7, #32]
 8009bd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009bda:	e841 2300 	strex	r3, r2, [r1]
 8009bde:	61fb      	str	r3, [r7, #28]
   return(result);
 8009be0:	69fb      	ldr	r3, [r7, #28]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d1e6      	bne.n	8009bb4 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8009be6:	e002      	b.n	8009bee <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009be8:	2301      	movs	r3, #1
 8009bea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8009bee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009bf2:	e000      	b.n	8009bf6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8009bf4:	2302      	movs	r3, #2
  }
}
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	3730      	adds	r7, #48	@ 0x30
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}
	...

08009c00 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009c00:	b480      	push	{r7}
 8009c02:	b085      	sub	sp, #20
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d108      	bne.n	8009c22 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2201      	movs	r2, #1
 8009c14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2201      	movs	r2, #1
 8009c1c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009c20:	e031      	b.n	8009c86 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009c22:	2308      	movs	r3, #8
 8009c24:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009c26:	2308      	movs	r3, #8
 8009c28:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	689b      	ldr	r3, [r3, #8]
 8009c30:	0e5b      	lsrs	r3, r3, #25
 8009c32:	b2db      	uxtb	r3, r3
 8009c34:	f003 0307 	and.w	r3, r3, #7
 8009c38:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	689b      	ldr	r3, [r3, #8]
 8009c40:	0f5b      	lsrs	r3, r3, #29
 8009c42:	b2db      	uxtb	r3, r3
 8009c44:	f003 0307 	and.w	r3, r3, #7
 8009c48:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009c4a:	7bbb      	ldrb	r3, [r7, #14]
 8009c4c:	7b3a      	ldrb	r2, [r7, #12]
 8009c4e:	4911      	ldr	r1, [pc, #68]	@ (8009c94 <UARTEx_SetNbDataToProcess+0x94>)
 8009c50:	5c8a      	ldrb	r2, [r1, r2]
 8009c52:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009c56:	7b3a      	ldrb	r2, [r7, #12]
 8009c58:	490f      	ldr	r1, [pc, #60]	@ (8009c98 <UARTEx_SetNbDataToProcess+0x98>)
 8009c5a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009c5c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c60:	b29a      	uxth	r2, r3
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c68:	7bfb      	ldrb	r3, [r7, #15]
 8009c6a:	7b7a      	ldrb	r2, [r7, #13]
 8009c6c:	4909      	ldr	r1, [pc, #36]	@ (8009c94 <UARTEx_SetNbDataToProcess+0x94>)
 8009c6e:	5c8a      	ldrb	r2, [r1, r2]
 8009c70:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009c74:	7b7a      	ldrb	r2, [r7, #13]
 8009c76:	4908      	ldr	r1, [pc, #32]	@ (8009c98 <UARTEx_SetNbDataToProcess+0x98>)
 8009c78:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c7e:	b29a      	uxth	r2, r3
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009c86:	bf00      	nop
 8009c88:	3714      	adds	r7, #20
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c90:	4770      	bx	lr
 8009c92:	bf00      	nop
 8009c94:	0800e83c 	.word	0x0800e83c
 8009c98:	0800e844 	.word	0x0800e844

08009c9c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8009c9c:	b480      	push	{r7}
 8009c9e:	b085      	sub	sp, #20
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009cac:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8009cb0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	b29a      	uxth	r2, r3
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009cbc:	2300      	movs	r3, #0
}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	3714      	adds	r7, #20
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc8:	4770      	bx	lr

08009cca <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8009cca:	b480      	push	{r7}
 8009ccc:	b085      	sub	sp, #20
 8009cce:	af00      	add	r7, sp, #0
 8009cd0:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009cd2:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8009cd6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009cde:	b29a      	uxth	r2, r3
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	b29b      	uxth	r3, r3
 8009ce4:	43db      	mvns	r3, r3
 8009ce6:	b29b      	uxth	r3, r3
 8009ce8:	4013      	ands	r3, r2
 8009cea:	b29a      	uxth	r2, r3
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009cf2:	2300      	movs	r3, #0
}
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	3714      	adds	r7, #20
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfe:	4770      	bx	lr

08009d00 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009d00:	b480      	push	{r7}
 8009d02:	b085      	sub	sp, #20
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	60f8      	str	r0, [r7, #12]
 8009d08:	1d3b      	adds	r3, r7, #4
 8009d0a:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	2201      	movs	r2, #1
 8009d12:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	2200      	movs	r2, #0
 8009d22:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8009d2e:	2300      	movs	r3, #0
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	3714      	adds	r7, #20
 8009d34:	46bd      	mov	sp, r7
 8009d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3a:	4770      	bx	lr

08009d3c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009d3c:	b480      	push	{r7}
 8009d3e:	b0a7      	sub	sp, #156	@ 0x9c
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
 8009d44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8009d46:	2300      	movs	r3, #0
 8009d48:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8009d4c:	687a      	ldr	r2, [r7, #4]
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	781b      	ldrb	r3, [r3, #0]
 8009d52:	009b      	lsls	r3, r3, #2
 8009d54:	4413      	add	r3, r2
 8009d56:	881b      	ldrh	r3, [r3, #0]
 8009d58:	b29b      	uxth	r3, r3
 8009d5a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8009d5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d62:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	78db      	ldrb	r3, [r3, #3]
 8009d6a:	2b03      	cmp	r3, #3
 8009d6c:	d81f      	bhi.n	8009dae <USB_ActivateEndpoint+0x72>
 8009d6e:	a201      	add	r2, pc, #4	@ (adr r2, 8009d74 <USB_ActivateEndpoint+0x38>)
 8009d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d74:	08009d85 	.word	0x08009d85
 8009d78:	08009da1 	.word	0x08009da1
 8009d7c:	08009db7 	.word	0x08009db7
 8009d80:	08009d93 	.word	0x08009d93
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8009d84:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009d88:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009d8c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8009d90:	e012      	b.n	8009db8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8009d92:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009d96:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8009d9a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8009d9e:	e00b      	b.n	8009db8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8009da0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009da4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009da8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8009dac:	e004      	b.n	8009db8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8009dae:	2301      	movs	r3, #1
 8009db0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8009db4:	e000      	b.n	8009db8 <USB_ActivateEndpoint+0x7c>
      break;
 8009db6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8009db8:	687a      	ldr	r2, [r7, #4]
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	781b      	ldrb	r3, [r3, #0]
 8009dbe:	009b      	lsls	r3, r3, #2
 8009dc0:	441a      	add	r2, r3
 8009dc2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009dc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009dca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009dce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009dd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009dd6:	b29b      	uxth	r3, r3
 8009dd8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8009dda:	687a      	ldr	r2, [r7, #4]
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	781b      	ldrb	r3, [r3, #0]
 8009de0:	009b      	lsls	r3, r3, #2
 8009de2:	4413      	add	r3, r2
 8009de4:	881b      	ldrh	r3, [r3, #0]
 8009de6:	b29b      	uxth	r3, r3
 8009de8:	b21b      	sxth	r3, r3
 8009dea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009dee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009df2:	b21a      	sxth	r2, r3
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	781b      	ldrb	r3, [r3, #0]
 8009df8:	b21b      	sxth	r3, r3
 8009dfa:	4313      	orrs	r3, r2
 8009dfc:	b21b      	sxth	r3, r3
 8009dfe:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8009e02:	687a      	ldr	r2, [r7, #4]
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	781b      	ldrb	r3, [r3, #0]
 8009e08:	009b      	lsls	r3, r3, #2
 8009e0a:	441a      	add	r2, r3
 8009e0c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8009e10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009e14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009e18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009e1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e20:	b29b      	uxth	r3, r3
 8009e22:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8009e24:	683b      	ldr	r3, [r7, #0]
 8009e26:	7b1b      	ldrb	r3, [r3, #12]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	f040 8180 	bne.w	800a12e <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	785b      	ldrb	r3, [r3, #1]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	f000 8084 	beq.w	8009f40 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	61bb      	str	r3, [r7, #24]
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009e42:	b29b      	uxth	r3, r3
 8009e44:	461a      	mov	r2, r3
 8009e46:	69bb      	ldr	r3, [r7, #24]
 8009e48:	4413      	add	r3, r2
 8009e4a:	61bb      	str	r3, [r7, #24]
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	781b      	ldrb	r3, [r3, #0]
 8009e50:	00da      	lsls	r2, r3, #3
 8009e52:	69bb      	ldr	r3, [r7, #24]
 8009e54:	4413      	add	r3, r2
 8009e56:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009e5a:	617b      	str	r3, [r7, #20]
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	88db      	ldrh	r3, [r3, #6]
 8009e60:	085b      	lsrs	r3, r3, #1
 8009e62:	b29b      	uxth	r3, r3
 8009e64:	005b      	lsls	r3, r3, #1
 8009e66:	b29a      	uxth	r2, r3
 8009e68:	697b      	ldr	r3, [r7, #20]
 8009e6a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009e6c:	687a      	ldr	r2, [r7, #4]
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	781b      	ldrb	r3, [r3, #0]
 8009e72:	009b      	lsls	r3, r3, #2
 8009e74:	4413      	add	r3, r2
 8009e76:	881b      	ldrh	r3, [r3, #0]
 8009e78:	827b      	strh	r3, [r7, #18]
 8009e7a:	8a7b      	ldrh	r3, [r7, #18]
 8009e7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d01b      	beq.n	8009ebc <USB_ActivateEndpoint+0x180>
 8009e84:	687a      	ldr	r2, [r7, #4]
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	781b      	ldrb	r3, [r3, #0]
 8009e8a:	009b      	lsls	r3, r3, #2
 8009e8c:	4413      	add	r3, r2
 8009e8e:	881b      	ldrh	r3, [r3, #0]
 8009e90:	b29b      	uxth	r3, r3
 8009e92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e9a:	823b      	strh	r3, [r7, #16]
 8009e9c:	687a      	ldr	r2, [r7, #4]
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	781b      	ldrb	r3, [r3, #0]
 8009ea2:	009b      	lsls	r3, r3, #2
 8009ea4:	441a      	add	r2, r3
 8009ea6:	8a3b      	ldrh	r3, [r7, #16]
 8009ea8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009eac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009eb0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009eb4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009eb8:	b29b      	uxth	r3, r3
 8009eba:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	78db      	ldrb	r3, [r3, #3]
 8009ec0:	2b01      	cmp	r3, #1
 8009ec2:	d020      	beq.n	8009f06 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009ec4:	687a      	ldr	r2, [r7, #4]
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	781b      	ldrb	r3, [r3, #0]
 8009eca:	009b      	lsls	r3, r3, #2
 8009ecc:	4413      	add	r3, r2
 8009ece:	881b      	ldrh	r3, [r3, #0]
 8009ed0:	b29b      	uxth	r3, r3
 8009ed2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009ed6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009eda:	81bb      	strh	r3, [r7, #12]
 8009edc:	89bb      	ldrh	r3, [r7, #12]
 8009ede:	f083 0320 	eor.w	r3, r3, #32
 8009ee2:	81bb      	strh	r3, [r7, #12]
 8009ee4:	687a      	ldr	r2, [r7, #4]
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	781b      	ldrb	r3, [r3, #0]
 8009eea:	009b      	lsls	r3, r3, #2
 8009eec:	441a      	add	r2, r3
 8009eee:	89bb      	ldrh	r3, [r7, #12]
 8009ef0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009ef4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009ef8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009efc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f00:	b29b      	uxth	r3, r3
 8009f02:	8013      	strh	r3, [r2, #0]
 8009f04:	e3f9      	b.n	800a6fa <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009f06:	687a      	ldr	r2, [r7, #4]
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	781b      	ldrb	r3, [r3, #0]
 8009f0c:	009b      	lsls	r3, r3, #2
 8009f0e:	4413      	add	r3, r2
 8009f10:	881b      	ldrh	r3, [r3, #0]
 8009f12:	b29b      	uxth	r3, r3
 8009f14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009f18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f1c:	81fb      	strh	r3, [r7, #14]
 8009f1e:	687a      	ldr	r2, [r7, #4]
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	781b      	ldrb	r3, [r3, #0]
 8009f24:	009b      	lsls	r3, r3, #2
 8009f26:	441a      	add	r2, r3
 8009f28:	89fb      	ldrh	r3, [r7, #14]
 8009f2a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009f2e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009f32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009f36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f3a:	b29b      	uxth	r3, r3
 8009f3c:	8013      	strh	r3, [r2, #0]
 8009f3e:	e3dc      	b.n	800a6fa <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009f4a:	b29b      	uxth	r3, r3
 8009f4c:	461a      	mov	r2, r3
 8009f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f50:	4413      	add	r3, r2
 8009f52:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f54:	683b      	ldr	r3, [r7, #0]
 8009f56:	781b      	ldrb	r3, [r3, #0]
 8009f58:	00da      	lsls	r2, r3, #3
 8009f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f5c:	4413      	add	r3, r2
 8009f5e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	88db      	ldrh	r3, [r3, #6]
 8009f68:	085b      	lsrs	r3, r3, #1
 8009f6a:	b29b      	uxth	r3, r3
 8009f6c:	005b      	lsls	r3, r3, #1
 8009f6e:	b29a      	uxth	r2, r3
 8009f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f72:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009f7e:	b29b      	uxth	r3, r3
 8009f80:	461a      	mov	r2, r3
 8009f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f84:	4413      	add	r3, r2
 8009f86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	781b      	ldrb	r3, [r3, #0]
 8009f8c:	00da      	lsls	r2, r3, #3
 8009f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f90:	4413      	add	r3, r2
 8009f92:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009f96:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f9a:	881b      	ldrh	r3, [r3, #0]
 8009f9c:	b29b      	uxth	r3, r3
 8009f9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009fa2:	b29a      	uxth	r2, r3
 8009fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fa6:	801a      	strh	r2, [r3, #0]
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	691b      	ldr	r3, [r3, #16]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d10a      	bne.n	8009fc6 <USB_ActivateEndpoint+0x28a>
 8009fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fb2:	881b      	ldrh	r3, [r3, #0]
 8009fb4:	b29b      	uxth	r3, r3
 8009fb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009fba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009fbe:	b29a      	uxth	r2, r3
 8009fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fc2:	801a      	strh	r2, [r3, #0]
 8009fc4:	e041      	b.n	800a04a <USB_ActivateEndpoint+0x30e>
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	691b      	ldr	r3, [r3, #16]
 8009fca:	2b3e      	cmp	r3, #62	@ 0x3e
 8009fcc:	d81c      	bhi.n	800a008 <USB_ActivateEndpoint+0x2cc>
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	691b      	ldr	r3, [r3, #16]
 8009fd2:	085b      	lsrs	r3, r3, #1
 8009fd4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	691b      	ldr	r3, [r3, #16]
 8009fdc:	f003 0301 	and.w	r3, r3, #1
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d004      	beq.n	8009fee <USB_ActivateEndpoint+0x2b2>
 8009fe4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009fe8:	3301      	adds	r3, #1
 8009fea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ff0:	881b      	ldrh	r3, [r3, #0]
 8009ff2:	b29a      	uxth	r2, r3
 8009ff4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009ff8:	b29b      	uxth	r3, r3
 8009ffa:	029b      	lsls	r3, r3, #10
 8009ffc:	b29b      	uxth	r3, r3
 8009ffe:	4313      	orrs	r3, r2
 800a000:	b29a      	uxth	r2, r3
 800a002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a004:	801a      	strh	r2, [r3, #0]
 800a006:	e020      	b.n	800a04a <USB_ActivateEndpoint+0x30e>
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	691b      	ldr	r3, [r3, #16]
 800a00c:	095b      	lsrs	r3, r3, #5
 800a00e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a012:	683b      	ldr	r3, [r7, #0]
 800a014:	691b      	ldr	r3, [r3, #16]
 800a016:	f003 031f 	and.w	r3, r3, #31
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d104      	bne.n	800a028 <USB_ActivateEndpoint+0x2ec>
 800a01e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a022:	3b01      	subs	r3, #1
 800a024:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a02a:	881b      	ldrh	r3, [r3, #0]
 800a02c:	b29a      	uxth	r2, r3
 800a02e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a032:	b29b      	uxth	r3, r3
 800a034:	029b      	lsls	r3, r3, #10
 800a036:	b29b      	uxth	r3, r3
 800a038:	4313      	orrs	r3, r2
 800a03a:	b29b      	uxth	r3, r3
 800a03c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a040:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a044:	b29a      	uxth	r2, r3
 800a046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a048:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a04a:	687a      	ldr	r2, [r7, #4]
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	781b      	ldrb	r3, [r3, #0]
 800a050:	009b      	lsls	r3, r3, #2
 800a052:	4413      	add	r3, r2
 800a054:	881b      	ldrh	r3, [r3, #0]
 800a056:	847b      	strh	r3, [r7, #34]	@ 0x22
 800a058:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a05a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d01b      	beq.n	800a09a <USB_ActivateEndpoint+0x35e>
 800a062:	687a      	ldr	r2, [r7, #4]
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	781b      	ldrb	r3, [r3, #0]
 800a068:	009b      	lsls	r3, r3, #2
 800a06a:	4413      	add	r3, r2
 800a06c:	881b      	ldrh	r3, [r3, #0]
 800a06e:	b29b      	uxth	r3, r3
 800a070:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a074:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a078:	843b      	strh	r3, [r7, #32]
 800a07a:	687a      	ldr	r2, [r7, #4]
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	781b      	ldrb	r3, [r3, #0]
 800a080:	009b      	lsls	r3, r3, #2
 800a082:	441a      	add	r2, r3
 800a084:	8c3b      	ldrh	r3, [r7, #32]
 800a086:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a08a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a08e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a092:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a096:	b29b      	uxth	r3, r3
 800a098:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	781b      	ldrb	r3, [r3, #0]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d124      	bne.n	800a0ec <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a0a2:	687a      	ldr	r2, [r7, #4]
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	781b      	ldrb	r3, [r3, #0]
 800a0a8:	009b      	lsls	r3, r3, #2
 800a0aa:	4413      	add	r3, r2
 800a0ac:	881b      	ldrh	r3, [r3, #0]
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a0b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0b8:	83bb      	strh	r3, [r7, #28]
 800a0ba:	8bbb      	ldrh	r3, [r7, #28]
 800a0bc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a0c0:	83bb      	strh	r3, [r7, #28]
 800a0c2:	8bbb      	ldrh	r3, [r7, #28]
 800a0c4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a0c8:	83bb      	strh	r3, [r7, #28]
 800a0ca:	687a      	ldr	r2, [r7, #4]
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	781b      	ldrb	r3, [r3, #0]
 800a0d0:	009b      	lsls	r3, r3, #2
 800a0d2:	441a      	add	r2, r3
 800a0d4:	8bbb      	ldrh	r3, [r7, #28]
 800a0d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a0da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a0de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a0e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0e6:	b29b      	uxth	r3, r3
 800a0e8:	8013      	strh	r3, [r2, #0]
 800a0ea:	e306      	b.n	800a6fa <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800a0ec:	687a      	ldr	r2, [r7, #4]
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	781b      	ldrb	r3, [r3, #0]
 800a0f2:	009b      	lsls	r3, r3, #2
 800a0f4:	4413      	add	r3, r2
 800a0f6:	881b      	ldrh	r3, [r3, #0]
 800a0f8:	b29b      	uxth	r3, r3
 800a0fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a0fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a102:	83fb      	strh	r3, [r7, #30]
 800a104:	8bfb      	ldrh	r3, [r7, #30]
 800a106:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a10a:	83fb      	strh	r3, [r7, #30]
 800a10c:	687a      	ldr	r2, [r7, #4]
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	781b      	ldrb	r3, [r3, #0]
 800a112:	009b      	lsls	r3, r3, #2
 800a114:	441a      	add	r2, r3
 800a116:	8bfb      	ldrh	r3, [r7, #30]
 800a118:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a11c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a120:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a124:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a128:	b29b      	uxth	r3, r3
 800a12a:	8013      	strh	r3, [r2, #0]
 800a12c:	e2e5      	b.n	800a6fa <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	78db      	ldrb	r3, [r3, #3]
 800a132:	2b02      	cmp	r3, #2
 800a134:	d11e      	bne.n	800a174 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a136:	687a      	ldr	r2, [r7, #4]
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	781b      	ldrb	r3, [r3, #0]
 800a13c:	009b      	lsls	r3, r3, #2
 800a13e:	4413      	add	r3, r2
 800a140:	881b      	ldrh	r3, [r3, #0]
 800a142:	b29b      	uxth	r3, r3
 800a144:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a148:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a14c:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800a150:	687a      	ldr	r2, [r7, #4]
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	781b      	ldrb	r3, [r3, #0]
 800a156:	009b      	lsls	r3, r3, #2
 800a158:	441a      	add	r2, r3
 800a15a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800a15e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a162:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a166:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800a16a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a16e:	b29b      	uxth	r3, r3
 800a170:	8013      	strh	r3, [r2, #0]
 800a172:	e01d      	b.n	800a1b0 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800a174:	687a      	ldr	r2, [r7, #4]
 800a176:	683b      	ldr	r3, [r7, #0]
 800a178:	781b      	ldrb	r3, [r3, #0]
 800a17a:	009b      	lsls	r3, r3, #2
 800a17c:	4413      	add	r3, r2
 800a17e:	881b      	ldrh	r3, [r3, #0]
 800a180:	b29b      	uxth	r3, r3
 800a182:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a186:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a18a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800a18e:	687a      	ldr	r2, [r7, #4]
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	781b      	ldrb	r3, [r3, #0]
 800a194:	009b      	lsls	r3, r3, #2
 800a196:	441a      	add	r2, r3
 800a198:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800a19c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a1a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a1a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a1a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1ac:	b29b      	uxth	r3, r3
 800a1ae:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a1ba:	b29b      	uxth	r3, r3
 800a1bc:	461a      	mov	r2, r3
 800a1be:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a1c0:	4413      	add	r3, r2
 800a1c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	781b      	ldrb	r3, [r3, #0]
 800a1c8:	00da      	lsls	r2, r3, #3
 800a1ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a1cc:	4413      	add	r3, r2
 800a1ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a1d2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	891b      	ldrh	r3, [r3, #8]
 800a1d8:	085b      	lsrs	r3, r3, #1
 800a1da:	b29b      	uxth	r3, r3
 800a1dc:	005b      	lsls	r3, r3, #1
 800a1de:	b29a      	uxth	r2, r3
 800a1e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a1e2:	801a      	strh	r2, [r3, #0]
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	677b      	str	r3, [r7, #116]	@ 0x74
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a1ee:	b29b      	uxth	r3, r3
 800a1f0:	461a      	mov	r2, r3
 800a1f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a1f4:	4413      	add	r3, r2
 800a1f6:	677b      	str	r3, [r7, #116]	@ 0x74
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	781b      	ldrb	r3, [r3, #0]
 800a1fc:	00da      	lsls	r2, r3, #3
 800a1fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a200:	4413      	add	r3, r2
 800a202:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800a206:	673b      	str	r3, [r7, #112]	@ 0x70
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	895b      	ldrh	r3, [r3, #10]
 800a20c:	085b      	lsrs	r3, r3, #1
 800a20e:	b29b      	uxth	r3, r3
 800a210:	005b      	lsls	r3, r3, #1
 800a212:	b29a      	uxth	r2, r3
 800a214:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a216:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	785b      	ldrb	r3, [r3, #1]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	f040 81af 	bne.w	800a580 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a222:	687a      	ldr	r2, [r7, #4]
 800a224:	683b      	ldr	r3, [r7, #0]
 800a226:	781b      	ldrb	r3, [r3, #0]
 800a228:	009b      	lsls	r3, r3, #2
 800a22a:	4413      	add	r3, r2
 800a22c:	881b      	ldrh	r3, [r3, #0]
 800a22e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800a232:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800a236:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d01d      	beq.n	800a27a <USB_ActivateEndpoint+0x53e>
 800a23e:	687a      	ldr	r2, [r7, #4]
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	781b      	ldrb	r3, [r3, #0]
 800a244:	009b      	lsls	r3, r3, #2
 800a246:	4413      	add	r3, r2
 800a248:	881b      	ldrh	r3, [r3, #0]
 800a24a:	b29b      	uxth	r3, r3
 800a24c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a250:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a254:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800a258:	687a      	ldr	r2, [r7, #4]
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	781b      	ldrb	r3, [r3, #0]
 800a25e:	009b      	lsls	r3, r3, #2
 800a260:	441a      	add	r2, r3
 800a262:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800a266:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a26a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a26e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a272:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a276:	b29b      	uxth	r3, r3
 800a278:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a27a:	687a      	ldr	r2, [r7, #4]
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	781b      	ldrb	r3, [r3, #0]
 800a280:	009b      	lsls	r3, r3, #2
 800a282:	4413      	add	r3, r2
 800a284:	881b      	ldrh	r3, [r3, #0]
 800a286:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800a28a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800a28e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a292:	2b00      	cmp	r3, #0
 800a294:	d01d      	beq.n	800a2d2 <USB_ActivateEndpoint+0x596>
 800a296:	687a      	ldr	r2, [r7, #4]
 800a298:	683b      	ldr	r3, [r7, #0]
 800a29a:	781b      	ldrb	r3, [r3, #0]
 800a29c:	009b      	lsls	r3, r3, #2
 800a29e:	4413      	add	r3, r2
 800a2a0:	881b      	ldrh	r3, [r3, #0]
 800a2a2:	b29b      	uxth	r3, r3
 800a2a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a2a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2ac:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800a2b0:	687a      	ldr	r2, [r7, #4]
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	781b      	ldrb	r3, [r3, #0]
 800a2b6:	009b      	lsls	r3, r3, #2
 800a2b8:	441a      	add	r2, r3
 800a2ba:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800a2be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a2c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a2c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a2ca:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a2ce:	b29b      	uxth	r3, r3
 800a2d0:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	785b      	ldrb	r3, [r3, #1]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d16b      	bne.n	800a3b2 <USB_ActivateEndpoint+0x676>
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a2e4:	b29b      	uxth	r3, r3
 800a2e6:	461a      	mov	r2, r3
 800a2e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2ea:	4413      	add	r3, r2
 800a2ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	781b      	ldrb	r3, [r3, #0]
 800a2f2:	00da      	lsls	r2, r3, #3
 800a2f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2f6:	4413      	add	r3, r2
 800a2f8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a2fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a2fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a300:	881b      	ldrh	r3, [r3, #0]
 800a302:	b29b      	uxth	r3, r3
 800a304:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a308:	b29a      	uxth	r2, r3
 800a30a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a30c:	801a      	strh	r2, [r3, #0]
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	691b      	ldr	r3, [r3, #16]
 800a312:	2b00      	cmp	r3, #0
 800a314:	d10a      	bne.n	800a32c <USB_ActivateEndpoint+0x5f0>
 800a316:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a318:	881b      	ldrh	r3, [r3, #0]
 800a31a:	b29b      	uxth	r3, r3
 800a31c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a320:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a324:	b29a      	uxth	r2, r3
 800a326:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a328:	801a      	strh	r2, [r3, #0]
 800a32a:	e05d      	b.n	800a3e8 <USB_ActivateEndpoint+0x6ac>
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	691b      	ldr	r3, [r3, #16]
 800a330:	2b3e      	cmp	r3, #62	@ 0x3e
 800a332:	d81c      	bhi.n	800a36e <USB_ActivateEndpoint+0x632>
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	691b      	ldr	r3, [r3, #16]
 800a338:	085b      	lsrs	r3, r3, #1
 800a33a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	691b      	ldr	r3, [r3, #16]
 800a342:	f003 0301 	and.w	r3, r3, #1
 800a346:	2b00      	cmp	r3, #0
 800a348:	d004      	beq.n	800a354 <USB_ActivateEndpoint+0x618>
 800a34a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a34e:	3301      	adds	r3, #1
 800a350:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a354:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a356:	881b      	ldrh	r3, [r3, #0]
 800a358:	b29a      	uxth	r2, r3
 800a35a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a35e:	b29b      	uxth	r3, r3
 800a360:	029b      	lsls	r3, r3, #10
 800a362:	b29b      	uxth	r3, r3
 800a364:	4313      	orrs	r3, r2
 800a366:	b29a      	uxth	r2, r3
 800a368:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a36a:	801a      	strh	r2, [r3, #0]
 800a36c:	e03c      	b.n	800a3e8 <USB_ActivateEndpoint+0x6ac>
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	691b      	ldr	r3, [r3, #16]
 800a372:	095b      	lsrs	r3, r3, #5
 800a374:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	691b      	ldr	r3, [r3, #16]
 800a37c:	f003 031f 	and.w	r3, r3, #31
 800a380:	2b00      	cmp	r3, #0
 800a382:	d104      	bne.n	800a38e <USB_ActivateEndpoint+0x652>
 800a384:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a388:	3b01      	subs	r3, #1
 800a38a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a38e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a390:	881b      	ldrh	r3, [r3, #0]
 800a392:	b29a      	uxth	r2, r3
 800a394:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a398:	b29b      	uxth	r3, r3
 800a39a:	029b      	lsls	r3, r3, #10
 800a39c:	b29b      	uxth	r3, r3
 800a39e:	4313      	orrs	r3, r2
 800a3a0:	b29b      	uxth	r3, r3
 800a3a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a3a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a3aa:	b29a      	uxth	r2, r3
 800a3ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a3ae:	801a      	strh	r2, [r3, #0]
 800a3b0:	e01a      	b.n	800a3e8 <USB_ActivateEndpoint+0x6ac>
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	785b      	ldrb	r3, [r3, #1]
 800a3b6:	2b01      	cmp	r3, #1
 800a3b8:	d116      	bne.n	800a3e8 <USB_ActivateEndpoint+0x6ac>
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	657b      	str	r3, [r7, #84]	@ 0x54
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a3c4:	b29b      	uxth	r3, r3
 800a3c6:	461a      	mov	r2, r3
 800a3c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a3ca:	4413      	add	r3, r2
 800a3cc:	657b      	str	r3, [r7, #84]	@ 0x54
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	781b      	ldrb	r3, [r3, #0]
 800a3d2:	00da      	lsls	r2, r3, #3
 800a3d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a3d6:	4413      	add	r3, r2
 800a3d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a3dc:	653b      	str	r3, [r7, #80]	@ 0x50
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	691b      	ldr	r3, [r3, #16]
 800a3e2:	b29a      	uxth	r2, r3
 800a3e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a3e6:	801a      	strh	r2, [r3, #0]
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	647b      	str	r3, [r7, #68]	@ 0x44
 800a3ec:	683b      	ldr	r3, [r7, #0]
 800a3ee:	785b      	ldrb	r3, [r3, #1]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d16b      	bne.n	800a4cc <USB_ActivateEndpoint+0x790>
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a3fe:	b29b      	uxth	r3, r3
 800a400:	461a      	mov	r2, r3
 800a402:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a404:	4413      	add	r3, r2
 800a406:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	781b      	ldrb	r3, [r3, #0]
 800a40c:	00da      	lsls	r2, r3, #3
 800a40e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a410:	4413      	add	r3, r2
 800a412:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a416:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a41a:	881b      	ldrh	r3, [r3, #0]
 800a41c:	b29b      	uxth	r3, r3
 800a41e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a422:	b29a      	uxth	r2, r3
 800a424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a426:	801a      	strh	r2, [r3, #0]
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	691b      	ldr	r3, [r3, #16]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d10a      	bne.n	800a446 <USB_ActivateEndpoint+0x70a>
 800a430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a432:	881b      	ldrh	r3, [r3, #0]
 800a434:	b29b      	uxth	r3, r3
 800a436:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a43a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a43e:	b29a      	uxth	r2, r3
 800a440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a442:	801a      	strh	r2, [r3, #0]
 800a444:	e05b      	b.n	800a4fe <USB_ActivateEndpoint+0x7c2>
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	691b      	ldr	r3, [r3, #16]
 800a44a:	2b3e      	cmp	r3, #62	@ 0x3e
 800a44c:	d81c      	bhi.n	800a488 <USB_ActivateEndpoint+0x74c>
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	691b      	ldr	r3, [r3, #16]
 800a452:	085b      	lsrs	r3, r3, #1
 800a454:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	691b      	ldr	r3, [r3, #16]
 800a45c:	f003 0301 	and.w	r3, r3, #1
 800a460:	2b00      	cmp	r3, #0
 800a462:	d004      	beq.n	800a46e <USB_ActivateEndpoint+0x732>
 800a464:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a468:	3301      	adds	r3, #1
 800a46a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a46e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a470:	881b      	ldrh	r3, [r3, #0]
 800a472:	b29a      	uxth	r2, r3
 800a474:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a478:	b29b      	uxth	r3, r3
 800a47a:	029b      	lsls	r3, r3, #10
 800a47c:	b29b      	uxth	r3, r3
 800a47e:	4313      	orrs	r3, r2
 800a480:	b29a      	uxth	r2, r3
 800a482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a484:	801a      	strh	r2, [r3, #0]
 800a486:	e03a      	b.n	800a4fe <USB_ActivateEndpoint+0x7c2>
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	691b      	ldr	r3, [r3, #16]
 800a48c:	095b      	lsrs	r3, r3, #5
 800a48e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	691b      	ldr	r3, [r3, #16]
 800a496:	f003 031f 	and.w	r3, r3, #31
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d104      	bne.n	800a4a8 <USB_ActivateEndpoint+0x76c>
 800a49e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a4a2:	3b01      	subs	r3, #1
 800a4a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a4a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4aa:	881b      	ldrh	r3, [r3, #0]
 800a4ac:	b29a      	uxth	r2, r3
 800a4ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a4b2:	b29b      	uxth	r3, r3
 800a4b4:	029b      	lsls	r3, r3, #10
 800a4b6:	b29b      	uxth	r3, r3
 800a4b8:	4313      	orrs	r3, r2
 800a4ba:	b29b      	uxth	r3, r3
 800a4bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a4c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a4c4:	b29a      	uxth	r2, r3
 800a4c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4c8:	801a      	strh	r2, [r3, #0]
 800a4ca:	e018      	b.n	800a4fe <USB_ActivateEndpoint+0x7c2>
 800a4cc:	683b      	ldr	r3, [r7, #0]
 800a4ce:	785b      	ldrb	r3, [r3, #1]
 800a4d0:	2b01      	cmp	r3, #1
 800a4d2:	d114      	bne.n	800a4fe <USB_ActivateEndpoint+0x7c2>
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a4da:	b29b      	uxth	r3, r3
 800a4dc:	461a      	mov	r2, r3
 800a4de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4e0:	4413      	add	r3, r2
 800a4e2:	647b      	str	r3, [r7, #68]	@ 0x44
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	781b      	ldrb	r3, [r3, #0]
 800a4e8:	00da      	lsls	r2, r3, #3
 800a4ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4ec:	4413      	add	r3, r2
 800a4ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a4f2:	643b      	str	r3, [r7, #64]	@ 0x40
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	691b      	ldr	r3, [r3, #16]
 800a4f8:	b29a      	uxth	r2, r3
 800a4fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4fc:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a4fe:	687a      	ldr	r2, [r7, #4]
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	781b      	ldrb	r3, [r3, #0]
 800a504:	009b      	lsls	r3, r3, #2
 800a506:	4413      	add	r3, r2
 800a508:	881b      	ldrh	r3, [r3, #0]
 800a50a:	b29b      	uxth	r3, r3
 800a50c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a510:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a514:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a516:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a518:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a51c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a51e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a520:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a524:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a526:	687a      	ldr	r2, [r7, #4]
 800a528:	683b      	ldr	r3, [r7, #0]
 800a52a:	781b      	ldrb	r3, [r3, #0]
 800a52c:	009b      	lsls	r3, r3, #2
 800a52e:	441a      	add	r2, r3
 800a530:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a532:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a536:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a53a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a53e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a542:	b29b      	uxth	r3, r3
 800a544:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a546:	687a      	ldr	r2, [r7, #4]
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	781b      	ldrb	r3, [r3, #0]
 800a54c:	009b      	lsls	r3, r3, #2
 800a54e:	4413      	add	r3, r2
 800a550:	881b      	ldrh	r3, [r3, #0]
 800a552:	b29b      	uxth	r3, r3
 800a554:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a558:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a55c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800a55e:	687a      	ldr	r2, [r7, #4]
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	781b      	ldrb	r3, [r3, #0]
 800a564:	009b      	lsls	r3, r3, #2
 800a566:	441a      	add	r2, r3
 800a568:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800a56a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a56e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a572:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a576:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a57a:	b29b      	uxth	r3, r3
 800a57c:	8013      	strh	r3, [r2, #0]
 800a57e:	e0bc      	b.n	800a6fa <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a580:	687a      	ldr	r2, [r7, #4]
 800a582:	683b      	ldr	r3, [r7, #0]
 800a584:	781b      	ldrb	r3, [r3, #0]
 800a586:	009b      	lsls	r3, r3, #2
 800a588:	4413      	add	r3, r2
 800a58a:	881b      	ldrh	r3, [r3, #0]
 800a58c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800a590:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a594:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d01d      	beq.n	800a5d8 <USB_ActivateEndpoint+0x89c>
 800a59c:	687a      	ldr	r2, [r7, #4]
 800a59e:	683b      	ldr	r3, [r7, #0]
 800a5a0:	781b      	ldrb	r3, [r3, #0]
 800a5a2:	009b      	lsls	r3, r3, #2
 800a5a4:	4413      	add	r3, r2
 800a5a6:	881b      	ldrh	r3, [r3, #0]
 800a5a8:	b29b      	uxth	r3, r3
 800a5aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a5ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5b2:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800a5b6:	687a      	ldr	r2, [r7, #4]
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	781b      	ldrb	r3, [r3, #0]
 800a5bc:	009b      	lsls	r3, r3, #2
 800a5be:	441a      	add	r2, r3
 800a5c0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a5c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a5c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a5cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a5d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5d4:	b29b      	uxth	r3, r3
 800a5d6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a5d8:	687a      	ldr	r2, [r7, #4]
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	781b      	ldrb	r3, [r3, #0]
 800a5de:	009b      	lsls	r3, r3, #2
 800a5e0:	4413      	add	r3, r2
 800a5e2:	881b      	ldrh	r3, [r3, #0]
 800a5e4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800a5e8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800a5ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d01d      	beq.n	800a630 <USB_ActivateEndpoint+0x8f4>
 800a5f4:	687a      	ldr	r2, [r7, #4]
 800a5f6:	683b      	ldr	r3, [r7, #0]
 800a5f8:	781b      	ldrb	r3, [r3, #0]
 800a5fa:	009b      	lsls	r3, r3, #2
 800a5fc:	4413      	add	r3, r2
 800a5fe:	881b      	ldrh	r3, [r3, #0]
 800a600:	b29b      	uxth	r3, r3
 800a602:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a606:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a60a:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800a60e:	687a      	ldr	r2, [r7, #4]
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	781b      	ldrb	r3, [r3, #0]
 800a614:	009b      	lsls	r3, r3, #2
 800a616:	441a      	add	r2, r3
 800a618:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800a61c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a620:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a624:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a628:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a62c:	b29b      	uxth	r3, r3
 800a62e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	78db      	ldrb	r3, [r3, #3]
 800a634:	2b01      	cmp	r3, #1
 800a636:	d024      	beq.n	800a682 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a638:	687a      	ldr	r2, [r7, #4]
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	781b      	ldrb	r3, [r3, #0]
 800a63e:	009b      	lsls	r3, r3, #2
 800a640:	4413      	add	r3, r2
 800a642:	881b      	ldrh	r3, [r3, #0]
 800a644:	b29b      	uxth	r3, r3
 800a646:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a64a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a64e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800a652:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800a656:	f083 0320 	eor.w	r3, r3, #32
 800a65a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800a65e:	687a      	ldr	r2, [r7, #4]
 800a660:	683b      	ldr	r3, [r7, #0]
 800a662:	781b      	ldrb	r3, [r3, #0]
 800a664:	009b      	lsls	r3, r3, #2
 800a666:	441a      	add	r2, r3
 800a668:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800a66c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a670:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a674:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a678:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a67c:	b29b      	uxth	r3, r3
 800a67e:	8013      	strh	r3, [r2, #0]
 800a680:	e01d      	b.n	800a6be <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a682:	687a      	ldr	r2, [r7, #4]
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	781b      	ldrb	r3, [r3, #0]
 800a688:	009b      	lsls	r3, r3, #2
 800a68a:	4413      	add	r3, r2
 800a68c:	881b      	ldrh	r3, [r3, #0]
 800a68e:	b29b      	uxth	r3, r3
 800a690:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a694:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a698:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800a69c:	687a      	ldr	r2, [r7, #4]
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	781b      	ldrb	r3, [r3, #0]
 800a6a2:	009b      	lsls	r3, r3, #2
 800a6a4:	441a      	add	r2, r3
 800a6a6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800a6aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a6ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a6b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a6b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6ba:	b29b      	uxth	r3, r3
 800a6bc:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a6be:	687a      	ldr	r2, [r7, #4]
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	781b      	ldrb	r3, [r3, #0]
 800a6c4:	009b      	lsls	r3, r3, #2
 800a6c6:	4413      	add	r3, r2
 800a6c8:	881b      	ldrh	r3, [r3, #0]
 800a6ca:	b29b      	uxth	r3, r3
 800a6cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a6d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6d4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800a6d8:	687a      	ldr	r2, [r7, #4]
 800a6da:	683b      	ldr	r3, [r7, #0]
 800a6dc:	781b      	ldrb	r3, [r3, #0]
 800a6de:	009b      	lsls	r3, r3, #2
 800a6e0:	441a      	add	r2, r3
 800a6e2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800a6e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a6ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a6ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a6f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6f6:	b29b      	uxth	r3, r3
 800a6f8:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800a6fa:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	379c      	adds	r7, #156	@ 0x9c
 800a702:	46bd      	mov	sp, r7
 800a704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a708:	4770      	bx	lr
 800a70a:	bf00      	nop

0800a70c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a70c:	b480      	push	{r7}
 800a70e:	b08d      	sub	sp, #52	@ 0x34
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
 800a714:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800a716:	683b      	ldr	r3, [r7, #0]
 800a718:	7b1b      	ldrb	r3, [r3, #12]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	f040 808e 	bne.w	800a83c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	785b      	ldrb	r3, [r3, #1]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d044      	beq.n	800a7b2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a728:	687a      	ldr	r2, [r7, #4]
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	781b      	ldrb	r3, [r3, #0]
 800a72e:	009b      	lsls	r3, r3, #2
 800a730:	4413      	add	r3, r2
 800a732:	881b      	ldrh	r3, [r3, #0]
 800a734:	81bb      	strh	r3, [r7, #12]
 800a736:	89bb      	ldrh	r3, [r7, #12]
 800a738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d01b      	beq.n	800a778 <USB_DeactivateEndpoint+0x6c>
 800a740:	687a      	ldr	r2, [r7, #4]
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	781b      	ldrb	r3, [r3, #0]
 800a746:	009b      	lsls	r3, r3, #2
 800a748:	4413      	add	r3, r2
 800a74a:	881b      	ldrh	r3, [r3, #0]
 800a74c:	b29b      	uxth	r3, r3
 800a74e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a752:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a756:	817b      	strh	r3, [r7, #10]
 800a758:	687a      	ldr	r2, [r7, #4]
 800a75a:	683b      	ldr	r3, [r7, #0]
 800a75c:	781b      	ldrb	r3, [r3, #0]
 800a75e:	009b      	lsls	r3, r3, #2
 800a760:	441a      	add	r2, r3
 800a762:	897b      	ldrh	r3, [r7, #10]
 800a764:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a768:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a76c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a770:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a774:	b29b      	uxth	r3, r3
 800a776:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a778:	687a      	ldr	r2, [r7, #4]
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	781b      	ldrb	r3, [r3, #0]
 800a77e:	009b      	lsls	r3, r3, #2
 800a780:	4413      	add	r3, r2
 800a782:	881b      	ldrh	r3, [r3, #0]
 800a784:	b29b      	uxth	r3, r3
 800a786:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a78a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a78e:	813b      	strh	r3, [r7, #8]
 800a790:	687a      	ldr	r2, [r7, #4]
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	781b      	ldrb	r3, [r3, #0]
 800a796:	009b      	lsls	r3, r3, #2
 800a798:	441a      	add	r2, r3
 800a79a:	893b      	ldrh	r3, [r7, #8]
 800a79c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a7a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a7a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a7a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7ac:	b29b      	uxth	r3, r3
 800a7ae:	8013      	strh	r3, [r2, #0]
 800a7b0:	e192      	b.n	800aad8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a7b2:	687a      	ldr	r2, [r7, #4]
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	781b      	ldrb	r3, [r3, #0]
 800a7b8:	009b      	lsls	r3, r3, #2
 800a7ba:	4413      	add	r3, r2
 800a7bc:	881b      	ldrh	r3, [r3, #0]
 800a7be:	827b      	strh	r3, [r7, #18]
 800a7c0:	8a7b      	ldrh	r3, [r7, #18]
 800a7c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d01b      	beq.n	800a802 <USB_DeactivateEndpoint+0xf6>
 800a7ca:	687a      	ldr	r2, [r7, #4]
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	781b      	ldrb	r3, [r3, #0]
 800a7d0:	009b      	lsls	r3, r3, #2
 800a7d2:	4413      	add	r3, r2
 800a7d4:	881b      	ldrh	r3, [r3, #0]
 800a7d6:	b29b      	uxth	r3, r3
 800a7d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a7dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7e0:	823b      	strh	r3, [r7, #16]
 800a7e2:	687a      	ldr	r2, [r7, #4]
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	781b      	ldrb	r3, [r3, #0]
 800a7e8:	009b      	lsls	r3, r3, #2
 800a7ea:	441a      	add	r2, r3
 800a7ec:	8a3b      	ldrh	r3, [r7, #16]
 800a7ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a7f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a7f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a7fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7fe:	b29b      	uxth	r3, r3
 800a800:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a802:	687a      	ldr	r2, [r7, #4]
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	781b      	ldrb	r3, [r3, #0]
 800a808:	009b      	lsls	r3, r3, #2
 800a80a:	4413      	add	r3, r2
 800a80c:	881b      	ldrh	r3, [r3, #0]
 800a80e:	b29b      	uxth	r3, r3
 800a810:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a814:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a818:	81fb      	strh	r3, [r7, #14]
 800a81a:	687a      	ldr	r2, [r7, #4]
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	781b      	ldrb	r3, [r3, #0]
 800a820:	009b      	lsls	r3, r3, #2
 800a822:	441a      	add	r2, r3
 800a824:	89fb      	ldrh	r3, [r7, #14]
 800a826:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a82a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a82e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a832:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a836:	b29b      	uxth	r3, r3
 800a838:	8013      	strh	r3, [r2, #0]
 800a83a:	e14d      	b.n	800aad8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	785b      	ldrb	r3, [r3, #1]
 800a840:	2b00      	cmp	r3, #0
 800a842:	f040 80a5 	bne.w	800a990 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a846:	687a      	ldr	r2, [r7, #4]
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	781b      	ldrb	r3, [r3, #0]
 800a84c:	009b      	lsls	r3, r3, #2
 800a84e:	4413      	add	r3, r2
 800a850:	881b      	ldrh	r3, [r3, #0]
 800a852:	843b      	strh	r3, [r7, #32]
 800a854:	8c3b      	ldrh	r3, [r7, #32]
 800a856:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d01b      	beq.n	800a896 <USB_DeactivateEndpoint+0x18a>
 800a85e:	687a      	ldr	r2, [r7, #4]
 800a860:	683b      	ldr	r3, [r7, #0]
 800a862:	781b      	ldrb	r3, [r3, #0]
 800a864:	009b      	lsls	r3, r3, #2
 800a866:	4413      	add	r3, r2
 800a868:	881b      	ldrh	r3, [r3, #0]
 800a86a:	b29b      	uxth	r3, r3
 800a86c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a870:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a874:	83fb      	strh	r3, [r7, #30]
 800a876:	687a      	ldr	r2, [r7, #4]
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	781b      	ldrb	r3, [r3, #0]
 800a87c:	009b      	lsls	r3, r3, #2
 800a87e:	441a      	add	r2, r3
 800a880:	8bfb      	ldrh	r3, [r7, #30]
 800a882:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a886:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a88a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a88e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a892:	b29b      	uxth	r3, r3
 800a894:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a896:	687a      	ldr	r2, [r7, #4]
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	781b      	ldrb	r3, [r3, #0]
 800a89c:	009b      	lsls	r3, r3, #2
 800a89e:	4413      	add	r3, r2
 800a8a0:	881b      	ldrh	r3, [r3, #0]
 800a8a2:	83bb      	strh	r3, [r7, #28]
 800a8a4:	8bbb      	ldrh	r3, [r7, #28]
 800a8a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d01b      	beq.n	800a8e6 <USB_DeactivateEndpoint+0x1da>
 800a8ae:	687a      	ldr	r2, [r7, #4]
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	781b      	ldrb	r3, [r3, #0]
 800a8b4:	009b      	lsls	r3, r3, #2
 800a8b6:	4413      	add	r3, r2
 800a8b8:	881b      	ldrh	r3, [r3, #0]
 800a8ba:	b29b      	uxth	r3, r3
 800a8bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a8c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a8c4:	837b      	strh	r3, [r7, #26]
 800a8c6:	687a      	ldr	r2, [r7, #4]
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	781b      	ldrb	r3, [r3, #0]
 800a8cc:	009b      	lsls	r3, r3, #2
 800a8ce:	441a      	add	r2, r3
 800a8d0:	8b7b      	ldrh	r3, [r7, #26]
 800a8d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a8d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a8da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8de:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a8e2:	b29b      	uxth	r3, r3
 800a8e4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800a8e6:	687a      	ldr	r2, [r7, #4]
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	781b      	ldrb	r3, [r3, #0]
 800a8ec:	009b      	lsls	r3, r3, #2
 800a8ee:	4413      	add	r3, r2
 800a8f0:	881b      	ldrh	r3, [r3, #0]
 800a8f2:	b29b      	uxth	r3, r3
 800a8f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a8f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a8fc:	833b      	strh	r3, [r7, #24]
 800a8fe:	687a      	ldr	r2, [r7, #4]
 800a900:	683b      	ldr	r3, [r7, #0]
 800a902:	781b      	ldrb	r3, [r3, #0]
 800a904:	009b      	lsls	r3, r3, #2
 800a906:	441a      	add	r2, r3
 800a908:	8b3b      	ldrh	r3, [r7, #24]
 800a90a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a90e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a912:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a916:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a91a:	b29b      	uxth	r3, r3
 800a91c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a91e:	687a      	ldr	r2, [r7, #4]
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	781b      	ldrb	r3, [r3, #0]
 800a924:	009b      	lsls	r3, r3, #2
 800a926:	4413      	add	r3, r2
 800a928:	881b      	ldrh	r3, [r3, #0]
 800a92a:	b29b      	uxth	r3, r3
 800a92c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a930:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a934:	82fb      	strh	r3, [r7, #22]
 800a936:	687a      	ldr	r2, [r7, #4]
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	781b      	ldrb	r3, [r3, #0]
 800a93c:	009b      	lsls	r3, r3, #2
 800a93e:	441a      	add	r2, r3
 800a940:	8afb      	ldrh	r3, [r7, #22]
 800a942:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a946:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a94a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a94e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a952:	b29b      	uxth	r3, r3
 800a954:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a956:	687a      	ldr	r2, [r7, #4]
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	781b      	ldrb	r3, [r3, #0]
 800a95c:	009b      	lsls	r3, r3, #2
 800a95e:	4413      	add	r3, r2
 800a960:	881b      	ldrh	r3, [r3, #0]
 800a962:	b29b      	uxth	r3, r3
 800a964:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a968:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a96c:	82bb      	strh	r3, [r7, #20]
 800a96e:	687a      	ldr	r2, [r7, #4]
 800a970:	683b      	ldr	r3, [r7, #0]
 800a972:	781b      	ldrb	r3, [r3, #0]
 800a974:	009b      	lsls	r3, r3, #2
 800a976:	441a      	add	r2, r3
 800a978:	8abb      	ldrh	r3, [r7, #20]
 800a97a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a97e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a982:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a986:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a98a:	b29b      	uxth	r3, r3
 800a98c:	8013      	strh	r3, [r2, #0]
 800a98e:	e0a3      	b.n	800aad8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a990:	687a      	ldr	r2, [r7, #4]
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	781b      	ldrb	r3, [r3, #0]
 800a996:	009b      	lsls	r3, r3, #2
 800a998:	4413      	add	r3, r2
 800a99a:	881b      	ldrh	r3, [r3, #0]
 800a99c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800a99e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a9a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d01b      	beq.n	800a9e0 <USB_DeactivateEndpoint+0x2d4>
 800a9a8:	687a      	ldr	r2, [r7, #4]
 800a9aa:	683b      	ldr	r3, [r7, #0]
 800a9ac:	781b      	ldrb	r3, [r3, #0]
 800a9ae:	009b      	lsls	r3, r3, #2
 800a9b0:	4413      	add	r3, r2
 800a9b2:	881b      	ldrh	r3, [r3, #0]
 800a9b4:	b29b      	uxth	r3, r3
 800a9b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a9ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a9be:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800a9c0:	687a      	ldr	r2, [r7, #4]
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	781b      	ldrb	r3, [r3, #0]
 800a9c6:	009b      	lsls	r3, r3, #2
 800a9c8:	441a      	add	r2, r3
 800a9ca:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800a9cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a9d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a9d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a9d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a9dc:	b29b      	uxth	r3, r3
 800a9de:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a9e0:	687a      	ldr	r2, [r7, #4]
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	781b      	ldrb	r3, [r3, #0]
 800a9e6:	009b      	lsls	r3, r3, #2
 800a9e8:	4413      	add	r3, r2
 800a9ea:	881b      	ldrh	r3, [r3, #0]
 800a9ec:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800a9ee:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a9f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d01b      	beq.n	800aa30 <USB_DeactivateEndpoint+0x324>
 800a9f8:	687a      	ldr	r2, [r7, #4]
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	009b      	lsls	r3, r3, #2
 800aa00:	4413      	add	r3, r2
 800aa02:	881b      	ldrh	r3, [r3, #0]
 800aa04:	b29b      	uxth	r3, r3
 800aa06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa0e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800aa10:	687a      	ldr	r2, [r7, #4]
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	781b      	ldrb	r3, [r3, #0]
 800aa16:	009b      	lsls	r3, r3, #2
 800aa18:	441a      	add	r2, r3
 800aa1a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800aa1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa28:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800aa2c:	b29b      	uxth	r3, r3
 800aa2e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800aa30:	687a      	ldr	r2, [r7, #4]
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	781b      	ldrb	r3, [r3, #0]
 800aa36:	009b      	lsls	r3, r3, #2
 800aa38:	4413      	add	r3, r2
 800aa3a:	881b      	ldrh	r3, [r3, #0]
 800aa3c:	b29b      	uxth	r3, r3
 800aa3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa46:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800aa48:	687a      	ldr	r2, [r7, #4]
 800aa4a:	683b      	ldr	r3, [r7, #0]
 800aa4c:	781b      	ldrb	r3, [r3, #0]
 800aa4e:	009b      	lsls	r3, r3, #2
 800aa50:	441a      	add	r2, r3
 800aa52:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800aa54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800aa60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa64:	b29b      	uxth	r3, r3
 800aa66:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800aa68:	687a      	ldr	r2, [r7, #4]
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	781b      	ldrb	r3, [r3, #0]
 800aa6e:	009b      	lsls	r3, r3, #2
 800aa70:	4413      	add	r3, r2
 800aa72:	881b      	ldrh	r3, [r3, #0]
 800aa74:	b29b      	uxth	r3, r3
 800aa76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aa7e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800aa80:	687a      	ldr	r2, [r7, #4]
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	781b      	ldrb	r3, [r3, #0]
 800aa86:	009b      	lsls	r3, r3, #2
 800aa88:	441a      	add	r2, r3
 800aa8a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800aa8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa9c:	b29b      	uxth	r3, r3
 800aa9e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800aaa0:	687a      	ldr	r2, [r7, #4]
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	781b      	ldrb	r3, [r3, #0]
 800aaa6:	009b      	lsls	r3, r3, #2
 800aaa8:	4413      	add	r3, r2
 800aaaa:	881b      	ldrh	r3, [r3, #0]
 800aaac:	b29b      	uxth	r3, r3
 800aaae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aab6:	847b      	strh	r3, [r7, #34]	@ 0x22
 800aab8:	687a      	ldr	r2, [r7, #4]
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	781b      	ldrb	r3, [r3, #0]
 800aabe:	009b      	lsls	r3, r3, #2
 800aac0:	441a      	add	r2, r3
 800aac2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800aac4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aac8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aacc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aad0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aad4:	b29b      	uxth	r3, r3
 800aad6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800aad8:	2300      	movs	r3, #0
}
 800aada:	4618      	mov	r0, r3
 800aadc:	3734      	adds	r7, #52	@ 0x34
 800aade:	46bd      	mov	sp, r7
 800aae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae4:	4770      	bx	lr

0800aae6 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800aae6:	b580      	push	{r7, lr}
 800aae8:	b0ac      	sub	sp, #176	@ 0xb0
 800aaea:	af00      	add	r7, sp, #0
 800aaec:	6078      	str	r0, [r7, #4]
 800aaee:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	785b      	ldrb	r3, [r3, #1]
 800aaf4:	2b01      	cmp	r3, #1
 800aaf6:	f040 84ca 	bne.w	800b48e <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	699a      	ldr	r2, [r3, #24]
 800aafe:	683b      	ldr	r3, [r7, #0]
 800ab00:	691b      	ldr	r3, [r3, #16]
 800ab02:	429a      	cmp	r2, r3
 800ab04:	d904      	bls.n	800ab10 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800ab06:	683b      	ldr	r3, [r7, #0]
 800ab08:	691b      	ldr	r3, [r3, #16]
 800ab0a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ab0e:	e003      	b.n	800ab18 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800ab10:	683b      	ldr	r3, [r7, #0]
 800ab12:	699b      	ldr	r3, [r3, #24]
 800ab14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800ab18:	683b      	ldr	r3, [r7, #0]
 800ab1a:	7b1b      	ldrb	r3, [r3, #12]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d122      	bne.n	800ab66 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	6959      	ldr	r1, [r3, #20]
 800ab24:	683b      	ldr	r3, [r7, #0]
 800ab26:	88da      	ldrh	r2, [r3, #6]
 800ab28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab2c:	b29b      	uxth	r3, r3
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	f000 febd 	bl	800b8ae <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	613b      	str	r3, [r7, #16]
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab3e:	b29b      	uxth	r3, r3
 800ab40:	461a      	mov	r2, r3
 800ab42:	693b      	ldr	r3, [r7, #16]
 800ab44:	4413      	add	r3, r2
 800ab46:	613b      	str	r3, [r7, #16]
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	781b      	ldrb	r3, [r3, #0]
 800ab4c:	00da      	lsls	r2, r3, #3
 800ab4e:	693b      	ldr	r3, [r7, #16]
 800ab50:	4413      	add	r3, r2
 800ab52:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ab56:	60fb      	str	r3, [r7, #12]
 800ab58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab5c:	b29a      	uxth	r2, r3
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	801a      	strh	r2, [r3, #0]
 800ab62:	f000 bc6f 	b.w	800b444 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	78db      	ldrb	r3, [r3, #3]
 800ab6a:	2b02      	cmp	r3, #2
 800ab6c:	f040 831e 	bne.w	800b1ac <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800ab70:	683b      	ldr	r3, [r7, #0]
 800ab72:	6a1a      	ldr	r2, [r3, #32]
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	691b      	ldr	r3, [r3, #16]
 800ab78:	429a      	cmp	r2, r3
 800ab7a:	f240 82cf 	bls.w	800b11c <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800ab7e:	687a      	ldr	r2, [r7, #4]
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	781b      	ldrb	r3, [r3, #0]
 800ab84:	009b      	lsls	r3, r3, #2
 800ab86:	4413      	add	r3, r2
 800ab88:	881b      	ldrh	r3, [r3, #0]
 800ab8a:	b29b      	uxth	r3, r3
 800ab8c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab94:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800ab98:	687a      	ldr	r2, [r7, #4]
 800ab9a:	683b      	ldr	r3, [r7, #0]
 800ab9c:	781b      	ldrb	r3, [r3, #0]
 800ab9e:	009b      	lsls	r3, r3, #2
 800aba0:	441a      	add	r2, r3
 800aba2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800aba6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800abaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800abae:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800abb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abb6:	b29b      	uxth	r3, r3
 800abb8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	6a1a      	ldr	r2, [r3, #32]
 800abbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800abc2:	1ad2      	subs	r2, r2, r3
 800abc4:	683b      	ldr	r3, [r7, #0]
 800abc6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800abc8:	687a      	ldr	r2, [r7, #4]
 800abca:	683b      	ldr	r3, [r7, #0]
 800abcc:	781b      	ldrb	r3, [r3, #0]
 800abce:	009b      	lsls	r3, r3, #2
 800abd0:	4413      	add	r3, r2
 800abd2:	881b      	ldrh	r3, [r3, #0]
 800abd4:	b29b      	uxth	r3, r3
 800abd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abda:	2b00      	cmp	r3, #0
 800abdc:	f000 814f 	beq.w	800ae7e <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	633b      	str	r3, [r7, #48]	@ 0x30
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	785b      	ldrb	r3, [r3, #1]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d16b      	bne.n	800acc4 <USB_EPStartXfer+0x1de>
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	62bb      	str	r3, [r7, #40]	@ 0x28
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800abf6:	b29b      	uxth	r3, r3
 800abf8:	461a      	mov	r2, r3
 800abfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abfc:	4413      	add	r3, r2
 800abfe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ac00:	683b      	ldr	r3, [r7, #0]
 800ac02:	781b      	ldrb	r3, [r3, #0]
 800ac04:	00da      	lsls	r2, r3, #3
 800ac06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac08:	4413      	add	r3, r2
 800ac0a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ac0e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac12:	881b      	ldrh	r3, [r3, #0]
 800ac14:	b29b      	uxth	r3, r3
 800ac16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ac1a:	b29a      	uxth	r2, r3
 800ac1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac1e:	801a      	strh	r2, [r3, #0]
 800ac20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d10a      	bne.n	800ac3e <USB_EPStartXfer+0x158>
 800ac28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac2a:	881b      	ldrh	r3, [r3, #0]
 800ac2c:	b29b      	uxth	r3, r3
 800ac2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac36:	b29a      	uxth	r2, r3
 800ac38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac3a:	801a      	strh	r2, [r3, #0]
 800ac3c:	e05b      	b.n	800acf6 <USB_EPStartXfer+0x210>
 800ac3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac42:	2b3e      	cmp	r3, #62	@ 0x3e
 800ac44:	d81c      	bhi.n	800ac80 <USB_EPStartXfer+0x19a>
 800ac46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac4a:	085b      	lsrs	r3, r3, #1
 800ac4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ac50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac54:	f003 0301 	and.w	r3, r3, #1
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d004      	beq.n	800ac66 <USB_EPStartXfer+0x180>
 800ac5c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ac60:	3301      	adds	r3, #1
 800ac62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ac66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac68:	881b      	ldrh	r3, [r3, #0]
 800ac6a:	b29a      	uxth	r2, r3
 800ac6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ac70:	b29b      	uxth	r3, r3
 800ac72:	029b      	lsls	r3, r3, #10
 800ac74:	b29b      	uxth	r3, r3
 800ac76:	4313      	orrs	r3, r2
 800ac78:	b29a      	uxth	r2, r3
 800ac7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac7c:	801a      	strh	r2, [r3, #0]
 800ac7e:	e03a      	b.n	800acf6 <USB_EPStartXfer+0x210>
 800ac80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac84:	095b      	lsrs	r3, r3, #5
 800ac86:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ac8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac8e:	f003 031f 	and.w	r3, r3, #31
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d104      	bne.n	800aca0 <USB_EPStartXfer+0x1ba>
 800ac96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ac9a:	3b01      	subs	r3, #1
 800ac9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800aca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aca2:	881b      	ldrh	r3, [r3, #0]
 800aca4:	b29a      	uxth	r2, r3
 800aca6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800acaa:	b29b      	uxth	r3, r3
 800acac:	029b      	lsls	r3, r3, #10
 800acae:	b29b      	uxth	r3, r3
 800acb0:	4313      	orrs	r3, r2
 800acb2:	b29b      	uxth	r3, r3
 800acb4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800acb8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800acbc:	b29a      	uxth	r2, r3
 800acbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acc0:	801a      	strh	r2, [r3, #0]
 800acc2:	e018      	b.n	800acf6 <USB_EPStartXfer+0x210>
 800acc4:	683b      	ldr	r3, [r7, #0]
 800acc6:	785b      	ldrb	r3, [r3, #1]
 800acc8:	2b01      	cmp	r3, #1
 800acca:	d114      	bne.n	800acf6 <USB_EPStartXfer+0x210>
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800acd2:	b29b      	uxth	r3, r3
 800acd4:	461a      	mov	r2, r3
 800acd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acd8:	4413      	add	r3, r2
 800acda:	633b      	str	r3, [r7, #48]	@ 0x30
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	781b      	ldrb	r3, [r3, #0]
 800ace0:	00da      	lsls	r2, r3, #3
 800ace2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ace4:	4413      	add	r3, r2
 800ace6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800acea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800acec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800acf0:	b29a      	uxth	r2, r3
 800acf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acf4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	895b      	ldrh	r3, [r3, #10]
 800acfa:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800acfe:	683b      	ldr	r3, [r7, #0]
 800ad00:	6959      	ldr	r1, [r3, #20]
 800ad02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad06:	b29b      	uxth	r3, r3
 800ad08:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ad0c:	6878      	ldr	r0, [r7, #4]
 800ad0e:	f000 fdce 	bl	800b8ae <USB_WritePMA>
            ep->xfer_buff += len;
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	695a      	ldr	r2, [r3, #20]
 800ad16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad1a:	441a      	add	r2, r3
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ad20:	683b      	ldr	r3, [r7, #0]
 800ad22:	6a1a      	ldr	r2, [r3, #32]
 800ad24:	683b      	ldr	r3, [r7, #0]
 800ad26:	691b      	ldr	r3, [r3, #16]
 800ad28:	429a      	cmp	r2, r3
 800ad2a:	d907      	bls.n	800ad3c <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	6a1a      	ldr	r2, [r3, #32]
 800ad30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad34:	1ad2      	subs	r2, r2, r3
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	621a      	str	r2, [r3, #32]
 800ad3a:	e006      	b.n	800ad4a <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	6a1b      	ldr	r3, [r3, #32]
 800ad40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	2200      	movs	r2, #0
 800ad48:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ad4a:	683b      	ldr	r3, [r7, #0]
 800ad4c:	785b      	ldrb	r3, [r3, #1]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d16b      	bne.n	800ae2a <USB_EPStartXfer+0x344>
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	61bb      	str	r3, [r7, #24]
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad5c:	b29b      	uxth	r3, r3
 800ad5e:	461a      	mov	r2, r3
 800ad60:	69bb      	ldr	r3, [r7, #24]
 800ad62:	4413      	add	r3, r2
 800ad64:	61bb      	str	r3, [r7, #24]
 800ad66:	683b      	ldr	r3, [r7, #0]
 800ad68:	781b      	ldrb	r3, [r3, #0]
 800ad6a:	00da      	lsls	r2, r3, #3
 800ad6c:	69bb      	ldr	r3, [r7, #24]
 800ad6e:	4413      	add	r3, r2
 800ad70:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ad74:	617b      	str	r3, [r7, #20]
 800ad76:	697b      	ldr	r3, [r7, #20]
 800ad78:	881b      	ldrh	r3, [r3, #0]
 800ad7a:	b29b      	uxth	r3, r3
 800ad7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ad80:	b29a      	uxth	r2, r3
 800ad82:	697b      	ldr	r3, [r7, #20]
 800ad84:	801a      	strh	r2, [r3, #0]
 800ad86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d10a      	bne.n	800ada4 <USB_EPStartXfer+0x2be>
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	881b      	ldrh	r3, [r3, #0]
 800ad92:	b29b      	uxth	r3, r3
 800ad94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad9c:	b29a      	uxth	r2, r3
 800ad9e:	697b      	ldr	r3, [r7, #20]
 800ada0:	801a      	strh	r2, [r3, #0]
 800ada2:	e05d      	b.n	800ae60 <USB_EPStartXfer+0x37a>
 800ada4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ada8:	2b3e      	cmp	r3, #62	@ 0x3e
 800adaa:	d81c      	bhi.n	800ade6 <USB_EPStartXfer+0x300>
 800adac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800adb0:	085b      	lsrs	r3, r3, #1
 800adb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800adb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800adba:	f003 0301 	and.w	r3, r3, #1
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d004      	beq.n	800adcc <USB_EPStartXfer+0x2e6>
 800adc2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800adc6:	3301      	adds	r3, #1
 800adc8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800adcc:	697b      	ldr	r3, [r7, #20]
 800adce:	881b      	ldrh	r3, [r3, #0]
 800add0:	b29a      	uxth	r2, r3
 800add2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800add6:	b29b      	uxth	r3, r3
 800add8:	029b      	lsls	r3, r3, #10
 800adda:	b29b      	uxth	r3, r3
 800addc:	4313      	orrs	r3, r2
 800adde:	b29a      	uxth	r2, r3
 800ade0:	697b      	ldr	r3, [r7, #20]
 800ade2:	801a      	strh	r2, [r3, #0]
 800ade4:	e03c      	b.n	800ae60 <USB_EPStartXfer+0x37a>
 800ade6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800adea:	095b      	lsrs	r3, r3, #5
 800adec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800adf0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800adf4:	f003 031f 	and.w	r3, r3, #31
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d104      	bne.n	800ae06 <USB_EPStartXfer+0x320>
 800adfc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ae00:	3b01      	subs	r3, #1
 800ae02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ae06:	697b      	ldr	r3, [r7, #20]
 800ae08:	881b      	ldrh	r3, [r3, #0]
 800ae0a:	b29a      	uxth	r2, r3
 800ae0c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ae10:	b29b      	uxth	r3, r3
 800ae12:	029b      	lsls	r3, r3, #10
 800ae14:	b29b      	uxth	r3, r3
 800ae16:	4313      	orrs	r3, r2
 800ae18:	b29b      	uxth	r3, r3
 800ae1a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ae1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae22:	b29a      	uxth	r2, r3
 800ae24:	697b      	ldr	r3, [r7, #20]
 800ae26:	801a      	strh	r2, [r3, #0]
 800ae28:	e01a      	b.n	800ae60 <USB_EPStartXfer+0x37a>
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	785b      	ldrb	r3, [r3, #1]
 800ae2e:	2b01      	cmp	r3, #1
 800ae30:	d116      	bne.n	800ae60 <USB_EPStartXfer+0x37a>
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	623b      	str	r3, [r7, #32]
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae3c:	b29b      	uxth	r3, r3
 800ae3e:	461a      	mov	r2, r3
 800ae40:	6a3b      	ldr	r3, [r7, #32]
 800ae42:	4413      	add	r3, r2
 800ae44:	623b      	str	r3, [r7, #32]
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	781b      	ldrb	r3, [r3, #0]
 800ae4a:	00da      	lsls	r2, r3, #3
 800ae4c:	6a3b      	ldr	r3, [r7, #32]
 800ae4e:	4413      	add	r3, r2
 800ae50:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ae54:	61fb      	str	r3, [r7, #28]
 800ae56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae5a:	b29a      	uxth	r2, r3
 800ae5c:	69fb      	ldr	r3, [r7, #28]
 800ae5e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ae60:	683b      	ldr	r3, [r7, #0]
 800ae62:	891b      	ldrh	r3, [r3, #8]
 800ae64:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ae68:	683b      	ldr	r3, [r7, #0]
 800ae6a:	6959      	ldr	r1, [r3, #20]
 800ae6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae70:	b29b      	uxth	r3, r3
 800ae72:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ae76:	6878      	ldr	r0, [r7, #4]
 800ae78:	f000 fd19 	bl	800b8ae <USB_WritePMA>
 800ae7c:	e2e2      	b.n	800b444 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	785b      	ldrb	r3, [r3, #1]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d16b      	bne.n	800af5e <USB_EPStartXfer+0x478>
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae90:	b29b      	uxth	r3, r3
 800ae92:	461a      	mov	r2, r3
 800ae94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae96:	4413      	add	r3, r2
 800ae98:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	781b      	ldrb	r3, [r3, #0]
 800ae9e:	00da      	lsls	r2, r3, #3
 800aea0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aea2:	4413      	add	r3, r2
 800aea4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800aea8:	647b      	str	r3, [r7, #68]	@ 0x44
 800aeaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aeac:	881b      	ldrh	r3, [r3, #0]
 800aeae:	b29b      	uxth	r3, r3
 800aeb0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aeb4:	b29a      	uxth	r2, r3
 800aeb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aeb8:	801a      	strh	r2, [r3, #0]
 800aeba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d10a      	bne.n	800aed8 <USB_EPStartXfer+0x3f2>
 800aec2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aec4:	881b      	ldrh	r3, [r3, #0]
 800aec6:	b29b      	uxth	r3, r3
 800aec8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aecc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aed0:	b29a      	uxth	r2, r3
 800aed2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aed4:	801a      	strh	r2, [r3, #0]
 800aed6:	e05d      	b.n	800af94 <USB_EPStartXfer+0x4ae>
 800aed8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aedc:	2b3e      	cmp	r3, #62	@ 0x3e
 800aede:	d81c      	bhi.n	800af1a <USB_EPStartXfer+0x434>
 800aee0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aee4:	085b      	lsrs	r3, r3, #1
 800aee6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800aeea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aeee:	f003 0301 	and.w	r3, r3, #1
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d004      	beq.n	800af00 <USB_EPStartXfer+0x41a>
 800aef6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aefa:	3301      	adds	r3, #1
 800aefc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800af00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af02:	881b      	ldrh	r3, [r3, #0]
 800af04:	b29a      	uxth	r2, r3
 800af06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800af0a:	b29b      	uxth	r3, r3
 800af0c:	029b      	lsls	r3, r3, #10
 800af0e:	b29b      	uxth	r3, r3
 800af10:	4313      	orrs	r3, r2
 800af12:	b29a      	uxth	r2, r3
 800af14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af16:	801a      	strh	r2, [r3, #0]
 800af18:	e03c      	b.n	800af94 <USB_EPStartXfer+0x4ae>
 800af1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af1e:	095b      	lsrs	r3, r3, #5
 800af20:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800af24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af28:	f003 031f 	and.w	r3, r3, #31
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d104      	bne.n	800af3a <USB_EPStartXfer+0x454>
 800af30:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800af34:	3b01      	subs	r3, #1
 800af36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800af3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af3c:	881b      	ldrh	r3, [r3, #0]
 800af3e:	b29a      	uxth	r2, r3
 800af40:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800af44:	b29b      	uxth	r3, r3
 800af46:	029b      	lsls	r3, r3, #10
 800af48:	b29b      	uxth	r3, r3
 800af4a:	4313      	orrs	r3, r2
 800af4c:	b29b      	uxth	r3, r3
 800af4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af56:	b29a      	uxth	r2, r3
 800af58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af5a:	801a      	strh	r2, [r3, #0]
 800af5c:	e01a      	b.n	800af94 <USB_EPStartXfer+0x4ae>
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	785b      	ldrb	r3, [r3, #1]
 800af62:	2b01      	cmp	r3, #1
 800af64:	d116      	bne.n	800af94 <USB_EPStartXfer+0x4ae>
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	653b      	str	r3, [r7, #80]	@ 0x50
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af70:	b29b      	uxth	r3, r3
 800af72:	461a      	mov	r2, r3
 800af74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800af76:	4413      	add	r3, r2
 800af78:	653b      	str	r3, [r7, #80]	@ 0x50
 800af7a:	683b      	ldr	r3, [r7, #0]
 800af7c:	781b      	ldrb	r3, [r3, #0]
 800af7e:	00da      	lsls	r2, r3, #3
 800af80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800af82:	4413      	add	r3, r2
 800af84:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800af88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800af8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af8e:	b29a      	uxth	r2, r3
 800af90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af92:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	891b      	ldrh	r3, [r3, #8]
 800af98:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	6959      	ldr	r1, [r3, #20]
 800afa0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800afa4:	b29b      	uxth	r3, r3
 800afa6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800afaa:	6878      	ldr	r0, [r7, #4]
 800afac:	f000 fc7f 	bl	800b8ae <USB_WritePMA>
            ep->xfer_buff += len;
 800afb0:	683b      	ldr	r3, [r7, #0]
 800afb2:	695a      	ldr	r2, [r3, #20]
 800afb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800afb8:	441a      	add	r2, r3
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	6a1a      	ldr	r2, [r3, #32]
 800afc2:	683b      	ldr	r3, [r7, #0]
 800afc4:	691b      	ldr	r3, [r3, #16]
 800afc6:	429a      	cmp	r2, r3
 800afc8:	d907      	bls.n	800afda <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800afca:	683b      	ldr	r3, [r7, #0]
 800afcc:	6a1a      	ldr	r2, [r3, #32]
 800afce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800afd2:	1ad2      	subs	r2, r2, r3
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	621a      	str	r2, [r3, #32]
 800afd8:	e006      	b.n	800afe8 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800afda:	683b      	ldr	r3, [r7, #0]
 800afdc:	6a1b      	ldr	r3, [r3, #32]
 800afde:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	2200      	movs	r2, #0
 800afe6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	643b      	str	r3, [r7, #64]	@ 0x40
 800afec:	683b      	ldr	r3, [r7, #0]
 800afee:	785b      	ldrb	r3, [r3, #1]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d16b      	bne.n	800b0cc <USB_EPStartXfer+0x5e6>
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800affe:	b29b      	uxth	r3, r3
 800b000:	461a      	mov	r2, r3
 800b002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b004:	4413      	add	r3, r2
 800b006:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	781b      	ldrb	r3, [r3, #0]
 800b00c:	00da      	lsls	r2, r3, #3
 800b00e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b010:	4413      	add	r3, r2
 800b012:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b016:	637b      	str	r3, [r7, #52]	@ 0x34
 800b018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b01a:	881b      	ldrh	r3, [r3, #0]
 800b01c:	b29b      	uxth	r3, r3
 800b01e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b022:	b29a      	uxth	r2, r3
 800b024:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b026:	801a      	strh	r2, [r3, #0]
 800b028:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d10a      	bne.n	800b046 <USB_EPStartXfer+0x560>
 800b030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b032:	881b      	ldrh	r3, [r3, #0]
 800b034:	b29b      	uxth	r3, r3
 800b036:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b03a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b03e:	b29a      	uxth	r2, r3
 800b040:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b042:	801a      	strh	r2, [r3, #0]
 800b044:	e05b      	b.n	800b0fe <USB_EPStartXfer+0x618>
 800b046:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b04a:	2b3e      	cmp	r3, #62	@ 0x3e
 800b04c:	d81c      	bhi.n	800b088 <USB_EPStartXfer+0x5a2>
 800b04e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b052:	085b      	lsrs	r3, r3, #1
 800b054:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b058:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b05c:	f003 0301 	and.w	r3, r3, #1
 800b060:	2b00      	cmp	r3, #0
 800b062:	d004      	beq.n	800b06e <USB_EPStartXfer+0x588>
 800b064:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b068:	3301      	adds	r3, #1
 800b06a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b06e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b070:	881b      	ldrh	r3, [r3, #0]
 800b072:	b29a      	uxth	r2, r3
 800b074:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b078:	b29b      	uxth	r3, r3
 800b07a:	029b      	lsls	r3, r3, #10
 800b07c:	b29b      	uxth	r3, r3
 800b07e:	4313      	orrs	r3, r2
 800b080:	b29a      	uxth	r2, r3
 800b082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b084:	801a      	strh	r2, [r3, #0]
 800b086:	e03a      	b.n	800b0fe <USB_EPStartXfer+0x618>
 800b088:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b08c:	095b      	lsrs	r3, r3, #5
 800b08e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b092:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b096:	f003 031f 	and.w	r3, r3, #31
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d104      	bne.n	800b0a8 <USB_EPStartXfer+0x5c2>
 800b09e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b0a2:	3b01      	subs	r3, #1
 800b0a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b0a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0aa:	881b      	ldrh	r3, [r3, #0]
 800b0ac:	b29a      	uxth	r2, r3
 800b0ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b0b2:	b29b      	uxth	r3, r3
 800b0b4:	029b      	lsls	r3, r3, #10
 800b0b6:	b29b      	uxth	r3, r3
 800b0b8:	4313      	orrs	r3, r2
 800b0ba:	b29b      	uxth	r3, r3
 800b0bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b0c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b0c4:	b29a      	uxth	r2, r3
 800b0c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0c8:	801a      	strh	r2, [r3, #0]
 800b0ca:	e018      	b.n	800b0fe <USB_EPStartXfer+0x618>
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	785b      	ldrb	r3, [r3, #1]
 800b0d0:	2b01      	cmp	r3, #1
 800b0d2:	d114      	bne.n	800b0fe <USB_EPStartXfer+0x618>
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b0da:	b29b      	uxth	r3, r3
 800b0dc:	461a      	mov	r2, r3
 800b0de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0e0:	4413      	add	r3, r2
 800b0e2:	643b      	str	r3, [r7, #64]	@ 0x40
 800b0e4:	683b      	ldr	r3, [r7, #0]
 800b0e6:	781b      	ldrb	r3, [r3, #0]
 800b0e8:	00da      	lsls	r2, r3, #3
 800b0ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0ec:	4413      	add	r3, r2
 800b0ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b0f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b0f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b0f8:	b29a      	uxth	r2, r3
 800b0fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0fc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	895b      	ldrh	r3, [r3, #10]
 800b102:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b106:	683b      	ldr	r3, [r7, #0]
 800b108:	6959      	ldr	r1, [r3, #20]
 800b10a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b10e:	b29b      	uxth	r3, r3
 800b110:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	f000 fbca 	bl	800b8ae <USB_WritePMA>
 800b11a:	e193      	b.n	800b444 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	6a1b      	ldr	r3, [r3, #32]
 800b120:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800b124:	687a      	ldr	r2, [r7, #4]
 800b126:	683b      	ldr	r3, [r7, #0]
 800b128:	781b      	ldrb	r3, [r3, #0]
 800b12a:	009b      	lsls	r3, r3, #2
 800b12c:	4413      	add	r3, r2
 800b12e:	881b      	ldrh	r3, [r3, #0]
 800b130:	b29b      	uxth	r3, r3
 800b132:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800b136:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b13a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800b13e:	687a      	ldr	r2, [r7, #4]
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	781b      	ldrb	r3, [r3, #0]
 800b144:	009b      	lsls	r3, r3, #2
 800b146:	441a      	add	r2, r3
 800b148:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800b14c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b150:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b154:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b158:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b15c:	b29b      	uxth	r3, r3
 800b15e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b16a:	b29b      	uxth	r3, r3
 800b16c:	461a      	mov	r2, r3
 800b16e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b170:	4413      	add	r3, r2
 800b172:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b174:	683b      	ldr	r3, [r7, #0]
 800b176:	781b      	ldrb	r3, [r3, #0]
 800b178:	00da      	lsls	r2, r3, #3
 800b17a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b17c:	4413      	add	r3, r2
 800b17e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b182:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b184:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b188:	b29a      	uxth	r2, r3
 800b18a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b18c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	891b      	ldrh	r3, [r3, #8]
 800b192:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b196:	683b      	ldr	r3, [r7, #0]
 800b198:	6959      	ldr	r1, [r3, #20]
 800b19a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b19e:	b29b      	uxth	r3, r3
 800b1a0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b1a4:	6878      	ldr	r0, [r7, #4]
 800b1a6:	f000 fb82 	bl	800b8ae <USB_WritePMA>
 800b1aa:	e14b      	b.n	800b444 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800b1ac:	683b      	ldr	r3, [r7, #0]
 800b1ae:	6a1a      	ldr	r2, [r3, #32]
 800b1b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1b4:	1ad2      	subs	r2, r2, r3
 800b1b6:	683b      	ldr	r3, [r7, #0]
 800b1b8:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b1ba:	687a      	ldr	r2, [r7, #4]
 800b1bc:	683b      	ldr	r3, [r7, #0]
 800b1be:	781b      	ldrb	r3, [r3, #0]
 800b1c0:	009b      	lsls	r3, r3, #2
 800b1c2:	4413      	add	r3, r2
 800b1c4:	881b      	ldrh	r3, [r3, #0]
 800b1c6:	b29b      	uxth	r3, r3
 800b1c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	f000 809a 	beq.w	800b306 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	673b      	str	r3, [r7, #112]	@ 0x70
 800b1d6:	683b      	ldr	r3, [r7, #0]
 800b1d8:	785b      	ldrb	r3, [r3, #1]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d16b      	bne.n	800b2b6 <USB_EPStartXfer+0x7d0>
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b1e8:	b29b      	uxth	r3, r3
 800b1ea:	461a      	mov	r2, r3
 800b1ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b1ee:	4413      	add	r3, r2
 800b1f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	781b      	ldrb	r3, [r3, #0]
 800b1f6:	00da      	lsls	r2, r3, #3
 800b1f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b1fa:	4413      	add	r3, r2
 800b1fc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b200:	667b      	str	r3, [r7, #100]	@ 0x64
 800b202:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b204:	881b      	ldrh	r3, [r3, #0]
 800b206:	b29b      	uxth	r3, r3
 800b208:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b20c:	b29a      	uxth	r2, r3
 800b20e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b210:	801a      	strh	r2, [r3, #0]
 800b212:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b216:	2b00      	cmp	r3, #0
 800b218:	d10a      	bne.n	800b230 <USB_EPStartXfer+0x74a>
 800b21a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b21c:	881b      	ldrh	r3, [r3, #0]
 800b21e:	b29b      	uxth	r3, r3
 800b220:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b224:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b228:	b29a      	uxth	r2, r3
 800b22a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b22c:	801a      	strh	r2, [r3, #0]
 800b22e:	e05b      	b.n	800b2e8 <USB_EPStartXfer+0x802>
 800b230:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b234:	2b3e      	cmp	r3, #62	@ 0x3e
 800b236:	d81c      	bhi.n	800b272 <USB_EPStartXfer+0x78c>
 800b238:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b23c:	085b      	lsrs	r3, r3, #1
 800b23e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b242:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b246:	f003 0301 	and.w	r3, r3, #1
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d004      	beq.n	800b258 <USB_EPStartXfer+0x772>
 800b24e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b252:	3301      	adds	r3, #1
 800b254:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b258:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b25a:	881b      	ldrh	r3, [r3, #0]
 800b25c:	b29a      	uxth	r2, r3
 800b25e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b262:	b29b      	uxth	r3, r3
 800b264:	029b      	lsls	r3, r3, #10
 800b266:	b29b      	uxth	r3, r3
 800b268:	4313      	orrs	r3, r2
 800b26a:	b29a      	uxth	r2, r3
 800b26c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b26e:	801a      	strh	r2, [r3, #0]
 800b270:	e03a      	b.n	800b2e8 <USB_EPStartXfer+0x802>
 800b272:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b276:	095b      	lsrs	r3, r3, #5
 800b278:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b27c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b280:	f003 031f 	and.w	r3, r3, #31
 800b284:	2b00      	cmp	r3, #0
 800b286:	d104      	bne.n	800b292 <USB_EPStartXfer+0x7ac>
 800b288:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b28c:	3b01      	subs	r3, #1
 800b28e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b292:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b294:	881b      	ldrh	r3, [r3, #0]
 800b296:	b29a      	uxth	r2, r3
 800b298:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b29c:	b29b      	uxth	r3, r3
 800b29e:	029b      	lsls	r3, r3, #10
 800b2a0:	b29b      	uxth	r3, r3
 800b2a2:	4313      	orrs	r3, r2
 800b2a4:	b29b      	uxth	r3, r3
 800b2a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b2aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b2ae:	b29a      	uxth	r2, r3
 800b2b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2b2:	801a      	strh	r2, [r3, #0]
 800b2b4:	e018      	b.n	800b2e8 <USB_EPStartXfer+0x802>
 800b2b6:	683b      	ldr	r3, [r7, #0]
 800b2b8:	785b      	ldrb	r3, [r3, #1]
 800b2ba:	2b01      	cmp	r3, #1
 800b2bc:	d114      	bne.n	800b2e8 <USB_EPStartXfer+0x802>
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b2c4:	b29b      	uxth	r3, r3
 800b2c6:	461a      	mov	r2, r3
 800b2c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b2ca:	4413      	add	r3, r2
 800b2cc:	673b      	str	r3, [r7, #112]	@ 0x70
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	781b      	ldrb	r3, [r3, #0]
 800b2d2:	00da      	lsls	r2, r3, #3
 800b2d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b2d6:	4413      	add	r3, r2
 800b2d8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b2dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b2de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b2e2:	b29a      	uxth	r2, r3
 800b2e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b2e6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800b2e8:	683b      	ldr	r3, [r7, #0]
 800b2ea:	895b      	ldrh	r3, [r3, #10]
 800b2ec:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	6959      	ldr	r1, [r3, #20]
 800b2f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b2f8:	b29b      	uxth	r3, r3
 800b2fa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b2fe:	6878      	ldr	r0, [r7, #4]
 800b300:	f000 fad5 	bl	800b8ae <USB_WritePMA>
 800b304:	e09e      	b.n	800b444 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	785b      	ldrb	r3, [r3, #1]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d16b      	bne.n	800b3e6 <USB_EPStartXfer+0x900>
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b318:	b29b      	uxth	r3, r3
 800b31a:	461a      	mov	r2, r3
 800b31c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b31e:	4413      	add	r3, r2
 800b320:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	781b      	ldrb	r3, [r3, #0]
 800b326:	00da      	lsls	r2, r3, #3
 800b328:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b32a:	4413      	add	r3, r2
 800b32c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b330:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b332:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b334:	881b      	ldrh	r3, [r3, #0]
 800b336:	b29b      	uxth	r3, r3
 800b338:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b33c:	b29a      	uxth	r2, r3
 800b33e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b340:	801a      	strh	r2, [r3, #0]
 800b342:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b346:	2b00      	cmp	r3, #0
 800b348:	d10a      	bne.n	800b360 <USB_EPStartXfer+0x87a>
 800b34a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b34c:	881b      	ldrh	r3, [r3, #0]
 800b34e:	b29b      	uxth	r3, r3
 800b350:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b354:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b358:	b29a      	uxth	r2, r3
 800b35a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b35c:	801a      	strh	r2, [r3, #0]
 800b35e:	e063      	b.n	800b428 <USB_EPStartXfer+0x942>
 800b360:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b364:	2b3e      	cmp	r3, #62	@ 0x3e
 800b366:	d81c      	bhi.n	800b3a2 <USB_EPStartXfer+0x8bc>
 800b368:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b36c:	085b      	lsrs	r3, r3, #1
 800b36e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b372:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b376:	f003 0301 	and.w	r3, r3, #1
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d004      	beq.n	800b388 <USB_EPStartXfer+0x8a2>
 800b37e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b382:	3301      	adds	r3, #1
 800b384:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b388:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b38a:	881b      	ldrh	r3, [r3, #0]
 800b38c:	b29a      	uxth	r2, r3
 800b38e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b392:	b29b      	uxth	r3, r3
 800b394:	029b      	lsls	r3, r3, #10
 800b396:	b29b      	uxth	r3, r3
 800b398:	4313      	orrs	r3, r2
 800b39a:	b29a      	uxth	r2, r3
 800b39c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b39e:	801a      	strh	r2, [r3, #0]
 800b3a0:	e042      	b.n	800b428 <USB_EPStartXfer+0x942>
 800b3a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3a6:	095b      	lsrs	r3, r3, #5
 800b3a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b3ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3b0:	f003 031f 	and.w	r3, r3, #31
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d104      	bne.n	800b3c2 <USB_EPStartXfer+0x8dc>
 800b3b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b3bc:	3b01      	subs	r3, #1
 800b3be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b3c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b3c4:	881b      	ldrh	r3, [r3, #0]
 800b3c6:	b29a      	uxth	r2, r3
 800b3c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b3cc:	b29b      	uxth	r3, r3
 800b3ce:	029b      	lsls	r3, r3, #10
 800b3d0:	b29b      	uxth	r3, r3
 800b3d2:	4313      	orrs	r3, r2
 800b3d4:	b29b      	uxth	r3, r3
 800b3d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b3da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b3de:	b29a      	uxth	r2, r3
 800b3e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b3e2:	801a      	strh	r2, [r3, #0]
 800b3e4:	e020      	b.n	800b428 <USB_EPStartXfer+0x942>
 800b3e6:	683b      	ldr	r3, [r7, #0]
 800b3e8:	785b      	ldrb	r3, [r3, #1]
 800b3ea:	2b01      	cmp	r3, #1
 800b3ec:	d11c      	bne.n	800b428 <USB_EPStartXfer+0x942>
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b3fa:	b29b      	uxth	r3, r3
 800b3fc:	461a      	mov	r2, r3
 800b3fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b402:	4413      	add	r3, r2
 800b404:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b408:	683b      	ldr	r3, [r7, #0]
 800b40a:	781b      	ldrb	r3, [r3, #0]
 800b40c:	00da      	lsls	r2, r3, #3
 800b40e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b412:	4413      	add	r3, r2
 800b414:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b418:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b41c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b420:	b29a      	uxth	r2, r3
 800b422:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b426:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	891b      	ldrh	r3, [r3, #8]
 800b42c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	6959      	ldr	r1, [r3, #20]
 800b434:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b438:	b29b      	uxth	r3, r3
 800b43a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b43e:	6878      	ldr	r0, [r7, #4]
 800b440:	f000 fa35 	bl	800b8ae <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800b444:	687a      	ldr	r2, [r7, #4]
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	781b      	ldrb	r3, [r3, #0]
 800b44a:	009b      	lsls	r3, r3, #2
 800b44c:	4413      	add	r3, r2
 800b44e:	881b      	ldrh	r3, [r3, #0]
 800b450:	b29b      	uxth	r3, r3
 800b452:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b456:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b45a:	817b      	strh	r3, [r7, #10]
 800b45c:	897b      	ldrh	r3, [r7, #10]
 800b45e:	f083 0310 	eor.w	r3, r3, #16
 800b462:	817b      	strh	r3, [r7, #10]
 800b464:	897b      	ldrh	r3, [r7, #10]
 800b466:	f083 0320 	eor.w	r3, r3, #32
 800b46a:	817b      	strh	r3, [r7, #10]
 800b46c:	687a      	ldr	r2, [r7, #4]
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	781b      	ldrb	r3, [r3, #0]
 800b472:	009b      	lsls	r3, r3, #2
 800b474:	441a      	add	r2, r3
 800b476:	897b      	ldrh	r3, [r7, #10]
 800b478:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b47c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b480:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b484:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b488:	b29b      	uxth	r3, r3
 800b48a:	8013      	strh	r3, [r2, #0]
 800b48c:	e0d5      	b.n	800b63a <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800b48e:	683b      	ldr	r3, [r7, #0]
 800b490:	7b1b      	ldrb	r3, [r3, #12]
 800b492:	2b00      	cmp	r3, #0
 800b494:	d156      	bne.n	800b544 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	699b      	ldr	r3, [r3, #24]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d122      	bne.n	800b4e4 <USB_EPStartXfer+0x9fe>
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	78db      	ldrb	r3, [r3, #3]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d11e      	bne.n	800b4e4 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800b4a6:	687a      	ldr	r2, [r7, #4]
 800b4a8:	683b      	ldr	r3, [r7, #0]
 800b4aa:	781b      	ldrb	r3, [r3, #0]
 800b4ac:	009b      	lsls	r3, r3, #2
 800b4ae:	4413      	add	r3, r2
 800b4b0:	881b      	ldrh	r3, [r3, #0]
 800b4b2:	b29b      	uxth	r3, r3
 800b4b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b4b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b4bc:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800b4c0:	687a      	ldr	r2, [r7, #4]
 800b4c2:	683b      	ldr	r3, [r7, #0]
 800b4c4:	781b      	ldrb	r3, [r3, #0]
 800b4c6:	009b      	lsls	r3, r3, #2
 800b4c8:	441a      	add	r2, r3
 800b4ca:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b4ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b4d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b4d6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b4da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b4de:	b29b      	uxth	r3, r3
 800b4e0:	8013      	strh	r3, [r2, #0]
 800b4e2:	e01d      	b.n	800b520 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800b4e4:	687a      	ldr	r2, [r7, #4]
 800b4e6:	683b      	ldr	r3, [r7, #0]
 800b4e8:	781b      	ldrb	r3, [r3, #0]
 800b4ea:	009b      	lsls	r3, r3, #2
 800b4ec:	4413      	add	r3, r2
 800b4ee:	881b      	ldrh	r3, [r3, #0]
 800b4f0:	b29b      	uxth	r3, r3
 800b4f2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800b4f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b4fa:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800b4fe:	687a      	ldr	r2, [r7, #4]
 800b500:	683b      	ldr	r3, [r7, #0]
 800b502:	781b      	ldrb	r3, [r3, #0]
 800b504:	009b      	lsls	r3, r3, #2
 800b506:	441a      	add	r2, r3
 800b508:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800b50c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b510:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b514:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b518:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b51c:	b29b      	uxth	r3, r3
 800b51e:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	699a      	ldr	r2, [r3, #24]
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	691b      	ldr	r3, [r3, #16]
 800b528:	429a      	cmp	r2, r3
 800b52a:	d907      	bls.n	800b53c <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	699a      	ldr	r2, [r3, #24]
 800b530:	683b      	ldr	r3, [r7, #0]
 800b532:	691b      	ldr	r3, [r3, #16]
 800b534:	1ad2      	subs	r2, r2, r3
 800b536:	683b      	ldr	r3, [r7, #0]
 800b538:	619a      	str	r2, [r3, #24]
 800b53a:	e054      	b.n	800b5e6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	2200      	movs	r2, #0
 800b540:	619a      	str	r2, [r3, #24]
 800b542:	e050      	b.n	800b5e6 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	78db      	ldrb	r3, [r3, #3]
 800b548:	2b02      	cmp	r3, #2
 800b54a:	d142      	bne.n	800b5d2 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	69db      	ldr	r3, [r3, #28]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d048      	beq.n	800b5e6 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800b554:	687a      	ldr	r2, [r7, #4]
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	781b      	ldrb	r3, [r3, #0]
 800b55a:	009b      	lsls	r3, r3, #2
 800b55c:	4413      	add	r3, r2
 800b55e:	881b      	ldrh	r3, [r3, #0]
 800b560:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b564:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b568:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d005      	beq.n	800b57c <USB_EPStartXfer+0xa96>
 800b570:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b574:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d10b      	bne.n	800b594 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b57c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b580:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b584:	2b00      	cmp	r3, #0
 800b586:	d12e      	bne.n	800b5e6 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b588:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b58c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b590:	2b00      	cmp	r3, #0
 800b592:	d128      	bne.n	800b5e6 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800b594:	687a      	ldr	r2, [r7, #4]
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	781b      	ldrb	r3, [r3, #0]
 800b59a:	009b      	lsls	r3, r3, #2
 800b59c:	4413      	add	r3, r2
 800b59e:	881b      	ldrh	r3, [r3, #0]
 800b5a0:	b29b      	uxth	r3, r3
 800b5a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b5a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b5aa:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800b5ae:	687a      	ldr	r2, [r7, #4]
 800b5b0:	683b      	ldr	r3, [r7, #0]
 800b5b2:	781b      	ldrb	r3, [r3, #0]
 800b5b4:	009b      	lsls	r3, r3, #2
 800b5b6:	441a      	add	r2, r3
 800b5b8:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800b5bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b5c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b5c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b5c8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b5cc:	b29b      	uxth	r3, r3
 800b5ce:	8013      	strh	r3, [r2, #0]
 800b5d0:	e009      	b.n	800b5e6 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800b5d2:	683b      	ldr	r3, [r7, #0]
 800b5d4:	78db      	ldrb	r3, [r3, #3]
 800b5d6:	2b01      	cmp	r3, #1
 800b5d8:	d103      	bne.n	800b5e2 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800b5da:	683b      	ldr	r3, [r7, #0]
 800b5dc:	2200      	movs	r2, #0
 800b5de:	619a      	str	r2, [r3, #24]
 800b5e0:	e001      	b.n	800b5e6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800b5e2:	2301      	movs	r3, #1
 800b5e4:	e02a      	b.n	800b63c <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b5e6:	687a      	ldr	r2, [r7, #4]
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	781b      	ldrb	r3, [r3, #0]
 800b5ec:	009b      	lsls	r3, r3, #2
 800b5ee:	4413      	add	r3, r2
 800b5f0:	881b      	ldrh	r3, [r3, #0]
 800b5f2:	b29b      	uxth	r3, r3
 800b5f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b5f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b5fc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800b600:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b604:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b608:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800b60c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b610:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b614:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800b618:	687a      	ldr	r2, [r7, #4]
 800b61a:	683b      	ldr	r3, [r7, #0]
 800b61c:	781b      	ldrb	r3, [r3, #0]
 800b61e:	009b      	lsls	r3, r3, #2
 800b620:	441a      	add	r2, r3
 800b622:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b626:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b62a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b62e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b632:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b636:	b29b      	uxth	r3, r3
 800b638:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b63a:	2300      	movs	r3, #0
}
 800b63c:	4618      	mov	r0, r3
 800b63e:	37b0      	adds	r7, #176	@ 0xb0
 800b640:	46bd      	mov	sp, r7
 800b642:	bd80      	pop	{r7, pc}

0800b644 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b644:	b480      	push	{r7}
 800b646:	b085      	sub	sp, #20
 800b648:	af00      	add	r7, sp, #0
 800b64a:	6078      	str	r0, [r7, #4]
 800b64c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800b64e:	683b      	ldr	r3, [r7, #0]
 800b650:	785b      	ldrb	r3, [r3, #1]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d020      	beq.n	800b698 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800b656:	687a      	ldr	r2, [r7, #4]
 800b658:	683b      	ldr	r3, [r7, #0]
 800b65a:	781b      	ldrb	r3, [r3, #0]
 800b65c:	009b      	lsls	r3, r3, #2
 800b65e:	4413      	add	r3, r2
 800b660:	881b      	ldrh	r3, [r3, #0]
 800b662:	b29b      	uxth	r3, r3
 800b664:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b668:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b66c:	81bb      	strh	r3, [r7, #12]
 800b66e:	89bb      	ldrh	r3, [r7, #12]
 800b670:	f083 0310 	eor.w	r3, r3, #16
 800b674:	81bb      	strh	r3, [r7, #12]
 800b676:	687a      	ldr	r2, [r7, #4]
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	781b      	ldrb	r3, [r3, #0]
 800b67c:	009b      	lsls	r3, r3, #2
 800b67e:	441a      	add	r2, r3
 800b680:	89bb      	ldrh	r3, [r7, #12]
 800b682:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b686:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b68a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b68e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b692:	b29b      	uxth	r3, r3
 800b694:	8013      	strh	r3, [r2, #0]
 800b696:	e01f      	b.n	800b6d8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800b698:	687a      	ldr	r2, [r7, #4]
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	781b      	ldrb	r3, [r3, #0]
 800b69e:	009b      	lsls	r3, r3, #2
 800b6a0:	4413      	add	r3, r2
 800b6a2:	881b      	ldrh	r3, [r3, #0]
 800b6a4:	b29b      	uxth	r3, r3
 800b6a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b6aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b6ae:	81fb      	strh	r3, [r7, #14]
 800b6b0:	89fb      	ldrh	r3, [r7, #14]
 800b6b2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b6b6:	81fb      	strh	r3, [r7, #14]
 800b6b8:	687a      	ldr	r2, [r7, #4]
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	781b      	ldrb	r3, [r3, #0]
 800b6be:	009b      	lsls	r3, r3, #2
 800b6c0:	441a      	add	r2, r3
 800b6c2:	89fb      	ldrh	r3, [r7, #14]
 800b6c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b6c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b6cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b6d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b6d4:	b29b      	uxth	r3, r3
 800b6d6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b6d8:	2300      	movs	r3, #0
}
 800b6da:	4618      	mov	r0, r3
 800b6dc:	3714      	adds	r7, #20
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e4:	4770      	bx	lr

0800b6e6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b6e6:	b480      	push	{r7}
 800b6e8:	b087      	sub	sp, #28
 800b6ea:	af00      	add	r7, sp, #0
 800b6ec:	6078      	str	r0, [r7, #4]
 800b6ee:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800b6f0:	683b      	ldr	r3, [r7, #0]
 800b6f2:	785b      	ldrb	r3, [r3, #1]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d04c      	beq.n	800b792 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b6f8:	687a      	ldr	r2, [r7, #4]
 800b6fa:	683b      	ldr	r3, [r7, #0]
 800b6fc:	781b      	ldrb	r3, [r3, #0]
 800b6fe:	009b      	lsls	r3, r3, #2
 800b700:	4413      	add	r3, r2
 800b702:	881b      	ldrh	r3, [r3, #0]
 800b704:	823b      	strh	r3, [r7, #16]
 800b706:	8a3b      	ldrh	r3, [r7, #16]
 800b708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d01b      	beq.n	800b748 <USB_EPClearStall+0x62>
 800b710:	687a      	ldr	r2, [r7, #4]
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	781b      	ldrb	r3, [r3, #0]
 800b716:	009b      	lsls	r3, r3, #2
 800b718:	4413      	add	r3, r2
 800b71a:	881b      	ldrh	r3, [r3, #0]
 800b71c:	b29b      	uxth	r3, r3
 800b71e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b722:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b726:	81fb      	strh	r3, [r7, #14]
 800b728:	687a      	ldr	r2, [r7, #4]
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	781b      	ldrb	r3, [r3, #0]
 800b72e:	009b      	lsls	r3, r3, #2
 800b730:	441a      	add	r2, r3
 800b732:	89fb      	ldrh	r3, [r7, #14]
 800b734:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b738:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b73c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b740:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b744:	b29b      	uxth	r3, r3
 800b746:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800b748:	683b      	ldr	r3, [r7, #0]
 800b74a:	78db      	ldrb	r3, [r3, #3]
 800b74c:	2b01      	cmp	r3, #1
 800b74e:	d06c      	beq.n	800b82a <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b750:	687a      	ldr	r2, [r7, #4]
 800b752:	683b      	ldr	r3, [r7, #0]
 800b754:	781b      	ldrb	r3, [r3, #0]
 800b756:	009b      	lsls	r3, r3, #2
 800b758:	4413      	add	r3, r2
 800b75a:	881b      	ldrh	r3, [r3, #0]
 800b75c:	b29b      	uxth	r3, r3
 800b75e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b762:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b766:	81bb      	strh	r3, [r7, #12]
 800b768:	89bb      	ldrh	r3, [r7, #12]
 800b76a:	f083 0320 	eor.w	r3, r3, #32
 800b76e:	81bb      	strh	r3, [r7, #12]
 800b770:	687a      	ldr	r2, [r7, #4]
 800b772:	683b      	ldr	r3, [r7, #0]
 800b774:	781b      	ldrb	r3, [r3, #0]
 800b776:	009b      	lsls	r3, r3, #2
 800b778:	441a      	add	r2, r3
 800b77a:	89bb      	ldrh	r3, [r7, #12]
 800b77c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b780:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b784:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b788:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b78c:	b29b      	uxth	r3, r3
 800b78e:	8013      	strh	r3, [r2, #0]
 800b790:	e04b      	b.n	800b82a <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b792:	687a      	ldr	r2, [r7, #4]
 800b794:	683b      	ldr	r3, [r7, #0]
 800b796:	781b      	ldrb	r3, [r3, #0]
 800b798:	009b      	lsls	r3, r3, #2
 800b79a:	4413      	add	r3, r2
 800b79c:	881b      	ldrh	r3, [r3, #0]
 800b79e:	82fb      	strh	r3, [r7, #22]
 800b7a0:	8afb      	ldrh	r3, [r7, #22]
 800b7a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d01b      	beq.n	800b7e2 <USB_EPClearStall+0xfc>
 800b7aa:	687a      	ldr	r2, [r7, #4]
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	781b      	ldrb	r3, [r3, #0]
 800b7b0:	009b      	lsls	r3, r3, #2
 800b7b2:	4413      	add	r3, r2
 800b7b4:	881b      	ldrh	r3, [r3, #0]
 800b7b6:	b29b      	uxth	r3, r3
 800b7b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b7bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b7c0:	82bb      	strh	r3, [r7, #20]
 800b7c2:	687a      	ldr	r2, [r7, #4]
 800b7c4:	683b      	ldr	r3, [r7, #0]
 800b7c6:	781b      	ldrb	r3, [r3, #0]
 800b7c8:	009b      	lsls	r3, r3, #2
 800b7ca:	441a      	add	r2, r3
 800b7cc:	8abb      	ldrh	r3, [r7, #20]
 800b7ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b7d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b7d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b7da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7de:	b29b      	uxth	r3, r3
 800b7e0:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b7e2:	687a      	ldr	r2, [r7, #4]
 800b7e4:	683b      	ldr	r3, [r7, #0]
 800b7e6:	781b      	ldrb	r3, [r3, #0]
 800b7e8:	009b      	lsls	r3, r3, #2
 800b7ea:	4413      	add	r3, r2
 800b7ec:	881b      	ldrh	r3, [r3, #0]
 800b7ee:	b29b      	uxth	r3, r3
 800b7f0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b7f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b7f8:	827b      	strh	r3, [r7, #18]
 800b7fa:	8a7b      	ldrh	r3, [r7, #18]
 800b7fc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b800:	827b      	strh	r3, [r7, #18]
 800b802:	8a7b      	ldrh	r3, [r7, #18]
 800b804:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b808:	827b      	strh	r3, [r7, #18]
 800b80a:	687a      	ldr	r2, [r7, #4]
 800b80c:	683b      	ldr	r3, [r7, #0]
 800b80e:	781b      	ldrb	r3, [r3, #0]
 800b810:	009b      	lsls	r3, r3, #2
 800b812:	441a      	add	r2, r3
 800b814:	8a7b      	ldrh	r3, [r7, #18]
 800b816:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b81a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b81e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b822:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b826:	b29b      	uxth	r3, r3
 800b828:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b82a:	2300      	movs	r3, #0
}
 800b82c:	4618      	mov	r0, r3
 800b82e:	371c      	adds	r7, #28
 800b830:	46bd      	mov	sp, r7
 800b832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b836:	4770      	bx	lr

0800b838 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800b838:	b480      	push	{r7}
 800b83a:	b083      	sub	sp, #12
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]
 800b840:	460b      	mov	r3, r1
 800b842:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800b844:	78fb      	ldrb	r3, [r7, #3]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d103      	bne.n	800b852 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	2280      	movs	r2, #128	@ 0x80
 800b84e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800b852:	2300      	movs	r3, #0
}
 800b854:	4618      	mov	r0, r3
 800b856:	370c      	adds	r7, #12
 800b858:	46bd      	mov	sp, r7
 800b85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85e:	4770      	bx	lr

0800b860 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800b860:	b480      	push	{r7}
 800b862:	b083      	sub	sp, #12
 800b864:	af00      	add	r7, sp, #0
 800b866:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800b86e:	b29b      	uxth	r3, r3
 800b870:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b874:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b878:	b29a      	uxth	r2, r3
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800b880:	2300      	movs	r3, #0
}
 800b882:	4618      	mov	r0, r3
 800b884:	370c      	adds	r7, #12
 800b886:	46bd      	mov	sp, r7
 800b888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88c:	4770      	bx	lr

0800b88e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800b88e:	b480      	push	{r7}
 800b890:	b085      	sub	sp, #20
 800b892:	af00      	add	r7, sp, #0
 800b894:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b89c:	b29b      	uxth	r3, r3
 800b89e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800b8a0:	68fb      	ldr	r3, [r7, #12]
}
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	3714      	adds	r7, #20
 800b8a6:	46bd      	mov	sp, r7
 800b8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ac:	4770      	bx	lr

0800b8ae <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b8ae:	b480      	push	{r7}
 800b8b0:	b08b      	sub	sp, #44	@ 0x2c
 800b8b2:	af00      	add	r7, sp, #0
 800b8b4:	60f8      	str	r0, [r7, #12]
 800b8b6:	60b9      	str	r1, [r7, #8]
 800b8b8:	4611      	mov	r1, r2
 800b8ba:	461a      	mov	r2, r3
 800b8bc:	460b      	mov	r3, r1
 800b8be:	80fb      	strh	r3, [r7, #6]
 800b8c0:	4613      	mov	r3, r2
 800b8c2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800b8c4:	88bb      	ldrh	r3, [r7, #4]
 800b8c6:	3301      	adds	r3, #1
 800b8c8:	085b      	lsrs	r3, r3, #1
 800b8ca:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b8d0:	68bb      	ldr	r3, [r7, #8]
 800b8d2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b8d4:	88fa      	ldrh	r2, [r7, #6]
 800b8d6:	697b      	ldr	r3, [r7, #20]
 800b8d8:	4413      	add	r3, r2
 800b8da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b8de:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800b8e0:	69bb      	ldr	r3, [r7, #24]
 800b8e2:	627b      	str	r3, [r7, #36]	@ 0x24
 800b8e4:	e01c      	b.n	800b920 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800b8e6:	69fb      	ldr	r3, [r7, #28]
 800b8e8:	781b      	ldrb	r3, [r3, #0]
 800b8ea:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800b8ec:	69fb      	ldr	r3, [r7, #28]
 800b8ee:	3301      	adds	r3, #1
 800b8f0:	781b      	ldrb	r3, [r3, #0]
 800b8f2:	b21b      	sxth	r3, r3
 800b8f4:	021b      	lsls	r3, r3, #8
 800b8f6:	b21a      	sxth	r2, r3
 800b8f8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b8fc:	4313      	orrs	r3, r2
 800b8fe:	b21b      	sxth	r3, r3
 800b900:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800b902:	6a3b      	ldr	r3, [r7, #32]
 800b904:	8a7a      	ldrh	r2, [r7, #18]
 800b906:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800b908:	6a3b      	ldr	r3, [r7, #32]
 800b90a:	3302      	adds	r3, #2
 800b90c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800b90e:	69fb      	ldr	r3, [r7, #28]
 800b910:	3301      	adds	r3, #1
 800b912:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800b914:	69fb      	ldr	r3, [r7, #28]
 800b916:	3301      	adds	r3, #1
 800b918:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800b91a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b91c:	3b01      	subs	r3, #1
 800b91e:	627b      	str	r3, [r7, #36]	@ 0x24
 800b920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b922:	2b00      	cmp	r3, #0
 800b924:	d1df      	bne.n	800b8e6 <USB_WritePMA+0x38>
  }
}
 800b926:	bf00      	nop
 800b928:	bf00      	nop
 800b92a:	372c      	adds	r7, #44	@ 0x2c
 800b92c:	46bd      	mov	sp, r7
 800b92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b932:	4770      	bx	lr

0800b934 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b934:	b480      	push	{r7}
 800b936:	b08b      	sub	sp, #44	@ 0x2c
 800b938:	af00      	add	r7, sp, #0
 800b93a:	60f8      	str	r0, [r7, #12]
 800b93c:	60b9      	str	r1, [r7, #8]
 800b93e:	4611      	mov	r1, r2
 800b940:	461a      	mov	r2, r3
 800b942:	460b      	mov	r3, r1
 800b944:	80fb      	strh	r3, [r7, #6]
 800b946:	4613      	mov	r3, r2
 800b948:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800b94a:	88bb      	ldrh	r3, [r7, #4]
 800b94c:	085b      	lsrs	r3, r3, #1
 800b94e:	b29b      	uxth	r3, r3
 800b950:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b956:	68bb      	ldr	r3, [r7, #8]
 800b958:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b95a:	88fa      	ldrh	r2, [r7, #6]
 800b95c:	697b      	ldr	r3, [r7, #20]
 800b95e:	4413      	add	r3, r2
 800b960:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b964:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800b966:	69bb      	ldr	r3, [r7, #24]
 800b968:	627b      	str	r3, [r7, #36]	@ 0x24
 800b96a:	e018      	b.n	800b99e <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800b96c:	6a3b      	ldr	r3, [r7, #32]
 800b96e:	881b      	ldrh	r3, [r3, #0]
 800b970:	b29b      	uxth	r3, r3
 800b972:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800b974:	6a3b      	ldr	r3, [r7, #32]
 800b976:	3302      	adds	r3, #2
 800b978:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b97a:	693b      	ldr	r3, [r7, #16]
 800b97c:	b2da      	uxtb	r2, r3
 800b97e:	69fb      	ldr	r3, [r7, #28]
 800b980:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b982:	69fb      	ldr	r3, [r7, #28]
 800b984:	3301      	adds	r3, #1
 800b986:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800b988:	693b      	ldr	r3, [r7, #16]
 800b98a:	0a1b      	lsrs	r3, r3, #8
 800b98c:	b2da      	uxtb	r2, r3
 800b98e:	69fb      	ldr	r3, [r7, #28]
 800b990:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b992:	69fb      	ldr	r3, [r7, #28]
 800b994:	3301      	adds	r3, #1
 800b996:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800b998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b99a:	3b01      	subs	r3, #1
 800b99c:	627b      	str	r3, [r7, #36]	@ 0x24
 800b99e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d1e3      	bne.n	800b96c <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800b9a4:	88bb      	ldrh	r3, [r7, #4]
 800b9a6:	f003 0301 	and.w	r3, r3, #1
 800b9aa:	b29b      	uxth	r3, r3
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d007      	beq.n	800b9c0 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800b9b0:	6a3b      	ldr	r3, [r7, #32]
 800b9b2:	881b      	ldrh	r3, [r3, #0]
 800b9b4:	b29b      	uxth	r3, r3
 800b9b6:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b9b8:	693b      	ldr	r3, [r7, #16]
 800b9ba:	b2da      	uxtb	r2, r3
 800b9bc:	69fb      	ldr	r3, [r7, #28]
 800b9be:	701a      	strb	r2, [r3, #0]
  }
}
 800b9c0:	bf00      	nop
 800b9c2:	372c      	adds	r7, #44	@ 0x2c
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ca:	4770      	bx	lr

0800b9cc <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800b9d0:	4907      	ldr	r1, [pc, #28]	@ (800b9f0 <MX_FATFS_Init+0x24>)
 800b9d2:	4808      	ldr	r0, [pc, #32]	@ (800b9f4 <MX_FATFS_Init+0x28>)
 800b9d4:	f001 fcfa 	bl	800d3cc <FATFS_LinkDriver>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d002      	beq.n	800b9e4 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800b9de:	f04f 33ff 	mov.w	r3, #4294967295
 800b9e2:	e003      	b.n	800b9ec <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800b9e4:	4b04      	ldr	r3, [pc, #16]	@ (800b9f8 <MX_FATFS_Init+0x2c>)
 800b9e6:	2201      	movs	r2, #1
 800b9e8:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800b9ea:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	bd80      	pop	{r7, pc}
 800b9f0:	20000f14 	.word	0x20000f14
 800b9f4:	20000010 	.word	0x20000010
 800b9f8:	20000f18 	.word	0x20000f18

0800b9fc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	b083      	sub	sp, #12
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	4603      	mov	r3, r0
 800ba04:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800ba06:	4b06      	ldr	r3, [pc, #24]	@ (800ba20 <USER_initialize+0x24>)
 800ba08:	2201      	movs	r2, #1
 800ba0a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800ba0c:	4b04      	ldr	r3, [pc, #16]	@ (800ba20 <USER_initialize+0x24>)
 800ba0e:	781b      	ldrb	r3, [r3, #0]
 800ba10:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800ba12:	4618      	mov	r0, r3
 800ba14:	370c      	adds	r7, #12
 800ba16:	46bd      	mov	sp, r7
 800ba18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1c:	4770      	bx	lr
 800ba1e:	bf00      	nop
 800ba20:	2000000c 	.word	0x2000000c

0800ba24 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800ba24:	b480      	push	{r7}
 800ba26:	b083      	sub	sp, #12
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800ba2e:	4b06      	ldr	r3, [pc, #24]	@ (800ba48 <USER_status+0x24>)
 800ba30:	2201      	movs	r2, #1
 800ba32:	701a      	strb	r2, [r3, #0]
    return Stat;
 800ba34:	4b04      	ldr	r3, [pc, #16]	@ (800ba48 <USER_status+0x24>)
 800ba36:	781b      	ldrb	r3, [r3, #0]
 800ba38:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	370c      	adds	r7, #12
 800ba3e:	46bd      	mov	sp, r7
 800ba40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba44:	4770      	bx	lr
 800ba46:	bf00      	nop
 800ba48:	2000000c 	.word	0x2000000c

0800ba4c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800ba4c:	b480      	push	{r7}
 800ba4e:	b085      	sub	sp, #20
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	60b9      	str	r1, [r7, #8]
 800ba54:	607a      	str	r2, [r7, #4]
 800ba56:	603b      	str	r3, [r7, #0]
 800ba58:	4603      	mov	r3, r0
 800ba5a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800ba5c:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800ba5e:	4618      	mov	r0, r3
 800ba60:	3714      	adds	r7, #20
 800ba62:	46bd      	mov	sp, r7
 800ba64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba68:	4770      	bx	lr

0800ba6a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800ba6a:	b480      	push	{r7}
 800ba6c:	b085      	sub	sp, #20
 800ba6e:	af00      	add	r7, sp, #0
 800ba70:	60b9      	str	r1, [r7, #8]
 800ba72:	607a      	str	r2, [r7, #4]
 800ba74:	603b      	str	r3, [r7, #0]
 800ba76:	4603      	mov	r3, r0
 800ba78:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800ba7a:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	3714      	adds	r7, #20
 800ba80:	46bd      	mov	sp, r7
 800ba82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba86:	4770      	bx	lr

0800ba88 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800ba88:	b480      	push	{r7}
 800ba8a:	b085      	sub	sp, #20
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	4603      	mov	r3, r0
 800ba90:	603a      	str	r2, [r7, #0]
 800ba92:	71fb      	strb	r3, [r7, #7]
 800ba94:	460b      	mov	r3, r1
 800ba96:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800ba98:	2301      	movs	r3, #1
 800ba9a:	73fb      	strb	r3, [r7, #15]
    return res;
 800ba9c:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800ba9e:	4618      	mov	r0, r3
 800baa0:	3714      	adds	r7, #20
 800baa2:	46bd      	mov	sp, r7
 800baa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa8:	4770      	bx	lr

0800baaa <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800baaa:	b580      	push	{r7, lr}
 800baac:	b084      	sub	sp, #16
 800baae:	af00      	add	r7, sp, #0
 800bab0:	6078      	str	r0, [r7, #4]
 800bab2:	460b      	mov	r3, r1
 800bab4:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800bab6:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800baba:	f002 f957 	bl	800dd6c <USBD_static_malloc>
 800babe:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d105      	bne.n	800bad2 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	2200      	movs	r2, #0
 800baca:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800bace:	2302      	movs	r3, #2
 800bad0:	e066      	b.n	800bba0 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	68fa      	ldr	r2, [r7, #12]
 800bad6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	7c1b      	ldrb	r3, [r3, #16]
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d119      	bne.n	800bb16 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bae2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bae6:	2202      	movs	r2, #2
 800bae8:	2181      	movs	r1, #129	@ 0x81
 800baea:	6878      	ldr	r0, [r7, #4]
 800baec:	f001 ffe5 	bl	800daba <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	2201      	movs	r2, #1
 800baf4:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800baf6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bafa:	2202      	movs	r2, #2
 800bafc:	2101      	movs	r1, #1
 800bafe:	6878      	ldr	r0, [r7, #4]
 800bb00:	f001 ffdb 	bl	800daba <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2201      	movs	r2, #1
 800bb08:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	2210      	movs	r2, #16
 800bb10:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800bb14:	e016      	b.n	800bb44 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bb16:	2340      	movs	r3, #64	@ 0x40
 800bb18:	2202      	movs	r2, #2
 800bb1a:	2181      	movs	r1, #129	@ 0x81
 800bb1c:	6878      	ldr	r0, [r7, #4]
 800bb1e:	f001 ffcc 	bl	800daba <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2201      	movs	r2, #1
 800bb26:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bb28:	2340      	movs	r3, #64	@ 0x40
 800bb2a:	2202      	movs	r2, #2
 800bb2c:	2101      	movs	r1, #1
 800bb2e:	6878      	ldr	r0, [r7, #4]
 800bb30:	f001 ffc3 	bl	800daba <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	2201      	movs	r2, #1
 800bb38:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	2210      	movs	r2, #16
 800bb40:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bb44:	2308      	movs	r3, #8
 800bb46:	2203      	movs	r2, #3
 800bb48:	2182      	movs	r1, #130	@ 0x82
 800bb4a:	6878      	ldr	r0, [r7, #4]
 800bb4c:	f001 ffb5 	bl	800daba <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	2201      	movs	r2, #1
 800bb54:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	2200      	movs	r2, #0
 800bb66:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	2200      	movs	r2, #0
 800bb6e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	7c1b      	ldrb	r3, [r3, #16]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d109      	bne.n	800bb8e <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bb80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bb84:	2101      	movs	r1, #1
 800bb86:	6878      	ldr	r0, [r7, #4]
 800bb88:	f002 f886 	bl	800dc98 <USBD_LL_PrepareReceive>
 800bb8c:	e007      	b.n	800bb9e <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bb94:	2340      	movs	r3, #64	@ 0x40
 800bb96:	2101      	movs	r1, #1
 800bb98:	6878      	ldr	r0, [r7, #4]
 800bb9a:	f002 f87d 	bl	800dc98 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bb9e:	2300      	movs	r3, #0
}
 800bba0:	4618      	mov	r0, r3
 800bba2:	3710      	adds	r7, #16
 800bba4:	46bd      	mov	sp, r7
 800bba6:	bd80      	pop	{r7, pc}

0800bba8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b082      	sub	sp, #8
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
 800bbb0:	460b      	mov	r3, r1
 800bbb2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800bbb4:	2181      	movs	r1, #129	@ 0x81
 800bbb6:	6878      	ldr	r0, [r7, #4]
 800bbb8:	f001 ffa5 	bl	800db06 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800bbc2:	2101      	movs	r1, #1
 800bbc4:	6878      	ldr	r0, [r7, #4]
 800bbc6:	f001 ff9e 	bl	800db06 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	2200      	movs	r2, #0
 800bbce:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800bbd2:	2182      	movs	r1, #130	@ 0x82
 800bbd4:	6878      	ldr	r0, [r7, #4]
 800bbd6:	f001 ff96 	bl	800db06 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	2200      	movs	r2, #0
 800bbde:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	2200      	movs	r2, #0
 800bbe6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d00e      	beq.n	800bc12 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bbfa:	685b      	ldr	r3, [r3, #4]
 800bbfc:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bc04:	4618      	mov	r0, r3
 800bc06:	f002 f8bf 	bl	800dd88 <USBD_static_free>
    pdev->pClassData = NULL;
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800bc12:	2300      	movs	r3, #0
}
 800bc14:	4618      	mov	r0, r3
 800bc16:	3708      	adds	r7, #8
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	bd80      	pop	{r7, pc}

0800bc1c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b086      	sub	sp, #24
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
 800bc24:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bc2c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800bc2e:	2300      	movs	r3, #0
 800bc30:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800bc32:	2300      	movs	r3, #0
 800bc34:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800bc36:	2300      	movs	r3, #0
 800bc38:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800bc3a:	693b      	ldr	r3, [r7, #16]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d101      	bne.n	800bc44 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800bc40:	2303      	movs	r3, #3
 800bc42:	e0af      	b.n	800bda4 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bc44:	683b      	ldr	r3, [r7, #0]
 800bc46:	781b      	ldrb	r3, [r3, #0]
 800bc48:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d03f      	beq.n	800bcd0 <USBD_CDC_Setup+0xb4>
 800bc50:	2b20      	cmp	r3, #32
 800bc52:	f040 809f 	bne.w	800bd94 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800bc56:	683b      	ldr	r3, [r7, #0]
 800bc58:	88db      	ldrh	r3, [r3, #6]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d02e      	beq.n	800bcbc <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	781b      	ldrb	r3, [r3, #0]
 800bc62:	b25b      	sxtb	r3, r3
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	da16      	bge.n	800bc96 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bc6e:	689b      	ldr	r3, [r3, #8]
 800bc70:	683a      	ldr	r2, [r7, #0]
 800bc72:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800bc74:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bc76:	683a      	ldr	r2, [r7, #0]
 800bc78:	88d2      	ldrh	r2, [r2, #6]
 800bc7a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800bc7c:	683b      	ldr	r3, [r7, #0]
 800bc7e:	88db      	ldrh	r3, [r3, #6]
 800bc80:	2b07      	cmp	r3, #7
 800bc82:	bf28      	it	cs
 800bc84:	2307      	movcs	r3, #7
 800bc86:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800bc88:	693b      	ldr	r3, [r7, #16]
 800bc8a:	89fa      	ldrh	r2, [r7, #14]
 800bc8c:	4619      	mov	r1, r3
 800bc8e:	6878      	ldr	r0, [r7, #4]
 800bc90:	f001 facf 	bl	800d232 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800bc94:	e085      	b.n	800bda2 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800bc96:	683b      	ldr	r3, [r7, #0]
 800bc98:	785a      	ldrb	r2, [r3, #1]
 800bc9a:	693b      	ldr	r3, [r7, #16]
 800bc9c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800bca0:	683b      	ldr	r3, [r7, #0]
 800bca2:	88db      	ldrh	r3, [r3, #6]
 800bca4:	b2da      	uxtb	r2, r3
 800bca6:	693b      	ldr	r3, [r7, #16]
 800bca8:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800bcac:	6939      	ldr	r1, [r7, #16]
 800bcae:	683b      	ldr	r3, [r7, #0]
 800bcb0:	88db      	ldrh	r3, [r3, #6]
 800bcb2:	461a      	mov	r2, r3
 800bcb4:	6878      	ldr	r0, [r7, #4]
 800bcb6:	f001 fae8 	bl	800d28a <USBD_CtlPrepareRx>
      break;
 800bcba:	e072      	b.n	800bda2 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bcc2:	689b      	ldr	r3, [r3, #8]
 800bcc4:	683a      	ldr	r2, [r7, #0]
 800bcc6:	7850      	ldrb	r0, [r2, #1]
 800bcc8:	2200      	movs	r2, #0
 800bcca:	6839      	ldr	r1, [r7, #0]
 800bccc:	4798      	blx	r3
      break;
 800bcce:	e068      	b.n	800bda2 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bcd0:	683b      	ldr	r3, [r7, #0]
 800bcd2:	785b      	ldrb	r3, [r3, #1]
 800bcd4:	2b0b      	cmp	r3, #11
 800bcd6:	d852      	bhi.n	800bd7e <USBD_CDC_Setup+0x162>
 800bcd8:	a201      	add	r2, pc, #4	@ (adr r2, 800bce0 <USBD_CDC_Setup+0xc4>)
 800bcda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcde:	bf00      	nop
 800bce0:	0800bd11 	.word	0x0800bd11
 800bce4:	0800bd8d 	.word	0x0800bd8d
 800bce8:	0800bd7f 	.word	0x0800bd7f
 800bcec:	0800bd7f 	.word	0x0800bd7f
 800bcf0:	0800bd7f 	.word	0x0800bd7f
 800bcf4:	0800bd7f 	.word	0x0800bd7f
 800bcf8:	0800bd7f 	.word	0x0800bd7f
 800bcfc:	0800bd7f 	.word	0x0800bd7f
 800bd00:	0800bd7f 	.word	0x0800bd7f
 800bd04:	0800bd7f 	.word	0x0800bd7f
 800bd08:	0800bd3b 	.word	0x0800bd3b
 800bd0c:	0800bd65 	.word	0x0800bd65
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd16:	b2db      	uxtb	r3, r3
 800bd18:	2b03      	cmp	r3, #3
 800bd1a:	d107      	bne.n	800bd2c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bd1c:	f107 030a 	add.w	r3, r7, #10
 800bd20:	2202      	movs	r2, #2
 800bd22:	4619      	mov	r1, r3
 800bd24:	6878      	ldr	r0, [r7, #4]
 800bd26:	f001 fa84 	bl	800d232 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bd2a:	e032      	b.n	800bd92 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800bd2c:	6839      	ldr	r1, [r7, #0]
 800bd2e:	6878      	ldr	r0, [r7, #4]
 800bd30:	f001 fa0e 	bl	800d150 <USBD_CtlError>
            ret = USBD_FAIL;
 800bd34:	2303      	movs	r3, #3
 800bd36:	75fb      	strb	r3, [r7, #23]
          break;
 800bd38:	e02b      	b.n	800bd92 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd40:	b2db      	uxtb	r3, r3
 800bd42:	2b03      	cmp	r3, #3
 800bd44:	d107      	bne.n	800bd56 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800bd46:	f107 030d 	add.w	r3, r7, #13
 800bd4a:	2201      	movs	r2, #1
 800bd4c:	4619      	mov	r1, r3
 800bd4e:	6878      	ldr	r0, [r7, #4]
 800bd50:	f001 fa6f 	bl	800d232 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bd54:	e01d      	b.n	800bd92 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800bd56:	6839      	ldr	r1, [r7, #0]
 800bd58:	6878      	ldr	r0, [r7, #4]
 800bd5a:	f001 f9f9 	bl	800d150 <USBD_CtlError>
            ret = USBD_FAIL;
 800bd5e:	2303      	movs	r3, #3
 800bd60:	75fb      	strb	r3, [r7, #23]
          break;
 800bd62:	e016      	b.n	800bd92 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd6a:	b2db      	uxtb	r3, r3
 800bd6c:	2b03      	cmp	r3, #3
 800bd6e:	d00f      	beq.n	800bd90 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800bd70:	6839      	ldr	r1, [r7, #0]
 800bd72:	6878      	ldr	r0, [r7, #4]
 800bd74:	f001 f9ec 	bl	800d150 <USBD_CtlError>
            ret = USBD_FAIL;
 800bd78:	2303      	movs	r3, #3
 800bd7a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800bd7c:	e008      	b.n	800bd90 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800bd7e:	6839      	ldr	r1, [r7, #0]
 800bd80:	6878      	ldr	r0, [r7, #4]
 800bd82:	f001 f9e5 	bl	800d150 <USBD_CtlError>
          ret = USBD_FAIL;
 800bd86:	2303      	movs	r3, #3
 800bd88:	75fb      	strb	r3, [r7, #23]
          break;
 800bd8a:	e002      	b.n	800bd92 <USBD_CDC_Setup+0x176>
          break;
 800bd8c:	bf00      	nop
 800bd8e:	e008      	b.n	800bda2 <USBD_CDC_Setup+0x186>
          break;
 800bd90:	bf00      	nop
      }
      break;
 800bd92:	e006      	b.n	800bda2 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800bd94:	6839      	ldr	r1, [r7, #0]
 800bd96:	6878      	ldr	r0, [r7, #4]
 800bd98:	f001 f9da 	bl	800d150 <USBD_CtlError>
      ret = USBD_FAIL;
 800bd9c:	2303      	movs	r3, #3
 800bd9e:	75fb      	strb	r3, [r7, #23]
      break;
 800bda0:	bf00      	nop
  }

  return (uint8_t)ret;
 800bda2:	7dfb      	ldrb	r3, [r7, #23]
}
 800bda4:	4618      	mov	r0, r3
 800bda6:	3718      	adds	r7, #24
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	bd80      	pop	{r7, pc}

0800bdac <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	b084      	sub	sp, #16
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	6078      	str	r0, [r7, #4]
 800bdb4:	460b      	mov	r3, r1
 800bdb6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bdbe:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d101      	bne.n	800bdce <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bdca:	2303      	movs	r3, #3
 800bdcc:	e04f      	b.n	800be6e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bdd4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800bdd6:	78fa      	ldrb	r2, [r7, #3]
 800bdd8:	6879      	ldr	r1, [r7, #4]
 800bdda:	4613      	mov	r3, r2
 800bddc:	009b      	lsls	r3, r3, #2
 800bdde:	4413      	add	r3, r2
 800bde0:	009b      	lsls	r3, r3, #2
 800bde2:	440b      	add	r3, r1
 800bde4:	3318      	adds	r3, #24
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d029      	beq.n	800be40 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800bdec:	78fa      	ldrb	r2, [r7, #3]
 800bdee:	6879      	ldr	r1, [r7, #4]
 800bdf0:	4613      	mov	r3, r2
 800bdf2:	009b      	lsls	r3, r3, #2
 800bdf4:	4413      	add	r3, r2
 800bdf6:	009b      	lsls	r3, r3, #2
 800bdf8:	440b      	add	r3, r1
 800bdfa:	3318      	adds	r3, #24
 800bdfc:	681a      	ldr	r2, [r3, #0]
 800bdfe:	78f9      	ldrb	r1, [r7, #3]
 800be00:	68f8      	ldr	r0, [r7, #12]
 800be02:	460b      	mov	r3, r1
 800be04:	009b      	lsls	r3, r3, #2
 800be06:	440b      	add	r3, r1
 800be08:	00db      	lsls	r3, r3, #3
 800be0a:	4403      	add	r3, r0
 800be0c:	3320      	adds	r3, #32
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	fbb2 f1f3 	udiv	r1, r2, r3
 800be14:	fb01 f303 	mul.w	r3, r1, r3
 800be18:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d110      	bne.n	800be40 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800be1e:	78fa      	ldrb	r2, [r7, #3]
 800be20:	6879      	ldr	r1, [r7, #4]
 800be22:	4613      	mov	r3, r2
 800be24:	009b      	lsls	r3, r3, #2
 800be26:	4413      	add	r3, r2
 800be28:	009b      	lsls	r3, r3, #2
 800be2a:	440b      	add	r3, r1
 800be2c:	3318      	adds	r3, #24
 800be2e:	2200      	movs	r2, #0
 800be30:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800be32:	78f9      	ldrb	r1, [r7, #3]
 800be34:	2300      	movs	r3, #0
 800be36:	2200      	movs	r2, #0
 800be38:	6878      	ldr	r0, [r7, #4]
 800be3a:	f001 ff0c 	bl	800dc56 <USBD_LL_Transmit>
 800be3e:	e015      	b.n	800be6c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800be40:	68bb      	ldr	r3, [r7, #8]
 800be42:	2200      	movs	r2, #0
 800be44:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800be4e:	691b      	ldr	r3, [r3, #16]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d00b      	beq.n	800be6c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800be5a:	691b      	ldr	r3, [r3, #16]
 800be5c:	68ba      	ldr	r2, [r7, #8]
 800be5e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800be62:	68ba      	ldr	r2, [r7, #8]
 800be64:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800be68:	78fa      	ldrb	r2, [r7, #3]
 800be6a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800be6c:	2300      	movs	r3, #0
}
 800be6e:	4618      	mov	r0, r3
 800be70:	3710      	adds	r7, #16
 800be72:	46bd      	mov	sp, r7
 800be74:	bd80      	pop	{r7, pc}

0800be76 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800be76:	b580      	push	{r7, lr}
 800be78:	b084      	sub	sp, #16
 800be7a:	af00      	add	r7, sp, #0
 800be7c:	6078      	str	r0, [r7, #4]
 800be7e:	460b      	mov	r3, r1
 800be80:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800be88:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800be90:	2b00      	cmp	r3, #0
 800be92:	d101      	bne.n	800be98 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800be94:	2303      	movs	r3, #3
 800be96:	e015      	b.n	800bec4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800be98:	78fb      	ldrb	r3, [r7, #3]
 800be9a:	4619      	mov	r1, r3
 800be9c:	6878      	ldr	r0, [r7, #4]
 800be9e:	f001 ff1c 	bl	800dcda <USBD_LL_GetRxDataSize>
 800bea2:	4602      	mov	r2, r0
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800beb0:	68db      	ldr	r3, [r3, #12]
 800beb2:	68fa      	ldr	r2, [r7, #12]
 800beb4:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800beb8:	68fa      	ldr	r2, [r7, #12]
 800beba:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800bebe:	4611      	mov	r1, r2
 800bec0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800bec2:	2300      	movs	r3, #0
}
 800bec4:	4618      	mov	r0, r3
 800bec6:	3710      	adds	r7, #16
 800bec8:	46bd      	mov	sp, r7
 800beca:	bd80      	pop	{r7, pc}

0800becc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b084      	sub	sp, #16
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800beda:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d101      	bne.n	800bee6 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800bee2:	2303      	movs	r3, #3
 800bee4:	e01a      	b.n	800bf1c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800beec:	2b00      	cmp	r3, #0
 800beee:	d014      	beq.n	800bf1a <USBD_CDC_EP0_RxReady+0x4e>
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800bef6:	2bff      	cmp	r3, #255	@ 0xff
 800bef8:	d00f      	beq.n	800bf1a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bf00:	689b      	ldr	r3, [r3, #8]
 800bf02:	68fa      	ldr	r2, [r7, #12]
 800bf04:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800bf08:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800bf0a:	68fa      	ldr	r2, [r7, #12]
 800bf0c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bf10:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	22ff      	movs	r2, #255	@ 0xff
 800bf16:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800bf1a:	2300      	movs	r3, #0
}
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	3710      	adds	r7, #16
 800bf20:	46bd      	mov	sp, r7
 800bf22:	bd80      	pop	{r7, pc}

0800bf24 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bf24:	b480      	push	{r7}
 800bf26:	b083      	sub	sp, #12
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2243      	movs	r2, #67	@ 0x43
 800bf30:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800bf32:	4b03      	ldr	r3, [pc, #12]	@ (800bf40 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800bf34:	4618      	mov	r0, r3
 800bf36:	370c      	adds	r7, #12
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3e:	4770      	bx	lr
 800bf40:	200000ac 	.word	0x200000ac

0800bf44 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800bf44:	b480      	push	{r7}
 800bf46:	b083      	sub	sp, #12
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	2243      	movs	r2, #67	@ 0x43
 800bf50:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800bf52:	4b03      	ldr	r3, [pc, #12]	@ (800bf60 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800bf54:	4618      	mov	r0, r3
 800bf56:	370c      	adds	r7, #12
 800bf58:	46bd      	mov	sp, r7
 800bf5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5e:	4770      	bx	lr
 800bf60:	20000068 	.word	0x20000068

0800bf64 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bf64:	b480      	push	{r7}
 800bf66:	b083      	sub	sp, #12
 800bf68:	af00      	add	r7, sp, #0
 800bf6a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	2243      	movs	r2, #67	@ 0x43
 800bf70:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800bf72:	4b03      	ldr	r3, [pc, #12]	@ (800bf80 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800bf74:	4618      	mov	r0, r3
 800bf76:	370c      	adds	r7, #12
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7e:	4770      	bx	lr
 800bf80:	200000f0 	.word	0x200000f0

0800bf84 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bf84:	b480      	push	{r7}
 800bf86:	b083      	sub	sp, #12
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	220a      	movs	r2, #10
 800bf90:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800bf92:	4b03      	ldr	r3, [pc, #12]	@ (800bfa0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800bf94:	4618      	mov	r0, r3
 800bf96:	370c      	adds	r7, #12
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf9e:	4770      	bx	lr
 800bfa0:	20000024 	.word	0x20000024

0800bfa4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800bfa4:	b480      	push	{r7}
 800bfa6:	b083      	sub	sp, #12
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	6078      	str	r0, [r7, #4]
 800bfac:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800bfae:	683b      	ldr	r3, [r7, #0]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d101      	bne.n	800bfb8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800bfb4:	2303      	movs	r3, #3
 800bfb6:	e004      	b.n	800bfc2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	683a      	ldr	r2, [r7, #0]
 800bfbc:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800bfc0:	2300      	movs	r3, #0
}
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	370c      	adds	r7, #12
 800bfc6:	46bd      	mov	sp, r7
 800bfc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfcc:	4770      	bx	lr

0800bfce <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800bfce:	b480      	push	{r7}
 800bfd0:	b087      	sub	sp, #28
 800bfd2:	af00      	add	r7, sp, #0
 800bfd4:	60f8      	str	r0, [r7, #12]
 800bfd6:	60b9      	str	r1, [r7, #8]
 800bfd8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bfe0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800bfe2:	697b      	ldr	r3, [r7, #20]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d101      	bne.n	800bfec <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800bfe8:	2303      	movs	r3, #3
 800bfea:	e008      	b.n	800bffe <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800bfec:	697b      	ldr	r3, [r7, #20]
 800bfee:	68ba      	ldr	r2, [r7, #8]
 800bff0:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800bff4:	697b      	ldr	r3, [r7, #20]
 800bff6:	687a      	ldr	r2, [r7, #4]
 800bff8:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800bffc:	2300      	movs	r3, #0
}
 800bffe:	4618      	mov	r0, r3
 800c000:	371c      	adds	r7, #28
 800c002:	46bd      	mov	sp, r7
 800c004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c008:	4770      	bx	lr

0800c00a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c00a:	b480      	push	{r7}
 800c00c:	b085      	sub	sp, #20
 800c00e:	af00      	add	r7, sp, #0
 800c010:	6078      	str	r0, [r7, #4]
 800c012:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c01a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d101      	bne.n	800c026 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800c022:	2303      	movs	r3, #3
 800c024:	e004      	b.n	800c030 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	683a      	ldr	r2, [r7, #0]
 800c02a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800c02e:	2300      	movs	r3, #0
}
 800c030:	4618      	mov	r0, r3
 800c032:	3714      	adds	r7, #20
 800c034:	46bd      	mov	sp, r7
 800c036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c03a:	4770      	bx	lr

0800c03c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b084      	sub	sp, #16
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c04a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800c04c:	2301      	movs	r3, #1
 800c04e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c056:	2b00      	cmp	r3, #0
 800c058:	d101      	bne.n	800c05e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c05a:	2303      	movs	r3, #3
 800c05c:	e01a      	b.n	800c094 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800c05e:	68bb      	ldr	r3, [r7, #8]
 800c060:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c064:	2b00      	cmp	r3, #0
 800c066:	d114      	bne.n	800c092 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800c068:	68bb      	ldr	r3, [r7, #8]
 800c06a:	2201      	movs	r2, #1
 800c06c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c070:	68bb      	ldr	r3, [r7, #8]
 800c072:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800c07a:	68bb      	ldr	r3, [r7, #8]
 800c07c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800c080:	68bb      	ldr	r3, [r7, #8]
 800c082:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800c086:	2181      	movs	r1, #129	@ 0x81
 800c088:	6878      	ldr	r0, [r7, #4]
 800c08a:	f001 fde4 	bl	800dc56 <USBD_LL_Transmit>

    ret = USBD_OK;
 800c08e:	2300      	movs	r3, #0
 800c090:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800c092:	7bfb      	ldrb	r3, [r7, #15]
}
 800c094:	4618      	mov	r0, r3
 800c096:	3710      	adds	r7, #16
 800c098:	46bd      	mov	sp, r7
 800c09a:	bd80      	pop	{r7, pc}

0800c09c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c09c:	b580      	push	{r7, lr}
 800c09e:	b084      	sub	sp, #16
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c0aa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d101      	bne.n	800c0ba <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c0b6:	2303      	movs	r3, #3
 800c0b8:	e016      	b.n	800c0e8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	7c1b      	ldrb	r3, [r3, #16]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d109      	bne.n	800c0d6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c0c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c0cc:	2101      	movs	r1, #1
 800c0ce:	6878      	ldr	r0, [r7, #4]
 800c0d0:	f001 fde2 	bl	800dc98 <USBD_LL_PrepareReceive>
 800c0d4:	e007      	b.n	800c0e6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c0dc:	2340      	movs	r3, #64	@ 0x40
 800c0de:	2101      	movs	r1, #1
 800c0e0:	6878      	ldr	r0, [r7, #4]
 800c0e2:	f001 fdd9 	bl	800dc98 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c0e6:	2300      	movs	r3, #0
}
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	3710      	adds	r7, #16
 800c0ec:	46bd      	mov	sp, r7
 800c0ee:	bd80      	pop	{r7, pc}

0800c0f0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b086      	sub	sp, #24
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	60f8      	str	r0, [r7, #12]
 800c0f8:	60b9      	str	r1, [r7, #8]
 800c0fa:	4613      	mov	r3, r2
 800c0fc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d101      	bne.n	800c108 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c104:	2303      	movs	r3, #3
 800c106:	e01f      	b.n	800c148 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	2200      	movs	r2, #0
 800c10c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	2200      	movs	r2, #0
 800c114:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	2200      	movs	r2, #0
 800c11c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c120:	68bb      	ldr	r3, [r7, #8]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d003      	beq.n	800c12e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	68ba      	ldr	r2, [r7, #8]
 800c12a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	2201      	movs	r2, #1
 800c132:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	79fa      	ldrb	r2, [r7, #7]
 800c13a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c13c:	68f8      	ldr	r0, [r7, #12]
 800c13e:	f001 fc41 	bl	800d9c4 <USBD_LL_Init>
 800c142:	4603      	mov	r3, r0
 800c144:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c146:	7dfb      	ldrb	r3, [r7, #23]
}
 800c148:	4618      	mov	r0, r3
 800c14a:	3718      	adds	r7, #24
 800c14c:	46bd      	mov	sp, r7
 800c14e:	bd80      	pop	{r7, pc}

0800c150 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c150:	b580      	push	{r7, lr}
 800c152:	b084      	sub	sp, #16
 800c154:	af00      	add	r7, sp, #0
 800c156:	6078      	str	r0, [r7, #4]
 800c158:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c15a:	2300      	movs	r3, #0
 800c15c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c15e:	683b      	ldr	r3, [r7, #0]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d101      	bne.n	800c168 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800c164:	2303      	movs	r3, #3
 800c166:	e016      	b.n	800c196 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	683a      	ldr	r2, [r7, #0]
 800c16c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d00b      	beq.n	800c194 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c184:	f107 020e 	add.w	r2, r7, #14
 800c188:	4610      	mov	r0, r2
 800c18a:	4798      	blx	r3
 800c18c:	4602      	mov	r2, r0
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800c194:	2300      	movs	r3, #0
}
 800c196:	4618      	mov	r0, r3
 800c198:	3710      	adds	r7, #16
 800c19a:	46bd      	mov	sp, r7
 800c19c:	bd80      	pop	{r7, pc}

0800c19e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c19e:	b580      	push	{r7, lr}
 800c1a0:	b082      	sub	sp, #8
 800c1a2:	af00      	add	r7, sp, #0
 800c1a4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c1a6:	6878      	ldr	r0, [r7, #4]
 800c1a8:	f001 fc6c 	bl	800da84 <USBD_LL_Start>
 800c1ac:	4603      	mov	r3, r0
}
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	3708      	adds	r7, #8
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	bd80      	pop	{r7, pc}

0800c1b6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800c1b6:	b480      	push	{r7}
 800c1b8:	b083      	sub	sp, #12
 800c1ba:	af00      	add	r7, sp, #0
 800c1bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c1be:	2300      	movs	r3, #0
}
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	370c      	adds	r7, #12
 800c1c4:	46bd      	mov	sp, r7
 800c1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ca:	4770      	bx	lr

0800c1cc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b084      	sub	sp, #16
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]
 800c1d4:	460b      	mov	r3, r1
 800c1d6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800c1d8:	2303      	movs	r3, #3
 800c1da:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d009      	beq.n	800c1fa <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	78fa      	ldrb	r2, [r7, #3]
 800c1f0:	4611      	mov	r1, r2
 800c1f2:	6878      	ldr	r0, [r7, #4]
 800c1f4:	4798      	blx	r3
 800c1f6:	4603      	mov	r3, r0
 800c1f8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800c1fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	3710      	adds	r7, #16
 800c200:	46bd      	mov	sp, r7
 800c202:	bd80      	pop	{r7, pc}

0800c204 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c204:	b580      	push	{r7, lr}
 800c206:	b082      	sub	sp, #8
 800c208:	af00      	add	r7, sp, #0
 800c20a:	6078      	str	r0, [r7, #4]
 800c20c:	460b      	mov	r3, r1
 800c20e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c216:	2b00      	cmp	r3, #0
 800c218:	d007      	beq.n	800c22a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c220:	685b      	ldr	r3, [r3, #4]
 800c222:	78fa      	ldrb	r2, [r7, #3]
 800c224:	4611      	mov	r1, r2
 800c226:	6878      	ldr	r0, [r7, #4]
 800c228:	4798      	blx	r3
  }

  return USBD_OK;
 800c22a:	2300      	movs	r3, #0
}
 800c22c:	4618      	mov	r0, r3
 800c22e:	3708      	adds	r7, #8
 800c230:	46bd      	mov	sp, r7
 800c232:	bd80      	pop	{r7, pc}

0800c234 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c234:	b580      	push	{r7, lr}
 800c236:	b084      	sub	sp, #16
 800c238:	af00      	add	r7, sp, #0
 800c23a:	6078      	str	r0, [r7, #4]
 800c23c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c244:	6839      	ldr	r1, [r7, #0]
 800c246:	4618      	mov	r0, r3
 800c248:	f000 ff48 	bl	800d0dc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2201      	movs	r2, #1
 800c250:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800c25a:	461a      	mov	r2, r3
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c268:	f003 031f 	and.w	r3, r3, #31
 800c26c:	2b02      	cmp	r3, #2
 800c26e:	d01a      	beq.n	800c2a6 <USBD_LL_SetupStage+0x72>
 800c270:	2b02      	cmp	r3, #2
 800c272:	d822      	bhi.n	800c2ba <USBD_LL_SetupStage+0x86>
 800c274:	2b00      	cmp	r3, #0
 800c276:	d002      	beq.n	800c27e <USBD_LL_SetupStage+0x4a>
 800c278:	2b01      	cmp	r3, #1
 800c27a:	d00a      	beq.n	800c292 <USBD_LL_SetupStage+0x5e>
 800c27c:	e01d      	b.n	800c2ba <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c284:	4619      	mov	r1, r3
 800c286:	6878      	ldr	r0, [r7, #4]
 800c288:	f000 f9f0 	bl	800c66c <USBD_StdDevReq>
 800c28c:	4603      	mov	r3, r0
 800c28e:	73fb      	strb	r3, [r7, #15]
      break;
 800c290:	e020      	b.n	800c2d4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c298:	4619      	mov	r1, r3
 800c29a:	6878      	ldr	r0, [r7, #4]
 800c29c:	f000 fa54 	bl	800c748 <USBD_StdItfReq>
 800c2a0:	4603      	mov	r3, r0
 800c2a2:	73fb      	strb	r3, [r7, #15]
      break;
 800c2a4:	e016      	b.n	800c2d4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c2ac:	4619      	mov	r1, r3
 800c2ae:	6878      	ldr	r0, [r7, #4]
 800c2b0:	f000 fa93 	bl	800c7da <USBD_StdEPReq>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	73fb      	strb	r3, [r7, #15]
      break;
 800c2b8:	e00c      	b.n	800c2d4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c2c0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c2c4:	b2db      	uxtb	r3, r3
 800c2c6:	4619      	mov	r1, r3
 800c2c8:	6878      	ldr	r0, [r7, #4]
 800c2ca:	f001 fc3b 	bl	800db44 <USBD_LL_StallEP>
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	73fb      	strb	r3, [r7, #15]
      break;
 800c2d2:	bf00      	nop
  }

  return ret;
 800c2d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	3710      	adds	r7, #16
 800c2da:	46bd      	mov	sp, r7
 800c2dc:	bd80      	pop	{r7, pc}

0800c2de <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c2de:	b580      	push	{r7, lr}
 800c2e0:	b086      	sub	sp, #24
 800c2e2:	af00      	add	r7, sp, #0
 800c2e4:	60f8      	str	r0, [r7, #12]
 800c2e6:	460b      	mov	r3, r1
 800c2e8:	607a      	str	r2, [r7, #4]
 800c2ea:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c2ec:	7afb      	ldrb	r3, [r7, #11]
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d138      	bne.n	800c364 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800c2f8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c300:	2b03      	cmp	r3, #3
 800c302:	d14a      	bne.n	800c39a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800c304:	693b      	ldr	r3, [r7, #16]
 800c306:	689a      	ldr	r2, [r3, #8]
 800c308:	693b      	ldr	r3, [r7, #16]
 800c30a:	68db      	ldr	r3, [r3, #12]
 800c30c:	429a      	cmp	r2, r3
 800c30e:	d913      	bls.n	800c338 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c310:	693b      	ldr	r3, [r7, #16]
 800c312:	689a      	ldr	r2, [r3, #8]
 800c314:	693b      	ldr	r3, [r7, #16]
 800c316:	68db      	ldr	r3, [r3, #12]
 800c318:	1ad2      	subs	r2, r2, r3
 800c31a:	693b      	ldr	r3, [r7, #16]
 800c31c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c31e:	693b      	ldr	r3, [r7, #16]
 800c320:	68da      	ldr	r2, [r3, #12]
 800c322:	693b      	ldr	r3, [r7, #16]
 800c324:	689b      	ldr	r3, [r3, #8]
 800c326:	4293      	cmp	r3, r2
 800c328:	bf28      	it	cs
 800c32a:	4613      	movcs	r3, r2
 800c32c:	461a      	mov	r2, r3
 800c32e:	6879      	ldr	r1, [r7, #4]
 800c330:	68f8      	ldr	r0, [r7, #12]
 800c332:	f000 ffc7 	bl	800d2c4 <USBD_CtlContinueRx>
 800c336:	e030      	b.n	800c39a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c33e:	b2db      	uxtb	r3, r3
 800c340:	2b03      	cmp	r3, #3
 800c342:	d10b      	bne.n	800c35c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c34a:	691b      	ldr	r3, [r3, #16]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d005      	beq.n	800c35c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c356:	691b      	ldr	r3, [r3, #16]
 800c358:	68f8      	ldr	r0, [r7, #12]
 800c35a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c35c:	68f8      	ldr	r0, [r7, #12]
 800c35e:	f000 ffc2 	bl	800d2e6 <USBD_CtlSendStatus>
 800c362:	e01a      	b.n	800c39a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c36a:	b2db      	uxtb	r3, r3
 800c36c:	2b03      	cmp	r3, #3
 800c36e:	d114      	bne.n	800c39a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c376:	699b      	ldr	r3, [r3, #24]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d00e      	beq.n	800c39a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c382:	699b      	ldr	r3, [r3, #24]
 800c384:	7afa      	ldrb	r2, [r7, #11]
 800c386:	4611      	mov	r1, r2
 800c388:	68f8      	ldr	r0, [r7, #12]
 800c38a:	4798      	blx	r3
 800c38c:	4603      	mov	r3, r0
 800c38e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800c390:	7dfb      	ldrb	r3, [r7, #23]
 800c392:	2b00      	cmp	r3, #0
 800c394:	d001      	beq.n	800c39a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800c396:	7dfb      	ldrb	r3, [r7, #23]
 800c398:	e000      	b.n	800c39c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800c39a:	2300      	movs	r3, #0
}
 800c39c:	4618      	mov	r0, r3
 800c39e:	3718      	adds	r7, #24
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	bd80      	pop	{r7, pc}

0800c3a4 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c3a4:	b580      	push	{r7, lr}
 800c3a6:	b086      	sub	sp, #24
 800c3a8:	af00      	add	r7, sp, #0
 800c3aa:	60f8      	str	r0, [r7, #12]
 800c3ac:	460b      	mov	r3, r1
 800c3ae:	607a      	str	r2, [r7, #4]
 800c3b0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c3b2:	7afb      	ldrb	r3, [r7, #11]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d16b      	bne.n	800c490 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	3314      	adds	r3, #20
 800c3bc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c3c4:	2b02      	cmp	r3, #2
 800c3c6:	d156      	bne.n	800c476 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800c3c8:	693b      	ldr	r3, [r7, #16]
 800c3ca:	689a      	ldr	r2, [r3, #8]
 800c3cc:	693b      	ldr	r3, [r7, #16]
 800c3ce:	68db      	ldr	r3, [r3, #12]
 800c3d0:	429a      	cmp	r2, r3
 800c3d2:	d914      	bls.n	800c3fe <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c3d4:	693b      	ldr	r3, [r7, #16]
 800c3d6:	689a      	ldr	r2, [r3, #8]
 800c3d8:	693b      	ldr	r3, [r7, #16]
 800c3da:	68db      	ldr	r3, [r3, #12]
 800c3dc:	1ad2      	subs	r2, r2, r3
 800c3de:	693b      	ldr	r3, [r7, #16]
 800c3e0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c3e2:	693b      	ldr	r3, [r7, #16]
 800c3e4:	689b      	ldr	r3, [r3, #8]
 800c3e6:	461a      	mov	r2, r3
 800c3e8:	6879      	ldr	r1, [r7, #4]
 800c3ea:	68f8      	ldr	r0, [r7, #12]
 800c3ec:	f000 ff3c 	bl	800d268 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	2100      	movs	r1, #0
 800c3f6:	68f8      	ldr	r0, [r7, #12]
 800c3f8:	f001 fc4e 	bl	800dc98 <USBD_LL_PrepareReceive>
 800c3fc:	e03b      	b.n	800c476 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c3fe:	693b      	ldr	r3, [r7, #16]
 800c400:	68da      	ldr	r2, [r3, #12]
 800c402:	693b      	ldr	r3, [r7, #16]
 800c404:	689b      	ldr	r3, [r3, #8]
 800c406:	429a      	cmp	r2, r3
 800c408:	d11c      	bne.n	800c444 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c40a:	693b      	ldr	r3, [r7, #16]
 800c40c:	685a      	ldr	r2, [r3, #4]
 800c40e:	693b      	ldr	r3, [r7, #16]
 800c410:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c412:	429a      	cmp	r2, r3
 800c414:	d316      	bcc.n	800c444 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c416:	693b      	ldr	r3, [r7, #16]
 800c418:	685a      	ldr	r2, [r3, #4]
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c420:	429a      	cmp	r2, r3
 800c422:	d20f      	bcs.n	800c444 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c424:	2200      	movs	r2, #0
 800c426:	2100      	movs	r1, #0
 800c428:	68f8      	ldr	r0, [r7, #12]
 800c42a:	f000 ff1d 	bl	800d268 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	2200      	movs	r2, #0
 800c432:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c436:	2300      	movs	r3, #0
 800c438:	2200      	movs	r2, #0
 800c43a:	2100      	movs	r1, #0
 800c43c:	68f8      	ldr	r0, [r7, #12]
 800c43e:	f001 fc2b 	bl	800dc98 <USBD_LL_PrepareReceive>
 800c442:	e018      	b.n	800c476 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c44a:	b2db      	uxtb	r3, r3
 800c44c:	2b03      	cmp	r3, #3
 800c44e:	d10b      	bne.n	800c468 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c456:	68db      	ldr	r3, [r3, #12]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d005      	beq.n	800c468 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c462:	68db      	ldr	r3, [r3, #12]
 800c464:	68f8      	ldr	r0, [r7, #12]
 800c466:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c468:	2180      	movs	r1, #128	@ 0x80
 800c46a:	68f8      	ldr	r0, [r7, #12]
 800c46c:	f001 fb6a 	bl	800db44 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c470:	68f8      	ldr	r0, [r7, #12]
 800c472:	f000 ff4b 	bl	800d30c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800c47c:	2b01      	cmp	r3, #1
 800c47e:	d122      	bne.n	800c4c6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800c480:	68f8      	ldr	r0, [r7, #12]
 800c482:	f7ff fe98 	bl	800c1b6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	2200      	movs	r2, #0
 800c48a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800c48e:	e01a      	b.n	800c4c6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c496:	b2db      	uxtb	r3, r3
 800c498:	2b03      	cmp	r3, #3
 800c49a:	d114      	bne.n	800c4c6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c4a2:	695b      	ldr	r3, [r3, #20]
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d00e      	beq.n	800c4c6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c4ae:	695b      	ldr	r3, [r3, #20]
 800c4b0:	7afa      	ldrb	r2, [r7, #11]
 800c4b2:	4611      	mov	r1, r2
 800c4b4:	68f8      	ldr	r0, [r7, #12]
 800c4b6:	4798      	blx	r3
 800c4b8:	4603      	mov	r3, r0
 800c4ba:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800c4bc:	7dfb      	ldrb	r3, [r7, #23]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d001      	beq.n	800c4c6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800c4c2:	7dfb      	ldrb	r3, [r7, #23]
 800c4c4:	e000      	b.n	800c4c8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800c4c6:	2300      	movs	r3, #0
}
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	3718      	adds	r7, #24
 800c4cc:	46bd      	mov	sp, r7
 800c4ce:	bd80      	pop	{r7, pc}

0800c4d0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b082      	sub	sp, #8
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2201      	movs	r2, #1
 800c4dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	2200      	movs	r2, #0
 800c4e4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	2200      	movs	r2, #0
 800c4f2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d101      	bne.n	800c504 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800c500:	2303      	movs	r3, #3
 800c502:	e02f      	b.n	800c564 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d00f      	beq.n	800c52e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c514:	685b      	ldr	r3, [r3, #4]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d009      	beq.n	800c52e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c520:	685b      	ldr	r3, [r3, #4]
 800c522:	687a      	ldr	r2, [r7, #4]
 800c524:	6852      	ldr	r2, [r2, #4]
 800c526:	b2d2      	uxtb	r2, r2
 800c528:	4611      	mov	r1, r2
 800c52a:	6878      	ldr	r0, [r7, #4]
 800c52c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c52e:	2340      	movs	r3, #64	@ 0x40
 800c530:	2200      	movs	r2, #0
 800c532:	2100      	movs	r1, #0
 800c534:	6878      	ldr	r0, [r7, #4]
 800c536:	f001 fac0 	bl	800daba <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	2201      	movs	r2, #1
 800c53e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	2240      	movs	r2, #64	@ 0x40
 800c546:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c54a:	2340      	movs	r3, #64	@ 0x40
 800c54c:	2200      	movs	r2, #0
 800c54e:	2180      	movs	r1, #128	@ 0x80
 800c550:	6878      	ldr	r0, [r7, #4]
 800c552:	f001 fab2 	bl	800daba <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	2201      	movs	r2, #1
 800c55a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	2240      	movs	r2, #64	@ 0x40
 800c560:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800c562:	2300      	movs	r3, #0
}
 800c564:	4618      	mov	r0, r3
 800c566:	3708      	adds	r7, #8
 800c568:	46bd      	mov	sp, r7
 800c56a:	bd80      	pop	{r7, pc}

0800c56c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c56c:	b480      	push	{r7}
 800c56e:	b083      	sub	sp, #12
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
 800c574:	460b      	mov	r3, r1
 800c576:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	78fa      	ldrb	r2, [r7, #3]
 800c57c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c57e:	2300      	movs	r3, #0
}
 800c580:	4618      	mov	r0, r3
 800c582:	370c      	adds	r7, #12
 800c584:	46bd      	mov	sp, r7
 800c586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58a:	4770      	bx	lr

0800c58c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c58c:	b480      	push	{r7}
 800c58e:	b083      	sub	sp, #12
 800c590:	af00      	add	r7, sp, #0
 800c592:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c59a:	b2da      	uxtb	r2, r3
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	2204      	movs	r2, #4
 800c5a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800c5aa:	2300      	movs	r3, #0
}
 800c5ac:	4618      	mov	r0, r3
 800c5ae:	370c      	adds	r7, #12
 800c5b0:	46bd      	mov	sp, r7
 800c5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b6:	4770      	bx	lr

0800c5b8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c5b8:	b480      	push	{r7}
 800c5ba:	b083      	sub	sp, #12
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c5c6:	b2db      	uxtb	r3, r3
 800c5c8:	2b04      	cmp	r3, #4
 800c5ca:	d106      	bne.n	800c5da <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800c5d2:	b2da      	uxtb	r2, r3
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800c5da:	2300      	movs	r3, #0
}
 800c5dc:	4618      	mov	r0, r3
 800c5de:	370c      	adds	r7, #12
 800c5e0:	46bd      	mov	sp, r7
 800c5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e6:	4770      	bx	lr

0800c5e8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c5e8:	b580      	push	{r7, lr}
 800c5ea:	b082      	sub	sp, #8
 800c5ec:	af00      	add	r7, sp, #0
 800c5ee:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d101      	bne.n	800c5fe <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800c5fa:	2303      	movs	r3, #3
 800c5fc:	e012      	b.n	800c624 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c604:	b2db      	uxtb	r3, r3
 800c606:	2b03      	cmp	r3, #3
 800c608:	d10b      	bne.n	800c622 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c610:	69db      	ldr	r3, [r3, #28]
 800c612:	2b00      	cmp	r3, #0
 800c614:	d005      	beq.n	800c622 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c61c:	69db      	ldr	r3, [r3, #28]
 800c61e:	6878      	ldr	r0, [r7, #4]
 800c620:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c622:	2300      	movs	r3, #0
}
 800c624:	4618      	mov	r0, r3
 800c626:	3708      	adds	r7, #8
 800c628:	46bd      	mov	sp, r7
 800c62a:	bd80      	pop	{r7, pc}

0800c62c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c62c:	b480      	push	{r7}
 800c62e:	b087      	sub	sp, #28
 800c630:	af00      	add	r7, sp, #0
 800c632:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c638:	697b      	ldr	r3, [r7, #20]
 800c63a:	781b      	ldrb	r3, [r3, #0]
 800c63c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c63e:	697b      	ldr	r3, [r7, #20]
 800c640:	3301      	adds	r3, #1
 800c642:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c644:	697b      	ldr	r3, [r7, #20]
 800c646:	781b      	ldrb	r3, [r3, #0]
 800c648:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c64a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800c64e:	021b      	lsls	r3, r3, #8
 800c650:	b21a      	sxth	r2, r3
 800c652:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c656:	4313      	orrs	r3, r2
 800c658:	b21b      	sxth	r3, r3
 800c65a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c65c:	89fb      	ldrh	r3, [r7, #14]
}
 800c65e:	4618      	mov	r0, r3
 800c660:	371c      	adds	r7, #28
 800c662:	46bd      	mov	sp, r7
 800c664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c668:	4770      	bx	lr
	...

0800c66c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b084      	sub	sp, #16
 800c670:	af00      	add	r7, sp, #0
 800c672:	6078      	str	r0, [r7, #4]
 800c674:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c676:	2300      	movs	r3, #0
 800c678:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c67a:	683b      	ldr	r3, [r7, #0]
 800c67c:	781b      	ldrb	r3, [r3, #0]
 800c67e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c682:	2b40      	cmp	r3, #64	@ 0x40
 800c684:	d005      	beq.n	800c692 <USBD_StdDevReq+0x26>
 800c686:	2b40      	cmp	r3, #64	@ 0x40
 800c688:	d853      	bhi.n	800c732 <USBD_StdDevReq+0xc6>
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d00b      	beq.n	800c6a6 <USBD_StdDevReq+0x3a>
 800c68e:	2b20      	cmp	r3, #32
 800c690:	d14f      	bne.n	800c732 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c698:	689b      	ldr	r3, [r3, #8]
 800c69a:	6839      	ldr	r1, [r7, #0]
 800c69c:	6878      	ldr	r0, [r7, #4]
 800c69e:	4798      	blx	r3
 800c6a0:	4603      	mov	r3, r0
 800c6a2:	73fb      	strb	r3, [r7, #15]
      break;
 800c6a4:	e04a      	b.n	800c73c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	785b      	ldrb	r3, [r3, #1]
 800c6aa:	2b09      	cmp	r3, #9
 800c6ac:	d83b      	bhi.n	800c726 <USBD_StdDevReq+0xba>
 800c6ae:	a201      	add	r2, pc, #4	@ (adr r2, 800c6b4 <USBD_StdDevReq+0x48>)
 800c6b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6b4:	0800c709 	.word	0x0800c709
 800c6b8:	0800c71d 	.word	0x0800c71d
 800c6bc:	0800c727 	.word	0x0800c727
 800c6c0:	0800c713 	.word	0x0800c713
 800c6c4:	0800c727 	.word	0x0800c727
 800c6c8:	0800c6e7 	.word	0x0800c6e7
 800c6cc:	0800c6dd 	.word	0x0800c6dd
 800c6d0:	0800c727 	.word	0x0800c727
 800c6d4:	0800c6ff 	.word	0x0800c6ff
 800c6d8:	0800c6f1 	.word	0x0800c6f1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c6dc:	6839      	ldr	r1, [r7, #0]
 800c6de:	6878      	ldr	r0, [r7, #4]
 800c6e0:	f000 f9de 	bl	800caa0 <USBD_GetDescriptor>
          break;
 800c6e4:	e024      	b.n	800c730 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c6e6:	6839      	ldr	r1, [r7, #0]
 800c6e8:	6878      	ldr	r0, [r7, #4]
 800c6ea:	f000 fb6d 	bl	800cdc8 <USBD_SetAddress>
          break;
 800c6ee:	e01f      	b.n	800c730 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c6f0:	6839      	ldr	r1, [r7, #0]
 800c6f2:	6878      	ldr	r0, [r7, #4]
 800c6f4:	f000 fbac 	bl	800ce50 <USBD_SetConfig>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	73fb      	strb	r3, [r7, #15]
          break;
 800c6fc:	e018      	b.n	800c730 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c6fe:	6839      	ldr	r1, [r7, #0]
 800c700:	6878      	ldr	r0, [r7, #4]
 800c702:	f000 fc4b 	bl	800cf9c <USBD_GetConfig>
          break;
 800c706:	e013      	b.n	800c730 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c708:	6839      	ldr	r1, [r7, #0]
 800c70a:	6878      	ldr	r0, [r7, #4]
 800c70c:	f000 fc7c 	bl	800d008 <USBD_GetStatus>
          break;
 800c710:	e00e      	b.n	800c730 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c712:	6839      	ldr	r1, [r7, #0]
 800c714:	6878      	ldr	r0, [r7, #4]
 800c716:	f000 fcab 	bl	800d070 <USBD_SetFeature>
          break;
 800c71a:	e009      	b.n	800c730 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c71c:	6839      	ldr	r1, [r7, #0]
 800c71e:	6878      	ldr	r0, [r7, #4]
 800c720:	f000 fcba 	bl	800d098 <USBD_ClrFeature>
          break;
 800c724:	e004      	b.n	800c730 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800c726:	6839      	ldr	r1, [r7, #0]
 800c728:	6878      	ldr	r0, [r7, #4]
 800c72a:	f000 fd11 	bl	800d150 <USBD_CtlError>
          break;
 800c72e:	bf00      	nop
      }
      break;
 800c730:	e004      	b.n	800c73c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800c732:	6839      	ldr	r1, [r7, #0]
 800c734:	6878      	ldr	r0, [r7, #4]
 800c736:	f000 fd0b 	bl	800d150 <USBD_CtlError>
      break;
 800c73a:	bf00      	nop
  }

  return ret;
 800c73c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c73e:	4618      	mov	r0, r3
 800c740:	3710      	adds	r7, #16
 800c742:	46bd      	mov	sp, r7
 800c744:	bd80      	pop	{r7, pc}
 800c746:	bf00      	nop

0800c748 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b084      	sub	sp, #16
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]
 800c750:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c752:	2300      	movs	r3, #0
 800c754:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c756:	683b      	ldr	r3, [r7, #0]
 800c758:	781b      	ldrb	r3, [r3, #0]
 800c75a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c75e:	2b40      	cmp	r3, #64	@ 0x40
 800c760:	d005      	beq.n	800c76e <USBD_StdItfReq+0x26>
 800c762:	2b40      	cmp	r3, #64	@ 0x40
 800c764:	d82f      	bhi.n	800c7c6 <USBD_StdItfReq+0x7e>
 800c766:	2b00      	cmp	r3, #0
 800c768:	d001      	beq.n	800c76e <USBD_StdItfReq+0x26>
 800c76a:	2b20      	cmp	r3, #32
 800c76c:	d12b      	bne.n	800c7c6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c774:	b2db      	uxtb	r3, r3
 800c776:	3b01      	subs	r3, #1
 800c778:	2b02      	cmp	r3, #2
 800c77a:	d81d      	bhi.n	800c7b8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c77c:	683b      	ldr	r3, [r7, #0]
 800c77e:	889b      	ldrh	r3, [r3, #4]
 800c780:	b2db      	uxtb	r3, r3
 800c782:	2b01      	cmp	r3, #1
 800c784:	d813      	bhi.n	800c7ae <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c78c:	689b      	ldr	r3, [r3, #8]
 800c78e:	6839      	ldr	r1, [r7, #0]
 800c790:	6878      	ldr	r0, [r7, #4]
 800c792:	4798      	blx	r3
 800c794:	4603      	mov	r3, r0
 800c796:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	88db      	ldrh	r3, [r3, #6]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d110      	bne.n	800c7c2 <USBD_StdItfReq+0x7a>
 800c7a0:	7bfb      	ldrb	r3, [r7, #15]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d10d      	bne.n	800c7c2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c7a6:	6878      	ldr	r0, [r7, #4]
 800c7a8:	f000 fd9d 	bl	800d2e6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c7ac:	e009      	b.n	800c7c2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800c7ae:	6839      	ldr	r1, [r7, #0]
 800c7b0:	6878      	ldr	r0, [r7, #4]
 800c7b2:	f000 fccd 	bl	800d150 <USBD_CtlError>
          break;
 800c7b6:	e004      	b.n	800c7c2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800c7b8:	6839      	ldr	r1, [r7, #0]
 800c7ba:	6878      	ldr	r0, [r7, #4]
 800c7bc:	f000 fcc8 	bl	800d150 <USBD_CtlError>
          break;
 800c7c0:	e000      	b.n	800c7c4 <USBD_StdItfReq+0x7c>
          break;
 800c7c2:	bf00      	nop
      }
      break;
 800c7c4:	e004      	b.n	800c7d0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800c7c6:	6839      	ldr	r1, [r7, #0]
 800c7c8:	6878      	ldr	r0, [r7, #4]
 800c7ca:	f000 fcc1 	bl	800d150 <USBD_CtlError>
      break;
 800c7ce:	bf00      	nop
  }

  return ret;
 800c7d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7d2:	4618      	mov	r0, r3
 800c7d4:	3710      	adds	r7, #16
 800c7d6:	46bd      	mov	sp, r7
 800c7d8:	bd80      	pop	{r7, pc}

0800c7da <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c7da:	b580      	push	{r7, lr}
 800c7dc:	b084      	sub	sp, #16
 800c7de:	af00      	add	r7, sp, #0
 800c7e0:	6078      	str	r0, [r7, #4]
 800c7e2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800c7e8:	683b      	ldr	r3, [r7, #0]
 800c7ea:	889b      	ldrh	r3, [r3, #4]
 800c7ec:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c7ee:	683b      	ldr	r3, [r7, #0]
 800c7f0:	781b      	ldrb	r3, [r3, #0]
 800c7f2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c7f6:	2b40      	cmp	r3, #64	@ 0x40
 800c7f8:	d007      	beq.n	800c80a <USBD_StdEPReq+0x30>
 800c7fa:	2b40      	cmp	r3, #64	@ 0x40
 800c7fc:	f200 8145 	bhi.w	800ca8a <USBD_StdEPReq+0x2b0>
 800c800:	2b00      	cmp	r3, #0
 800c802:	d00c      	beq.n	800c81e <USBD_StdEPReq+0x44>
 800c804:	2b20      	cmp	r3, #32
 800c806:	f040 8140 	bne.w	800ca8a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c810:	689b      	ldr	r3, [r3, #8]
 800c812:	6839      	ldr	r1, [r7, #0]
 800c814:	6878      	ldr	r0, [r7, #4]
 800c816:	4798      	blx	r3
 800c818:	4603      	mov	r3, r0
 800c81a:	73fb      	strb	r3, [r7, #15]
      break;
 800c81c:	e13a      	b.n	800ca94 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c81e:	683b      	ldr	r3, [r7, #0]
 800c820:	785b      	ldrb	r3, [r3, #1]
 800c822:	2b03      	cmp	r3, #3
 800c824:	d007      	beq.n	800c836 <USBD_StdEPReq+0x5c>
 800c826:	2b03      	cmp	r3, #3
 800c828:	f300 8129 	bgt.w	800ca7e <USBD_StdEPReq+0x2a4>
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d07f      	beq.n	800c930 <USBD_StdEPReq+0x156>
 800c830:	2b01      	cmp	r3, #1
 800c832:	d03c      	beq.n	800c8ae <USBD_StdEPReq+0xd4>
 800c834:	e123      	b.n	800ca7e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c83c:	b2db      	uxtb	r3, r3
 800c83e:	2b02      	cmp	r3, #2
 800c840:	d002      	beq.n	800c848 <USBD_StdEPReq+0x6e>
 800c842:	2b03      	cmp	r3, #3
 800c844:	d016      	beq.n	800c874 <USBD_StdEPReq+0x9a>
 800c846:	e02c      	b.n	800c8a2 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c848:	7bbb      	ldrb	r3, [r7, #14]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d00d      	beq.n	800c86a <USBD_StdEPReq+0x90>
 800c84e:	7bbb      	ldrb	r3, [r7, #14]
 800c850:	2b80      	cmp	r3, #128	@ 0x80
 800c852:	d00a      	beq.n	800c86a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c854:	7bbb      	ldrb	r3, [r7, #14]
 800c856:	4619      	mov	r1, r3
 800c858:	6878      	ldr	r0, [r7, #4]
 800c85a:	f001 f973 	bl	800db44 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c85e:	2180      	movs	r1, #128	@ 0x80
 800c860:	6878      	ldr	r0, [r7, #4]
 800c862:	f001 f96f 	bl	800db44 <USBD_LL_StallEP>
 800c866:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c868:	e020      	b.n	800c8ac <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800c86a:	6839      	ldr	r1, [r7, #0]
 800c86c:	6878      	ldr	r0, [r7, #4]
 800c86e:	f000 fc6f 	bl	800d150 <USBD_CtlError>
              break;
 800c872:	e01b      	b.n	800c8ac <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	885b      	ldrh	r3, [r3, #2]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d10e      	bne.n	800c89a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c87c:	7bbb      	ldrb	r3, [r7, #14]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d00b      	beq.n	800c89a <USBD_StdEPReq+0xc0>
 800c882:	7bbb      	ldrb	r3, [r7, #14]
 800c884:	2b80      	cmp	r3, #128	@ 0x80
 800c886:	d008      	beq.n	800c89a <USBD_StdEPReq+0xc0>
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	88db      	ldrh	r3, [r3, #6]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d104      	bne.n	800c89a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c890:	7bbb      	ldrb	r3, [r7, #14]
 800c892:	4619      	mov	r1, r3
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	f001 f955 	bl	800db44 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	f000 fd23 	bl	800d2e6 <USBD_CtlSendStatus>

              break;
 800c8a0:	e004      	b.n	800c8ac <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800c8a2:	6839      	ldr	r1, [r7, #0]
 800c8a4:	6878      	ldr	r0, [r7, #4]
 800c8a6:	f000 fc53 	bl	800d150 <USBD_CtlError>
              break;
 800c8aa:	bf00      	nop
          }
          break;
 800c8ac:	e0ec      	b.n	800ca88 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c8b4:	b2db      	uxtb	r3, r3
 800c8b6:	2b02      	cmp	r3, #2
 800c8b8:	d002      	beq.n	800c8c0 <USBD_StdEPReq+0xe6>
 800c8ba:	2b03      	cmp	r3, #3
 800c8bc:	d016      	beq.n	800c8ec <USBD_StdEPReq+0x112>
 800c8be:	e030      	b.n	800c922 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c8c0:	7bbb      	ldrb	r3, [r7, #14]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d00d      	beq.n	800c8e2 <USBD_StdEPReq+0x108>
 800c8c6:	7bbb      	ldrb	r3, [r7, #14]
 800c8c8:	2b80      	cmp	r3, #128	@ 0x80
 800c8ca:	d00a      	beq.n	800c8e2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c8cc:	7bbb      	ldrb	r3, [r7, #14]
 800c8ce:	4619      	mov	r1, r3
 800c8d0:	6878      	ldr	r0, [r7, #4]
 800c8d2:	f001 f937 	bl	800db44 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c8d6:	2180      	movs	r1, #128	@ 0x80
 800c8d8:	6878      	ldr	r0, [r7, #4]
 800c8da:	f001 f933 	bl	800db44 <USBD_LL_StallEP>
 800c8de:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c8e0:	e025      	b.n	800c92e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800c8e2:	6839      	ldr	r1, [r7, #0]
 800c8e4:	6878      	ldr	r0, [r7, #4]
 800c8e6:	f000 fc33 	bl	800d150 <USBD_CtlError>
              break;
 800c8ea:	e020      	b.n	800c92e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c8ec:	683b      	ldr	r3, [r7, #0]
 800c8ee:	885b      	ldrh	r3, [r3, #2]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d11b      	bne.n	800c92c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c8f4:	7bbb      	ldrb	r3, [r7, #14]
 800c8f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d004      	beq.n	800c908 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c8fe:	7bbb      	ldrb	r3, [r7, #14]
 800c900:	4619      	mov	r1, r3
 800c902:	6878      	ldr	r0, [r7, #4]
 800c904:	f001 f93d 	bl	800db82 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	f000 fcec 	bl	800d2e6 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c914:	689b      	ldr	r3, [r3, #8]
 800c916:	6839      	ldr	r1, [r7, #0]
 800c918:	6878      	ldr	r0, [r7, #4]
 800c91a:	4798      	blx	r3
 800c91c:	4603      	mov	r3, r0
 800c91e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800c920:	e004      	b.n	800c92c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800c922:	6839      	ldr	r1, [r7, #0]
 800c924:	6878      	ldr	r0, [r7, #4]
 800c926:	f000 fc13 	bl	800d150 <USBD_CtlError>
              break;
 800c92a:	e000      	b.n	800c92e <USBD_StdEPReq+0x154>
              break;
 800c92c:	bf00      	nop
          }
          break;
 800c92e:	e0ab      	b.n	800ca88 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c936:	b2db      	uxtb	r3, r3
 800c938:	2b02      	cmp	r3, #2
 800c93a:	d002      	beq.n	800c942 <USBD_StdEPReq+0x168>
 800c93c:	2b03      	cmp	r3, #3
 800c93e:	d032      	beq.n	800c9a6 <USBD_StdEPReq+0x1cc>
 800c940:	e097      	b.n	800ca72 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c942:	7bbb      	ldrb	r3, [r7, #14]
 800c944:	2b00      	cmp	r3, #0
 800c946:	d007      	beq.n	800c958 <USBD_StdEPReq+0x17e>
 800c948:	7bbb      	ldrb	r3, [r7, #14]
 800c94a:	2b80      	cmp	r3, #128	@ 0x80
 800c94c:	d004      	beq.n	800c958 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800c94e:	6839      	ldr	r1, [r7, #0]
 800c950:	6878      	ldr	r0, [r7, #4]
 800c952:	f000 fbfd 	bl	800d150 <USBD_CtlError>
                break;
 800c956:	e091      	b.n	800ca7c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c958:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	da0b      	bge.n	800c978 <USBD_StdEPReq+0x19e>
 800c960:	7bbb      	ldrb	r3, [r7, #14]
 800c962:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c966:	4613      	mov	r3, r2
 800c968:	009b      	lsls	r3, r3, #2
 800c96a:	4413      	add	r3, r2
 800c96c:	009b      	lsls	r3, r3, #2
 800c96e:	3310      	adds	r3, #16
 800c970:	687a      	ldr	r2, [r7, #4]
 800c972:	4413      	add	r3, r2
 800c974:	3304      	adds	r3, #4
 800c976:	e00b      	b.n	800c990 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c978:	7bbb      	ldrb	r3, [r7, #14]
 800c97a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c97e:	4613      	mov	r3, r2
 800c980:	009b      	lsls	r3, r3, #2
 800c982:	4413      	add	r3, r2
 800c984:	009b      	lsls	r3, r3, #2
 800c986:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c98a:	687a      	ldr	r2, [r7, #4]
 800c98c:	4413      	add	r3, r2
 800c98e:	3304      	adds	r3, #4
 800c990:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c992:	68bb      	ldr	r3, [r7, #8]
 800c994:	2200      	movs	r2, #0
 800c996:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c998:	68bb      	ldr	r3, [r7, #8]
 800c99a:	2202      	movs	r2, #2
 800c99c:	4619      	mov	r1, r3
 800c99e:	6878      	ldr	r0, [r7, #4]
 800c9a0:	f000 fc47 	bl	800d232 <USBD_CtlSendData>
              break;
 800c9a4:	e06a      	b.n	800ca7c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c9a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	da11      	bge.n	800c9d2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c9ae:	7bbb      	ldrb	r3, [r7, #14]
 800c9b0:	f003 020f 	and.w	r2, r3, #15
 800c9b4:	6879      	ldr	r1, [r7, #4]
 800c9b6:	4613      	mov	r3, r2
 800c9b8:	009b      	lsls	r3, r3, #2
 800c9ba:	4413      	add	r3, r2
 800c9bc:	009b      	lsls	r3, r3, #2
 800c9be:	440b      	add	r3, r1
 800c9c0:	3324      	adds	r3, #36	@ 0x24
 800c9c2:	881b      	ldrh	r3, [r3, #0]
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d117      	bne.n	800c9f8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800c9c8:	6839      	ldr	r1, [r7, #0]
 800c9ca:	6878      	ldr	r0, [r7, #4]
 800c9cc:	f000 fbc0 	bl	800d150 <USBD_CtlError>
                  break;
 800c9d0:	e054      	b.n	800ca7c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c9d2:	7bbb      	ldrb	r3, [r7, #14]
 800c9d4:	f003 020f 	and.w	r2, r3, #15
 800c9d8:	6879      	ldr	r1, [r7, #4]
 800c9da:	4613      	mov	r3, r2
 800c9dc:	009b      	lsls	r3, r3, #2
 800c9de:	4413      	add	r3, r2
 800c9e0:	009b      	lsls	r3, r3, #2
 800c9e2:	440b      	add	r3, r1
 800c9e4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c9e8:	881b      	ldrh	r3, [r3, #0]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d104      	bne.n	800c9f8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800c9ee:	6839      	ldr	r1, [r7, #0]
 800c9f0:	6878      	ldr	r0, [r7, #4]
 800c9f2:	f000 fbad 	bl	800d150 <USBD_CtlError>
                  break;
 800c9f6:	e041      	b.n	800ca7c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c9f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	da0b      	bge.n	800ca18 <USBD_StdEPReq+0x23e>
 800ca00:	7bbb      	ldrb	r3, [r7, #14]
 800ca02:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ca06:	4613      	mov	r3, r2
 800ca08:	009b      	lsls	r3, r3, #2
 800ca0a:	4413      	add	r3, r2
 800ca0c:	009b      	lsls	r3, r3, #2
 800ca0e:	3310      	adds	r3, #16
 800ca10:	687a      	ldr	r2, [r7, #4]
 800ca12:	4413      	add	r3, r2
 800ca14:	3304      	adds	r3, #4
 800ca16:	e00b      	b.n	800ca30 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ca18:	7bbb      	ldrb	r3, [r7, #14]
 800ca1a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca1e:	4613      	mov	r3, r2
 800ca20:	009b      	lsls	r3, r3, #2
 800ca22:	4413      	add	r3, r2
 800ca24:	009b      	lsls	r3, r3, #2
 800ca26:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ca2a:	687a      	ldr	r2, [r7, #4]
 800ca2c:	4413      	add	r3, r2
 800ca2e:	3304      	adds	r3, #4
 800ca30:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ca32:	7bbb      	ldrb	r3, [r7, #14]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d002      	beq.n	800ca3e <USBD_StdEPReq+0x264>
 800ca38:	7bbb      	ldrb	r3, [r7, #14]
 800ca3a:	2b80      	cmp	r3, #128	@ 0x80
 800ca3c:	d103      	bne.n	800ca46 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800ca3e:	68bb      	ldr	r3, [r7, #8]
 800ca40:	2200      	movs	r2, #0
 800ca42:	601a      	str	r2, [r3, #0]
 800ca44:	e00e      	b.n	800ca64 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ca46:	7bbb      	ldrb	r3, [r7, #14]
 800ca48:	4619      	mov	r1, r3
 800ca4a:	6878      	ldr	r0, [r7, #4]
 800ca4c:	f001 f8b8 	bl	800dbc0 <USBD_LL_IsStallEP>
 800ca50:	4603      	mov	r3, r0
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d003      	beq.n	800ca5e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800ca56:	68bb      	ldr	r3, [r7, #8]
 800ca58:	2201      	movs	r2, #1
 800ca5a:	601a      	str	r2, [r3, #0]
 800ca5c:	e002      	b.n	800ca64 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800ca5e:	68bb      	ldr	r3, [r7, #8]
 800ca60:	2200      	movs	r2, #0
 800ca62:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ca64:	68bb      	ldr	r3, [r7, #8]
 800ca66:	2202      	movs	r2, #2
 800ca68:	4619      	mov	r1, r3
 800ca6a:	6878      	ldr	r0, [r7, #4]
 800ca6c:	f000 fbe1 	bl	800d232 <USBD_CtlSendData>
              break;
 800ca70:	e004      	b.n	800ca7c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800ca72:	6839      	ldr	r1, [r7, #0]
 800ca74:	6878      	ldr	r0, [r7, #4]
 800ca76:	f000 fb6b 	bl	800d150 <USBD_CtlError>
              break;
 800ca7a:	bf00      	nop
          }
          break;
 800ca7c:	e004      	b.n	800ca88 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800ca7e:	6839      	ldr	r1, [r7, #0]
 800ca80:	6878      	ldr	r0, [r7, #4]
 800ca82:	f000 fb65 	bl	800d150 <USBD_CtlError>
          break;
 800ca86:	bf00      	nop
      }
      break;
 800ca88:	e004      	b.n	800ca94 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800ca8a:	6839      	ldr	r1, [r7, #0]
 800ca8c:	6878      	ldr	r0, [r7, #4]
 800ca8e:	f000 fb5f 	bl	800d150 <USBD_CtlError>
      break;
 800ca92:	bf00      	nop
  }

  return ret;
 800ca94:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca96:	4618      	mov	r0, r3
 800ca98:	3710      	adds	r7, #16
 800ca9a:	46bd      	mov	sp, r7
 800ca9c:	bd80      	pop	{r7, pc}
	...

0800caa0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b084      	sub	sp, #16
 800caa4:	af00      	add	r7, sp, #0
 800caa6:	6078      	str	r0, [r7, #4]
 800caa8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800caaa:	2300      	movs	r3, #0
 800caac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800caae:	2300      	movs	r3, #0
 800cab0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800cab2:	2300      	movs	r3, #0
 800cab4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800cab6:	683b      	ldr	r3, [r7, #0]
 800cab8:	885b      	ldrh	r3, [r3, #2]
 800caba:	0a1b      	lsrs	r3, r3, #8
 800cabc:	b29b      	uxth	r3, r3
 800cabe:	3b01      	subs	r3, #1
 800cac0:	2b0e      	cmp	r3, #14
 800cac2:	f200 8152 	bhi.w	800cd6a <USBD_GetDescriptor+0x2ca>
 800cac6:	a201      	add	r2, pc, #4	@ (adr r2, 800cacc <USBD_GetDescriptor+0x2c>)
 800cac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cacc:	0800cb3d 	.word	0x0800cb3d
 800cad0:	0800cb55 	.word	0x0800cb55
 800cad4:	0800cb95 	.word	0x0800cb95
 800cad8:	0800cd6b 	.word	0x0800cd6b
 800cadc:	0800cd6b 	.word	0x0800cd6b
 800cae0:	0800cd0b 	.word	0x0800cd0b
 800cae4:	0800cd37 	.word	0x0800cd37
 800cae8:	0800cd6b 	.word	0x0800cd6b
 800caec:	0800cd6b 	.word	0x0800cd6b
 800caf0:	0800cd6b 	.word	0x0800cd6b
 800caf4:	0800cd6b 	.word	0x0800cd6b
 800caf8:	0800cd6b 	.word	0x0800cd6b
 800cafc:	0800cd6b 	.word	0x0800cd6b
 800cb00:	0800cd6b 	.word	0x0800cd6b
 800cb04:	0800cb09 	.word	0x0800cb09
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cb0e:	69db      	ldr	r3, [r3, #28]
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d00b      	beq.n	800cb2c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cb1a:	69db      	ldr	r3, [r3, #28]
 800cb1c:	687a      	ldr	r2, [r7, #4]
 800cb1e:	7c12      	ldrb	r2, [r2, #16]
 800cb20:	f107 0108 	add.w	r1, r7, #8
 800cb24:	4610      	mov	r0, r2
 800cb26:	4798      	blx	r3
 800cb28:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cb2a:	e126      	b.n	800cd7a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800cb2c:	6839      	ldr	r1, [r7, #0]
 800cb2e:	6878      	ldr	r0, [r7, #4]
 800cb30:	f000 fb0e 	bl	800d150 <USBD_CtlError>
        err++;
 800cb34:	7afb      	ldrb	r3, [r7, #11]
 800cb36:	3301      	adds	r3, #1
 800cb38:	72fb      	strb	r3, [r7, #11]
      break;
 800cb3a:	e11e      	b.n	800cd7a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	687a      	ldr	r2, [r7, #4]
 800cb46:	7c12      	ldrb	r2, [r2, #16]
 800cb48:	f107 0108 	add.w	r1, r7, #8
 800cb4c:	4610      	mov	r0, r2
 800cb4e:	4798      	blx	r3
 800cb50:	60f8      	str	r0, [r7, #12]
      break;
 800cb52:	e112      	b.n	800cd7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	7c1b      	ldrb	r3, [r3, #16]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d10d      	bne.n	800cb78 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cb62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb64:	f107 0208 	add.w	r2, r7, #8
 800cb68:	4610      	mov	r0, r2
 800cb6a:	4798      	blx	r3
 800cb6c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	3301      	adds	r3, #1
 800cb72:	2202      	movs	r2, #2
 800cb74:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800cb76:	e100      	b.n	800cd7a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cb7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb80:	f107 0208 	add.w	r2, r7, #8
 800cb84:	4610      	mov	r0, r2
 800cb86:	4798      	blx	r3
 800cb88:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	3301      	adds	r3, #1
 800cb8e:	2202      	movs	r2, #2
 800cb90:	701a      	strb	r2, [r3, #0]
      break;
 800cb92:	e0f2      	b.n	800cd7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800cb94:	683b      	ldr	r3, [r7, #0]
 800cb96:	885b      	ldrh	r3, [r3, #2]
 800cb98:	b2db      	uxtb	r3, r3
 800cb9a:	2b05      	cmp	r3, #5
 800cb9c:	f200 80ac 	bhi.w	800ccf8 <USBD_GetDescriptor+0x258>
 800cba0:	a201      	add	r2, pc, #4	@ (adr r2, 800cba8 <USBD_GetDescriptor+0x108>)
 800cba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cba6:	bf00      	nop
 800cba8:	0800cbc1 	.word	0x0800cbc1
 800cbac:	0800cbf5 	.word	0x0800cbf5
 800cbb0:	0800cc29 	.word	0x0800cc29
 800cbb4:	0800cc5d 	.word	0x0800cc5d
 800cbb8:	0800cc91 	.word	0x0800cc91
 800cbbc:	0800ccc5 	.word	0x0800ccc5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cbc6:	685b      	ldr	r3, [r3, #4]
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d00b      	beq.n	800cbe4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cbd2:	685b      	ldr	r3, [r3, #4]
 800cbd4:	687a      	ldr	r2, [r7, #4]
 800cbd6:	7c12      	ldrb	r2, [r2, #16]
 800cbd8:	f107 0108 	add.w	r1, r7, #8
 800cbdc:	4610      	mov	r0, r2
 800cbde:	4798      	blx	r3
 800cbe0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cbe2:	e091      	b.n	800cd08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cbe4:	6839      	ldr	r1, [r7, #0]
 800cbe6:	6878      	ldr	r0, [r7, #4]
 800cbe8:	f000 fab2 	bl	800d150 <USBD_CtlError>
            err++;
 800cbec:	7afb      	ldrb	r3, [r7, #11]
 800cbee:	3301      	adds	r3, #1
 800cbf0:	72fb      	strb	r3, [r7, #11]
          break;
 800cbf2:	e089      	b.n	800cd08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cbfa:	689b      	ldr	r3, [r3, #8]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d00b      	beq.n	800cc18 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc06:	689b      	ldr	r3, [r3, #8]
 800cc08:	687a      	ldr	r2, [r7, #4]
 800cc0a:	7c12      	ldrb	r2, [r2, #16]
 800cc0c:	f107 0108 	add.w	r1, r7, #8
 800cc10:	4610      	mov	r0, r2
 800cc12:	4798      	blx	r3
 800cc14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc16:	e077      	b.n	800cd08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cc18:	6839      	ldr	r1, [r7, #0]
 800cc1a:	6878      	ldr	r0, [r7, #4]
 800cc1c:	f000 fa98 	bl	800d150 <USBD_CtlError>
            err++;
 800cc20:	7afb      	ldrb	r3, [r7, #11]
 800cc22:	3301      	adds	r3, #1
 800cc24:	72fb      	strb	r3, [r7, #11]
          break;
 800cc26:	e06f      	b.n	800cd08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc2e:	68db      	ldr	r3, [r3, #12]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d00b      	beq.n	800cc4c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc3a:	68db      	ldr	r3, [r3, #12]
 800cc3c:	687a      	ldr	r2, [r7, #4]
 800cc3e:	7c12      	ldrb	r2, [r2, #16]
 800cc40:	f107 0108 	add.w	r1, r7, #8
 800cc44:	4610      	mov	r0, r2
 800cc46:	4798      	blx	r3
 800cc48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc4a:	e05d      	b.n	800cd08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cc4c:	6839      	ldr	r1, [r7, #0]
 800cc4e:	6878      	ldr	r0, [r7, #4]
 800cc50:	f000 fa7e 	bl	800d150 <USBD_CtlError>
            err++;
 800cc54:	7afb      	ldrb	r3, [r7, #11]
 800cc56:	3301      	adds	r3, #1
 800cc58:	72fb      	strb	r3, [r7, #11]
          break;
 800cc5a:	e055      	b.n	800cd08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc62:	691b      	ldr	r3, [r3, #16]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d00b      	beq.n	800cc80 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc6e:	691b      	ldr	r3, [r3, #16]
 800cc70:	687a      	ldr	r2, [r7, #4]
 800cc72:	7c12      	ldrb	r2, [r2, #16]
 800cc74:	f107 0108 	add.w	r1, r7, #8
 800cc78:	4610      	mov	r0, r2
 800cc7a:	4798      	blx	r3
 800cc7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc7e:	e043      	b.n	800cd08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cc80:	6839      	ldr	r1, [r7, #0]
 800cc82:	6878      	ldr	r0, [r7, #4]
 800cc84:	f000 fa64 	bl	800d150 <USBD_CtlError>
            err++;
 800cc88:	7afb      	ldrb	r3, [r7, #11]
 800cc8a:	3301      	adds	r3, #1
 800cc8c:	72fb      	strb	r3, [r7, #11]
          break;
 800cc8e:	e03b      	b.n	800cd08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc96:	695b      	ldr	r3, [r3, #20]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d00b      	beq.n	800ccb4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cca2:	695b      	ldr	r3, [r3, #20]
 800cca4:	687a      	ldr	r2, [r7, #4]
 800cca6:	7c12      	ldrb	r2, [r2, #16]
 800cca8:	f107 0108 	add.w	r1, r7, #8
 800ccac:	4610      	mov	r0, r2
 800ccae:	4798      	blx	r3
 800ccb0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ccb2:	e029      	b.n	800cd08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ccb4:	6839      	ldr	r1, [r7, #0]
 800ccb6:	6878      	ldr	r0, [r7, #4]
 800ccb8:	f000 fa4a 	bl	800d150 <USBD_CtlError>
            err++;
 800ccbc:	7afb      	ldrb	r3, [r7, #11]
 800ccbe:	3301      	adds	r3, #1
 800ccc0:	72fb      	strb	r3, [r7, #11]
          break;
 800ccc2:	e021      	b.n	800cd08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ccca:	699b      	ldr	r3, [r3, #24]
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d00b      	beq.n	800cce8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ccd6:	699b      	ldr	r3, [r3, #24]
 800ccd8:	687a      	ldr	r2, [r7, #4]
 800ccda:	7c12      	ldrb	r2, [r2, #16]
 800ccdc:	f107 0108 	add.w	r1, r7, #8
 800cce0:	4610      	mov	r0, r2
 800cce2:	4798      	blx	r3
 800cce4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cce6:	e00f      	b.n	800cd08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cce8:	6839      	ldr	r1, [r7, #0]
 800ccea:	6878      	ldr	r0, [r7, #4]
 800ccec:	f000 fa30 	bl	800d150 <USBD_CtlError>
            err++;
 800ccf0:	7afb      	ldrb	r3, [r7, #11]
 800ccf2:	3301      	adds	r3, #1
 800ccf4:	72fb      	strb	r3, [r7, #11]
          break;
 800ccf6:	e007      	b.n	800cd08 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ccf8:	6839      	ldr	r1, [r7, #0]
 800ccfa:	6878      	ldr	r0, [r7, #4]
 800ccfc:	f000 fa28 	bl	800d150 <USBD_CtlError>
          err++;
 800cd00:	7afb      	ldrb	r3, [r7, #11]
 800cd02:	3301      	adds	r3, #1
 800cd04:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800cd06:	bf00      	nop
      }
      break;
 800cd08:	e037      	b.n	800cd7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	7c1b      	ldrb	r3, [r3, #16]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d109      	bne.n	800cd26 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd1a:	f107 0208 	add.w	r2, r7, #8
 800cd1e:	4610      	mov	r0, r2
 800cd20:	4798      	blx	r3
 800cd22:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cd24:	e029      	b.n	800cd7a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800cd26:	6839      	ldr	r1, [r7, #0]
 800cd28:	6878      	ldr	r0, [r7, #4]
 800cd2a:	f000 fa11 	bl	800d150 <USBD_CtlError>
        err++;
 800cd2e:	7afb      	ldrb	r3, [r7, #11]
 800cd30:	3301      	adds	r3, #1
 800cd32:	72fb      	strb	r3, [r7, #11]
      break;
 800cd34:	e021      	b.n	800cd7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	7c1b      	ldrb	r3, [r3, #16]
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d10d      	bne.n	800cd5a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd46:	f107 0208 	add.w	r2, r7, #8
 800cd4a:	4610      	mov	r0, r2
 800cd4c:	4798      	blx	r3
 800cd4e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	3301      	adds	r3, #1
 800cd54:	2207      	movs	r2, #7
 800cd56:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cd58:	e00f      	b.n	800cd7a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800cd5a:	6839      	ldr	r1, [r7, #0]
 800cd5c:	6878      	ldr	r0, [r7, #4]
 800cd5e:	f000 f9f7 	bl	800d150 <USBD_CtlError>
        err++;
 800cd62:	7afb      	ldrb	r3, [r7, #11]
 800cd64:	3301      	adds	r3, #1
 800cd66:	72fb      	strb	r3, [r7, #11]
      break;
 800cd68:	e007      	b.n	800cd7a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800cd6a:	6839      	ldr	r1, [r7, #0]
 800cd6c:	6878      	ldr	r0, [r7, #4]
 800cd6e:	f000 f9ef 	bl	800d150 <USBD_CtlError>
      err++;
 800cd72:	7afb      	ldrb	r3, [r7, #11]
 800cd74:	3301      	adds	r3, #1
 800cd76:	72fb      	strb	r3, [r7, #11]
      break;
 800cd78:	bf00      	nop
  }

  if (err != 0U)
 800cd7a:	7afb      	ldrb	r3, [r7, #11]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d11e      	bne.n	800cdbe <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	88db      	ldrh	r3, [r3, #6]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d016      	beq.n	800cdb6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800cd88:	893b      	ldrh	r3, [r7, #8]
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d00e      	beq.n	800cdac <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800cd8e:	683b      	ldr	r3, [r7, #0]
 800cd90:	88da      	ldrh	r2, [r3, #6]
 800cd92:	893b      	ldrh	r3, [r7, #8]
 800cd94:	4293      	cmp	r3, r2
 800cd96:	bf28      	it	cs
 800cd98:	4613      	movcs	r3, r2
 800cd9a:	b29b      	uxth	r3, r3
 800cd9c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800cd9e:	893b      	ldrh	r3, [r7, #8]
 800cda0:	461a      	mov	r2, r3
 800cda2:	68f9      	ldr	r1, [r7, #12]
 800cda4:	6878      	ldr	r0, [r7, #4]
 800cda6:	f000 fa44 	bl	800d232 <USBD_CtlSendData>
 800cdaa:	e009      	b.n	800cdc0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800cdac:	6839      	ldr	r1, [r7, #0]
 800cdae:	6878      	ldr	r0, [r7, #4]
 800cdb0:	f000 f9ce 	bl	800d150 <USBD_CtlError>
 800cdb4:	e004      	b.n	800cdc0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800cdb6:	6878      	ldr	r0, [r7, #4]
 800cdb8:	f000 fa95 	bl	800d2e6 <USBD_CtlSendStatus>
 800cdbc:	e000      	b.n	800cdc0 <USBD_GetDescriptor+0x320>
    return;
 800cdbe:	bf00      	nop
  }
}
 800cdc0:	3710      	adds	r7, #16
 800cdc2:	46bd      	mov	sp, r7
 800cdc4:	bd80      	pop	{r7, pc}
 800cdc6:	bf00      	nop

0800cdc8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cdc8:	b580      	push	{r7, lr}
 800cdca:	b084      	sub	sp, #16
 800cdcc:	af00      	add	r7, sp, #0
 800cdce:	6078      	str	r0, [r7, #4]
 800cdd0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800cdd2:	683b      	ldr	r3, [r7, #0]
 800cdd4:	889b      	ldrh	r3, [r3, #4]
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d131      	bne.n	800ce3e <USBD_SetAddress+0x76>
 800cdda:	683b      	ldr	r3, [r7, #0]
 800cddc:	88db      	ldrh	r3, [r3, #6]
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d12d      	bne.n	800ce3e <USBD_SetAddress+0x76>
 800cde2:	683b      	ldr	r3, [r7, #0]
 800cde4:	885b      	ldrh	r3, [r3, #2]
 800cde6:	2b7f      	cmp	r3, #127	@ 0x7f
 800cde8:	d829      	bhi.n	800ce3e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800cdea:	683b      	ldr	r3, [r7, #0]
 800cdec:	885b      	ldrh	r3, [r3, #2]
 800cdee:	b2db      	uxtb	r3, r3
 800cdf0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cdf4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cdfc:	b2db      	uxtb	r3, r3
 800cdfe:	2b03      	cmp	r3, #3
 800ce00:	d104      	bne.n	800ce0c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ce02:	6839      	ldr	r1, [r7, #0]
 800ce04:	6878      	ldr	r0, [r7, #4]
 800ce06:	f000 f9a3 	bl	800d150 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce0a:	e01d      	b.n	800ce48 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	7bfa      	ldrb	r2, [r7, #15]
 800ce10:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ce14:	7bfb      	ldrb	r3, [r7, #15]
 800ce16:	4619      	mov	r1, r3
 800ce18:	6878      	ldr	r0, [r7, #4]
 800ce1a:	f000 fefd 	bl	800dc18 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ce1e:	6878      	ldr	r0, [r7, #4]
 800ce20:	f000 fa61 	bl	800d2e6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ce24:	7bfb      	ldrb	r3, [r7, #15]
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d004      	beq.n	800ce34 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	2202      	movs	r2, #2
 800ce2e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce32:	e009      	b.n	800ce48 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	2201      	movs	r2, #1
 800ce38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce3c:	e004      	b.n	800ce48 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ce3e:	6839      	ldr	r1, [r7, #0]
 800ce40:	6878      	ldr	r0, [r7, #4]
 800ce42:	f000 f985 	bl	800d150 <USBD_CtlError>
  }
}
 800ce46:	bf00      	nop
 800ce48:	bf00      	nop
 800ce4a:	3710      	adds	r7, #16
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	bd80      	pop	{r7, pc}

0800ce50 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b084      	sub	sp, #16
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	6078      	str	r0, [r7, #4]
 800ce58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ce5e:	683b      	ldr	r3, [r7, #0]
 800ce60:	885b      	ldrh	r3, [r3, #2]
 800ce62:	b2da      	uxtb	r2, r3
 800ce64:	4b4c      	ldr	r3, [pc, #304]	@ (800cf98 <USBD_SetConfig+0x148>)
 800ce66:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ce68:	4b4b      	ldr	r3, [pc, #300]	@ (800cf98 <USBD_SetConfig+0x148>)
 800ce6a:	781b      	ldrb	r3, [r3, #0]
 800ce6c:	2b01      	cmp	r3, #1
 800ce6e:	d905      	bls.n	800ce7c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ce70:	6839      	ldr	r1, [r7, #0]
 800ce72:	6878      	ldr	r0, [r7, #4]
 800ce74:	f000 f96c 	bl	800d150 <USBD_CtlError>
    return USBD_FAIL;
 800ce78:	2303      	movs	r3, #3
 800ce7a:	e088      	b.n	800cf8e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce82:	b2db      	uxtb	r3, r3
 800ce84:	2b02      	cmp	r3, #2
 800ce86:	d002      	beq.n	800ce8e <USBD_SetConfig+0x3e>
 800ce88:	2b03      	cmp	r3, #3
 800ce8a:	d025      	beq.n	800ced8 <USBD_SetConfig+0x88>
 800ce8c:	e071      	b.n	800cf72 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ce8e:	4b42      	ldr	r3, [pc, #264]	@ (800cf98 <USBD_SetConfig+0x148>)
 800ce90:	781b      	ldrb	r3, [r3, #0]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d01c      	beq.n	800ced0 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800ce96:	4b40      	ldr	r3, [pc, #256]	@ (800cf98 <USBD_SetConfig+0x148>)
 800ce98:	781b      	ldrb	r3, [r3, #0]
 800ce9a:	461a      	mov	r2, r3
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cea0:	4b3d      	ldr	r3, [pc, #244]	@ (800cf98 <USBD_SetConfig+0x148>)
 800cea2:	781b      	ldrb	r3, [r3, #0]
 800cea4:	4619      	mov	r1, r3
 800cea6:	6878      	ldr	r0, [r7, #4]
 800cea8:	f7ff f990 	bl	800c1cc <USBD_SetClassConfig>
 800ceac:	4603      	mov	r3, r0
 800ceae:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ceb0:	7bfb      	ldrb	r3, [r7, #15]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d004      	beq.n	800cec0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800ceb6:	6839      	ldr	r1, [r7, #0]
 800ceb8:	6878      	ldr	r0, [r7, #4]
 800ceba:	f000 f949 	bl	800d150 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cebe:	e065      	b.n	800cf8c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800cec0:	6878      	ldr	r0, [r7, #4]
 800cec2:	f000 fa10 	bl	800d2e6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	2203      	movs	r2, #3
 800ceca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800cece:	e05d      	b.n	800cf8c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800ced0:	6878      	ldr	r0, [r7, #4]
 800ced2:	f000 fa08 	bl	800d2e6 <USBD_CtlSendStatus>
      break;
 800ced6:	e059      	b.n	800cf8c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ced8:	4b2f      	ldr	r3, [pc, #188]	@ (800cf98 <USBD_SetConfig+0x148>)
 800ceda:	781b      	ldrb	r3, [r3, #0]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d112      	bne.n	800cf06 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	2202      	movs	r2, #2
 800cee4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800cee8:	4b2b      	ldr	r3, [pc, #172]	@ (800cf98 <USBD_SetConfig+0x148>)
 800ceea:	781b      	ldrb	r3, [r3, #0]
 800ceec:	461a      	mov	r2, r3
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cef2:	4b29      	ldr	r3, [pc, #164]	@ (800cf98 <USBD_SetConfig+0x148>)
 800cef4:	781b      	ldrb	r3, [r3, #0]
 800cef6:	4619      	mov	r1, r3
 800cef8:	6878      	ldr	r0, [r7, #4]
 800cefa:	f7ff f983 	bl	800c204 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800cefe:	6878      	ldr	r0, [r7, #4]
 800cf00:	f000 f9f1 	bl	800d2e6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cf04:	e042      	b.n	800cf8c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800cf06:	4b24      	ldr	r3, [pc, #144]	@ (800cf98 <USBD_SetConfig+0x148>)
 800cf08:	781b      	ldrb	r3, [r3, #0]
 800cf0a:	461a      	mov	r2, r3
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	685b      	ldr	r3, [r3, #4]
 800cf10:	429a      	cmp	r2, r3
 800cf12:	d02a      	beq.n	800cf6a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	685b      	ldr	r3, [r3, #4]
 800cf18:	b2db      	uxtb	r3, r3
 800cf1a:	4619      	mov	r1, r3
 800cf1c:	6878      	ldr	r0, [r7, #4]
 800cf1e:	f7ff f971 	bl	800c204 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800cf22:	4b1d      	ldr	r3, [pc, #116]	@ (800cf98 <USBD_SetConfig+0x148>)
 800cf24:	781b      	ldrb	r3, [r3, #0]
 800cf26:	461a      	mov	r2, r3
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cf2c:	4b1a      	ldr	r3, [pc, #104]	@ (800cf98 <USBD_SetConfig+0x148>)
 800cf2e:	781b      	ldrb	r3, [r3, #0]
 800cf30:	4619      	mov	r1, r3
 800cf32:	6878      	ldr	r0, [r7, #4]
 800cf34:	f7ff f94a 	bl	800c1cc <USBD_SetClassConfig>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800cf3c:	7bfb      	ldrb	r3, [r7, #15]
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d00f      	beq.n	800cf62 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800cf42:	6839      	ldr	r1, [r7, #0]
 800cf44:	6878      	ldr	r0, [r7, #4]
 800cf46:	f000 f903 	bl	800d150 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	685b      	ldr	r3, [r3, #4]
 800cf4e:	b2db      	uxtb	r3, r3
 800cf50:	4619      	mov	r1, r3
 800cf52:	6878      	ldr	r0, [r7, #4]
 800cf54:	f7ff f956 	bl	800c204 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2202      	movs	r2, #2
 800cf5c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800cf60:	e014      	b.n	800cf8c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800cf62:	6878      	ldr	r0, [r7, #4]
 800cf64:	f000 f9bf 	bl	800d2e6 <USBD_CtlSendStatus>
      break;
 800cf68:	e010      	b.n	800cf8c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800cf6a:	6878      	ldr	r0, [r7, #4]
 800cf6c:	f000 f9bb 	bl	800d2e6 <USBD_CtlSendStatus>
      break;
 800cf70:	e00c      	b.n	800cf8c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800cf72:	6839      	ldr	r1, [r7, #0]
 800cf74:	6878      	ldr	r0, [r7, #4]
 800cf76:	f000 f8eb 	bl	800d150 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cf7a:	4b07      	ldr	r3, [pc, #28]	@ (800cf98 <USBD_SetConfig+0x148>)
 800cf7c:	781b      	ldrb	r3, [r3, #0]
 800cf7e:	4619      	mov	r1, r3
 800cf80:	6878      	ldr	r0, [r7, #4]
 800cf82:	f7ff f93f 	bl	800c204 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800cf86:	2303      	movs	r3, #3
 800cf88:	73fb      	strb	r3, [r7, #15]
      break;
 800cf8a:	bf00      	nop
  }

  return ret;
 800cf8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf8e:	4618      	mov	r0, r3
 800cf90:	3710      	adds	r7, #16
 800cf92:	46bd      	mov	sp, r7
 800cf94:	bd80      	pop	{r7, pc}
 800cf96:	bf00      	nop
 800cf98:	20000f19 	.word	0x20000f19

0800cf9c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cf9c:	b580      	push	{r7, lr}
 800cf9e:	b082      	sub	sp, #8
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	6078      	str	r0, [r7, #4]
 800cfa4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cfa6:	683b      	ldr	r3, [r7, #0]
 800cfa8:	88db      	ldrh	r3, [r3, #6]
 800cfaa:	2b01      	cmp	r3, #1
 800cfac:	d004      	beq.n	800cfb8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cfae:	6839      	ldr	r1, [r7, #0]
 800cfb0:	6878      	ldr	r0, [r7, #4]
 800cfb2:	f000 f8cd 	bl	800d150 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800cfb6:	e023      	b.n	800d000 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cfbe:	b2db      	uxtb	r3, r3
 800cfc0:	2b02      	cmp	r3, #2
 800cfc2:	dc02      	bgt.n	800cfca <USBD_GetConfig+0x2e>
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	dc03      	bgt.n	800cfd0 <USBD_GetConfig+0x34>
 800cfc8:	e015      	b.n	800cff6 <USBD_GetConfig+0x5a>
 800cfca:	2b03      	cmp	r3, #3
 800cfcc:	d00b      	beq.n	800cfe6 <USBD_GetConfig+0x4a>
 800cfce:	e012      	b.n	800cff6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	3308      	adds	r3, #8
 800cfda:	2201      	movs	r2, #1
 800cfdc:	4619      	mov	r1, r3
 800cfde:	6878      	ldr	r0, [r7, #4]
 800cfe0:	f000 f927 	bl	800d232 <USBD_CtlSendData>
        break;
 800cfe4:	e00c      	b.n	800d000 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	3304      	adds	r3, #4
 800cfea:	2201      	movs	r2, #1
 800cfec:	4619      	mov	r1, r3
 800cfee:	6878      	ldr	r0, [r7, #4]
 800cff0:	f000 f91f 	bl	800d232 <USBD_CtlSendData>
        break;
 800cff4:	e004      	b.n	800d000 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800cff6:	6839      	ldr	r1, [r7, #0]
 800cff8:	6878      	ldr	r0, [r7, #4]
 800cffa:	f000 f8a9 	bl	800d150 <USBD_CtlError>
        break;
 800cffe:	bf00      	nop
}
 800d000:	bf00      	nop
 800d002:	3708      	adds	r7, #8
 800d004:	46bd      	mov	sp, r7
 800d006:	bd80      	pop	{r7, pc}

0800d008 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d008:	b580      	push	{r7, lr}
 800d00a:	b082      	sub	sp, #8
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	6078      	str	r0, [r7, #4]
 800d010:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d018:	b2db      	uxtb	r3, r3
 800d01a:	3b01      	subs	r3, #1
 800d01c:	2b02      	cmp	r3, #2
 800d01e:	d81e      	bhi.n	800d05e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d020:	683b      	ldr	r3, [r7, #0]
 800d022:	88db      	ldrh	r3, [r3, #6]
 800d024:	2b02      	cmp	r3, #2
 800d026:	d004      	beq.n	800d032 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d028:	6839      	ldr	r1, [r7, #0]
 800d02a:	6878      	ldr	r0, [r7, #4]
 800d02c:	f000 f890 	bl	800d150 <USBD_CtlError>
        break;
 800d030:	e01a      	b.n	800d068 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	2201      	movs	r2, #1
 800d036:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d005      	beq.n	800d04e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	68db      	ldr	r3, [r3, #12]
 800d046:	f043 0202 	orr.w	r2, r3, #2
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	330c      	adds	r3, #12
 800d052:	2202      	movs	r2, #2
 800d054:	4619      	mov	r1, r3
 800d056:	6878      	ldr	r0, [r7, #4]
 800d058:	f000 f8eb 	bl	800d232 <USBD_CtlSendData>
      break;
 800d05c:	e004      	b.n	800d068 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d05e:	6839      	ldr	r1, [r7, #0]
 800d060:	6878      	ldr	r0, [r7, #4]
 800d062:	f000 f875 	bl	800d150 <USBD_CtlError>
      break;
 800d066:	bf00      	nop
  }
}
 800d068:	bf00      	nop
 800d06a:	3708      	adds	r7, #8
 800d06c:	46bd      	mov	sp, r7
 800d06e:	bd80      	pop	{r7, pc}

0800d070 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d070:	b580      	push	{r7, lr}
 800d072:	b082      	sub	sp, #8
 800d074:	af00      	add	r7, sp, #0
 800d076:	6078      	str	r0, [r7, #4]
 800d078:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d07a:	683b      	ldr	r3, [r7, #0]
 800d07c:	885b      	ldrh	r3, [r3, #2]
 800d07e:	2b01      	cmp	r3, #1
 800d080:	d106      	bne.n	800d090 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	2201      	movs	r2, #1
 800d086:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d08a:	6878      	ldr	r0, [r7, #4]
 800d08c:	f000 f92b 	bl	800d2e6 <USBD_CtlSendStatus>
  }
}
 800d090:	bf00      	nop
 800d092:	3708      	adds	r7, #8
 800d094:	46bd      	mov	sp, r7
 800d096:	bd80      	pop	{r7, pc}

0800d098 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b082      	sub	sp, #8
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	6078      	str	r0, [r7, #4]
 800d0a0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d0a8:	b2db      	uxtb	r3, r3
 800d0aa:	3b01      	subs	r3, #1
 800d0ac:	2b02      	cmp	r3, #2
 800d0ae:	d80b      	bhi.n	800d0c8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d0b0:	683b      	ldr	r3, [r7, #0]
 800d0b2:	885b      	ldrh	r3, [r3, #2]
 800d0b4:	2b01      	cmp	r3, #1
 800d0b6:	d10c      	bne.n	800d0d2 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	2200      	movs	r2, #0
 800d0bc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d0c0:	6878      	ldr	r0, [r7, #4]
 800d0c2:	f000 f910 	bl	800d2e6 <USBD_CtlSendStatus>
      }
      break;
 800d0c6:	e004      	b.n	800d0d2 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d0c8:	6839      	ldr	r1, [r7, #0]
 800d0ca:	6878      	ldr	r0, [r7, #4]
 800d0cc:	f000 f840 	bl	800d150 <USBD_CtlError>
      break;
 800d0d0:	e000      	b.n	800d0d4 <USBD_ClrFeature+0x3c>
      break;
 800d0d2:	bf00      	nop
  }
}
 800d0d4:	bf00      	nop
 800d0d6:	3708      	adds	r7, #8
 800d0d8:	46bd      	mov	sp, r7
 800d0da:	bd80      	pop	{r7, pc}

0800d0dc <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b084      	sub	sp, #16
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	6078      	str	r0, [r7, #4]
 800d0e4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	781a      	ldrb	r2, [r3, #0]
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	3301      	adds	r3, #1
 800d0f6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	781a      	ldrb	r2, [r3, #0]
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	3301      	adds	r3, #1
 800d104:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d106:	68f8      	ldr	r0, [r7, #12]
 800d108:	f7ff fa90 	bl	800c62c <SWAPBYTE>
 800d10c:	4603      	mov	r3, r0
 800d10e:	461a      	mov	r2, r3
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	3301      	adds	r3, #1
 800d118:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	3301      	adds	r3, #1
 800d11e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d120:	68f8      	ldr	r0, [r7, #12]
 800d122:	f7ff fa83 	bl	800c62c <SWAPBYTE>
 800d126:	4603      	mov	r3, r0
 800d128:	461a      	mov	r2, r3
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	3301      	adds	r3, #1
 800d132:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	3301      	adds	r3, #1
 800d138:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d13a:	68f8      	ldr	r0, [r7, #12]
 800d13c:	f7ff fa76 	bl	800c62c <SWAPBYTE>
 800d140:	4603      	mov	r3, r0
 800d142:	461a      	mov	r2, r3
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	80da      	strh	r2, [r3, #6]
}
 800d148:	bf00      	nop
 800d14a:	3710      	adds	r7, #16
 800d14c:	46bd      	mov	sp, r7
 800d14e:	bd80      	pop	{r7, pc}

0800d150 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d150:	b580      	push	{r7, lr}
 800d152:	b082      	sub	sp, #8
 800d154:	af00      	add	r7, sp, #0
 800d156:	6078      	str	r0, [r7, #4]
 800d158:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d15a:	2180      	movs	r1, #128	@ 0x80
 800d15c:	6878      	ldr	r0, [r7, #4]
 800d15e:	f000 fcf1 	bl	800db44 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d162:	2100      	movs	r1, #0
 800d164:	6878      	ldr	r0, [r7, #4]
 800d166:	f000 fced 	bl	800db44 <USBD_LL_StallEP>
}
 800d16a:	bf00      	nop
 800d16c:	3708      	adds	r7, #8
 800d16e:	46bd      	mov	sp, r7
 800d170:	bd80      	pop	{r7, pc}

0800d172 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d172:	b580      	push	{r7, lr}
 800d174:	b086      	sub	sp, #24
 800d176:	af00      	add	r7, sp, #0
 800d178:	60f8      	str	r0, [r7, #12]
 800d17a:	60b9      	str	r1, [r7, #8]
 800d17c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d17e:	2300      	movs	r3, #0
 800d180:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	2b00      	cmp	r3, #0
 800d186:	d036      	beq.n	800d1f6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800d18c:	6938      	ldr	r0, [r7, #16]
 800d18e:	f000 f836 	bl	800d1fe <USBD_GetLen>
 800d192:	4603      	mov	r3, r0
 800d194:	3301      	adds	r3, #1
 800d196:	b29b      	uxth	r3, r3
 800d198:	005b      	lsls	r3, r3, #1
 800d19a:	b29a      	uxth	r2, r3
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d1a0:	7dfb      	ldrb	r3, [r7, #23]
 800d1a2:	68ba      	ldr	r2, [r7, #8]
 800d1a4:	4413      	add	r3, r2
 800d1a6:	687a      	ldr	r2, [r7, #4]
 800d1a8:	7812      	ldrb	r2, [r2, #0]
 800d1aa:	701a      	strb	r2, [r3, #0]
  idx++;
 800d1ac:	7dfb      	ldrb	r3, [r7, #23]
 800d1ae:	3301      	adds	r3, #1
 800d1b0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d1b2:	7dfb      	ldrb	r3, [r7, #23]
 800d1b4:	68ba      	ldr	r2, [r7, #8]
 800d1b6:	4413      	add	r3, r2
 800d1b8:	2203      	movs	r2, #3
 800d1ba:	701a      	strb	r2, [r3, #0]
  idx++;
 800d1bc:	7dfb      	ldrb	r3, [r7, #23]
 800d1be:	3301      	adds	r3, #1
 800d1c0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d1c2:	e013      	b.n	800d1ec <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800d1c4:	7dfb      	ldrb	r3, [r7, #23]
 800d1c6:	68ba      	ldr	r2, [r7, #8]
 800d1c8:	4413      	add	r3, r2
 800d1ca:	693a      	ldr	r2, [r7, #16]
 800d1cc:	7812      	ldrb	r2, [r2, #0]
 800d1ce:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d1d0:	693b      	ldr	r3, [r7, #16]
 800d1d2:	3301      	adds	r3, #1
 800d1d4:	613b      	str	r3, [r7, #16]
    idx++;
 800d1d6:	7dfb      	ldrb	r3, [r7, #23]
 800d1d8:	3301      	adds	r3, #1
 800d1da:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d1dc:	7dfb      	ldrb	r3, [r7, #23]
 800d1de:	68ba      	ldr	r2, [r7, #8]
 800d1e0:	4413      	add	r3, r2
 800d1e2:	2200      	movs	r2, #0
 800d1e4:	701a      	strb	r2, [r3, #0]
    idx++;
 800d1e6:	7dfb      	ldrb	r3, [r7, #23]
 800d1e8:	3301      	adds	r3, #1
 800d1ea:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d1ec:	693b      	ldr	r3, [r7, #16]
 800d1ee:	781b      	ldrb	r3, [r3, #0]
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d1e7      	bne.n	800d1c4 <USBD_GetString+0x52>
 800d1f4:	e000      	b.n	800d1f8 <USBD_GetString+0x86>
    return;
 800d1f6:	bf00      	nop
  }
}
 800d1f8:	3718      	adds	r7, #24
 800d1fa:	46bd      	mov	sp, r7
 800d1fc:	bd80      	pop	{r7, pc}

0800d1fe <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d1fe:	b480      	push	{r7}
 800d200:	b085      	sub	sp, #20
 800d202:	af00      	add	r7, sp, #0
 800d204:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d206:	2300      	movs	r3, #0
 800d208:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d20e:	e005      	b.n	800d21c <USBD_GetLen+0x1e>
  {
    len++;
 800d210:	7bfb      	ldrb	r3, [r7, #15]
 800d212:	3301      	adds	r3, #1
 800d214:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d216:	68bb      	ldr	r3, [r7, #8]
 800d218:	3301      	adds	r3, #1
 800d21a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d21c:	68bb      	ldr	r3, [r7, #8]
 800d21e:	781b      	ldrb	r3, [r3, #0]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d1f5      	bne.n	800d210 <USBD_GetLen+0x12>
  }

  return len;
 800d224:	7bfb      	ldrb	r3, [r7, #15]
}
 800d226:	4618      	mov	r0, r3
 800d228:	3714      	adds	r7, #20
 800d22a:	46bd      	mov	sp, r7
 800d22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d230:	4770      	bx	lr

0800d232 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d232:	b580      	push	{r7, lr}
 800d234:	b084      	sub	sp, #16
 800d236:	af00      	add	r7, sp, #0
 800d238:	60f8      	str	r0, [r7, #12]
 800d23a:	60b9      	str	r1, [r7, #8]
 800d23c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	2202      	movs	r2, #2
 800d242:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	687a      	ldr	r2, [r7, #4]
 800d24a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	687a      	ldr	r2, [r7, #4]
 800d250:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	68ba      	ldr	r2, [r7, #8]
 800d256:	2100      	movs	r1, #0
 800d258:	68f8      	ldr	r0, [r7, #12]
 800d25a:	f000 fcfc 	bl	800dc56 <USBD_LL_Transmit>

  return USBD_OK;
 800d25e:	2300      	movs	r3, #0
}
 800d260:	4618      	mov	r0, r3
 800d262:	3710      	adds	r7, #16
 800d264:	46bd      	mov	sp, r7
 800d266:	bd80      	pop	{r7, pc}

0800d268 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d268:	b580      	push	{r7, lr}
 800d26a:	b084      	sub	sp, #16
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	60f8      	str	r0, [r7, #12]
 800d270:	60b9      	str	r1, [r7, #8]
 800d272:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	68ba      	ldr	r2, [r7, #8]
 800d278:	2100      	movs	r1, #0
 800d27a:	68f8      	ldr	r0, [r7, #12]
 800d27c:	f000 fceb 	bl	800dc56 <USBD_LL_Transmit>

  return USBD_OK;
 800d280:	2300      	movs	r3, #0
}
 800d282:	4618      	mov	r0, r3
 800d284:	3710      	adds	r7, #16
 800d286:	46bd      	mov	sp, r7
 800d288:	bd80      	pop	{r7, pc}

0800d28a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d28a:	b580      	push	{r7, lr}
 800d28c:	b084      	sub	sp, #16
 800d28e:	af00      	add	r7, sp, #0
 800d290:	60f8      	str	r0, [r7, #12]
 800d292:	60b9      	str	r1, [r7, #8]
 800d294:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	2203      	movs	r2, #3
 800d29a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	687a      	ldr	r2, [r7, #4]
 800d2a2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	687a      	ldr	r2, [r7, #4]
 800d2aa:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	68ba      	ldr	r2, [r7, #8]
 800d2b2:	2100      	movs	r1, #0
 800d2b4:	68f8      	ldr	r0, [r7, #12]
 800d2b6:	f000 fcef 	bl	800dc98 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d2ba:	2300      	movs	r3, #0
}
 800d2bc:	4618      	mov	r0, r3
 800d2be:	3710      	adds	r7, #16
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	bd80      	pop	{r7, pc}

0800d2c4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d2c4:	b580      	push	{r7, lr}
 800d2c6:	b084      	sub	sp, #16
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	60f8      	str	r0, [r7, #12]
 800d2cc:	60b9      	str	r1, [r7, #8]
 800d2ce:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	68ba      	ldr	r2, [r7, #8]
 800d2d4:	2100      	movs	r1, #0
 800d2d6:	68f8      	ldr	r0, [r7, #12]
 800d2d8:	f000 fcde 	bl	800dc98 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d2dc:	2300      	movs	r3, #0
}
 800d2de:	4618      	mov	r0, r3
 800d2e0:	3710      	adds	r7, #16
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	bd80      	pop	{r7, pc}

0800d2e6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d2e6:	b580      	push	{r7, lr}
 800d2e8:	b082      	sub	sp, #8
 800d2ea:	af00      	add	r7, sp, #0
 800d2ec:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	2204      	movs	r2, #4
 800d2f2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d2f6:	2300      	movs	r3, #0
 800d2f8:	2200      	movs	r2, #0
 800d2fa:	2100      	movs	r1, #0
 800d2fc:	6878      	ldr	r0, [r7, #4]
 800d2fe:	f000 fcaa 	bl	800dc56 <USBD_LL_Transmit>

  return USBD_OK;
 800d302:	2300      	movs	r3, #0
}
 800d304:	4618      	mov	r0, r3
 800d306:	3708      	adds	r7, #8
 800d308:	46bd      	mov	sp, r7
 800d30a:	bd80      	pop	{r7, pc}

0800d30c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d30c:	b580      	push	{r7, lr}
 800d30e:	b082      	sub	sp, #8
 800d310:	af00      	add	r7, sp, #0
 800d312:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	2205      	movs	r2, #5
 800d318:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d31c:	2300      	movs	r3, #0
 800d31e:	2200      	movs	r2, #0
 800d320:	2100      	movs	r1, #0
 800d322:	6878      	ldr	r0, [r7, #4]
 800d324:	f000 fcb8 	bl	800dc98 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d328:	2300      	movs	r3, #0
}
 800d32a:	4618      	mov	r0, r3
 800d32c:	3708      	adds	r7, #8
 800d32e:	46bd      	mov	sp, r7
 800d330:	bd80      	pop	{r7, pc}
	...

0800d334 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d334:	b480      	push	{r7}
 800d336:	b087      	sub	sp, #28
 800d338:	af00      	add	r7, sp, #0
 800d33a:	60f8      	str	r0, [r7, #12]
 800d33c:	60b9      	str	r1, [r7, #8]
 800d33e:	4613      	mov	r3, r2
 800d340:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d342:	2301      	movs	r3, #1
 800d344:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d346:	2300      	movs	r3, #0
 800d348:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d34a:	4b1f      	ldr	r3, [pc, #124]	@ (800d3c8 <FATFS_LinkDriverEx+0x94>)
 800d34c:	7a5b      	ldrb	r3, [r3, #9]
 800d34e:	b2db      	uxtb	r3, r3
 800d350:	2b00      	cmp	r3, #0
 800d352:	d131      	bne.n	800d3b8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d354:	4b1c      	ldr	r3, [pc, #112]	@ (800d3c8 <FATFS_LinkDriverEx+0x94>)
 800d356:	7a5b      	ldrb	r3, [r3, #9]
 800d358:	b2db      	uxtb	r3, r3
 800d35a:	461a      	mov	r2, r3
 800d35c:	4b1a      	ldr	r3, [pc, #104]	@ (800d3c8 <FATFS_LinkDriverEx+0x94>)
 800d35e:	2100      	movs	r1, #0
 800d360:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d362:	4b19      	ldr	r3, [pc, #100]	@ (800d3c8 <FATFS_LinkDriverEx+0x94>)
 800d364:	7a5b      	ldrb	r3, [r3, #9]
 800d366:	b2db      	uxtb	r3, r3
 800d368:	4a17      	ldr	r2, [pc, #92]	@ (800d3c8 <FATFS_LinkDriverEx+0x94>)
 800d36a:	009b      	lsls	r3, r3, #2
 800d36c:	4413      	add	r3, r2
 800d36e:	68fa      	ldr	r2, [r7, #12]
 800d370:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d372:	4b15      	ldr	r3, [pc, #84]	@ (800d3c8 <FATFS_LinkDriverEx+0x94>)
 800d374:	7a5b      	ldrb	r3, [r3, #9]
 800d376:	b2db      	uxtb	r3, r3
 800d378:	461a      	mov	r2, r3
 800d37a:	4b13      	ldr	r3, [pc, #76]	@ (800d3c8 <FATFS_LinkDriverEx+0x94>)
 800d37c:	4413      	add	r3, r2
 800d37e:	79fa      	ldrb	r2, [r7, #7]
 800d380:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d382:	4b11      	ldr	r3, [pc, #68]	@ (800d3c8 <FATFS_LinkDriverEx+0x94>)
 800d384:	7a5b      	ldrb	r3, [r3, #9]
 800d386:	b2db      	uxtb	r3, r3
 800d388:	1c5a      	adds	r2, r3, #1
 800d38a:	b2d1      	uxtb	r1, r2
 800d38c:	4a0e      	ldr	r2, [pc, #56]	@ (800d3c8 <FATFS_LinkDriverEx+0x94>)
 800d38e:	7251      	strb	r1, [r2, #9]
 800d390:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d392:	7dbb      	ldrb	r3, [r7, #22]
 800d394:	3330      	adds	r3, #48	@ 0x30
 800d396:	b2da      	uxtb	r2, r3
 800d398:	68bb      	ldr	r3, [r7, #8]
 800d39a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d39c:	68bb      	ldr	r3, [r7, #8]
 800d39e:	3301      	adds	r3, #1
 800d3a0:	223a      	movs	r2, #58	@ 0x3a
 800d3a2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d3a4:	68bb      	ldr	r3, [r7, #8]
 800d3a6:	3302      	adds	r3, #2
 800d3a8:	222f      	movs	r2, #47	@ 0x2f
 800d3aa:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d3ac:	68bb      	ldr	r3, [r7, #8]
 800d3ae:	3303      	adds	r3, #3
 800d3b0:	2200      	movs	r2, #0
 800d3b2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d3b4:	2300      	movs	r3, #0
 800d3b6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d3b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3ba:	4618      	mov	r0, r3
 800d3bc:	371c      	adds	r7, #28
 800d3be:	46bd      	mov	sp, r7
 800d3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c4:	4770      	bx	lr
 800d3c6:	bf00      	nop
 800d3c8:	20000f1c 	.word	0x20000f1c

0800d3cc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	b082      	sub	sp, #8
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	6078      	str	r0, [r7, #4]
 800d3d4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d3d6:	2200      	movs	r2, #0
 800d3d8:	6839      	ldr	r1, [r7, #0]
 800d3da:	6878      	ldr	r0, [r7, #4]
 800d3dc:	f7ff ffaa 	bl	800d334 <FATFS_LinkDriverEx>
 800d3e0:	4603      	mov	r3, r0
}
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	3708      	adds	r7, #8
 800d3e6:	46bd      	mov	sp, r7
 800d3e8:	bd80      	pop	{r7, pc}
	...

0800d3ec <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	4912      	ldr	r1, [pc, #72]	@ (800d43c <MX_USB_Device_Init+0x50>)
 800d3f4:	4812      	ldr	r0, [pc, #72]	@ (800d440 <MX_USB_Device_Init+0x54>)
 800d3f6:	f7fe fe7b 	bl	800c0f0 <USBD_Init>
 800d3fa:	4603      	mov	r3, r0
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d001      	beq.n	800d404 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800d400:	f7f3 fd58 	bl	8000eb4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800d404:	490f      	ldr	r1, [pc, #60]	@ (800d444 <MX_USB_Device_Init+0x58>)
 800d406:	480e      	ldr	r0, [pc, #56]	@ (800d440 <MX_USB_Device_Init+0x54>)
 800d408:	f7fe fea2 	bl	800c150 <USBD_RegisterClass>
 800d40c:	4603      	mov	r3, r0
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d001      	beq.n	800d416 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800d412:	f7f3 fd4f 	bl	8000eb4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800d416:	490c      	ldr	r1, [pc, #48]	@ (800d448 <MX_USB_Device_Init+0x5c>)
 800d418:	4809      	ldr	r0, [pc, #36]	@ (800d440 <MX_USB_Device_Init+0x54>)
 800d41a:	f7fe fdc3 	bl	800bfa4 <USBD_CDC_RegisterInterface>
 800d41e:	4603      	mov	r3, r0
 800d420:	2b00      	cmp	r3, #0
 800d422:	d001      	beq.n	800d428 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800d424:	f7f3 fd46 	bl	8000eb4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800d428:	4805      	ldr	r0, [pc, #20]	@ (800d440 <MX_USB_Device_Init+0x54>)
 800d42a:	f7fe feb8 	bl	800c19e <USBD_Start>
 800d42e:	4603      	mov	r3, r0
 800d430:	2b00      	cmp	r3, #0
 800d432:	d001      	beq.n	800d438 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800d434:	f7f3 fd3e 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800d438:	bf00      	nop
 800d43a:	bd80      	pop	{r7, pc}
 800d43c:	20000148 	.word	0x20000148
 800d440:	20000f28 	.word	0x20000f28
 800d444:	20000030 	.word	0x20000030
 800d448:	20000134 	.word	0x20000134

0800d44c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d44c:	b580      	push	{r7, lr}
 800d44e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d450:	2200      	movs	r2, #0
 800d452:	4905      	ldr	r1, [pc, #20]	@ (800d468 <CDC_Init_FS+0x1c>)
 800d454:	4805      	ldr	r0, [pc, #20]	@ (800d46c <CDC_Init_FS+0x20>)
 800d456:	f7fe fdba 	bl	800bfce <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d45a:	4905      	ldr	r1, [pc, #20]	@ (800d470 <CDC_Init_FS+0x24>)
 800d45c:	4803      	ldr	r0, [pc, #12]	@ (800d46c <CDC_Init_FS+0x20>)
 800d45e:	f7fe fdd4 	bl	800c00a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d462:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d464:	4618      	mov	r0, r3
 800d466:	bd80      	pop	{r7, pc}
 800d468:	200015f8 	.word	0x200015f8
 800d46c:	20000f28 	.word	0x20000f28
 800d470:	200011f8 	.word	0x200011f8

0800d474 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d474:	b480      	push	{r7}
 800d476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d478:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d47a:	4618      	mov	r0, r3
 800d47c:	46bd      	mov	sp, r7
 800d47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d482:	4770      	bx	lr

0800d484 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d484:	b480      	push	{r7}
 800d486:	b083      	sub	sp, #12
 800d488:	af00      	add	r7, sp, #0
 800d48a:	4603      	mov	r3, r0
 800d48c:	6039      	str	r1, [r7, #0]
 800d48e:	71fb      	strb	r3, [r7, #7]
 800d490:	4613      	mov	r3, r2
 800d492:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d494:	79fb      	ldrb	r3, [r7, #7]
 800d496:	2b23      	cmp	r3, #35	@ 0x23
 800d498:	d84a      	bhi.n	800d530 <CDC_Control_FS+0xac>
 800d49a:	a201      	add	r2, pc, #4	@ (adr r2, 800d4a0 <CDC_Control_FS+0x1c>)
 800d49c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4a0:	0800d531 	.word	0x0800d531
 800d4a4:	0800d531 	.word	0x0800d531
 800d4a8:	0800d531 	.word	0x0800d531
 800d4ac:	0800d531 	.word	0x0800d531
 800d4b0:	0800d531 	.word	0x0800d531
 800d4b4:	0800d531 	.word	0x0800d531
 800d4b8:	0800d531 	.word	0x0800d531
 800d4bc:	0800d531 	.word	0x0800d531
 800d4c0:	0800d531 	.word	0x0800d531
 800d4c4:	0800d531 	.word	0x0800d531
 800d4c8:	0800d531 	.word	0x0800d531
 800d4cc:	0800d531 	.word	0x0800d531
 800d4d0:	0800d531 	.word	0x0800d531
 800d4d4:	0800d531 	.word	0x0800d531
 800d4d8:	0800d531 	.word	0x0800d531
 800d4dc:	0800d531 	.word	0x0800d531
 800d4e0:	0800d531 	.word	0x0800d531
 800d4e4:	0800d531 	.word	0x0800d531
 800d4e8:	0800d531 	.word	0x0800d531
 800d4ec:	0800d531 	.word	0x0800d531
 800d4f0:	0800d531 	.word	0x0800d531
 800d4f4:	0800d531 	.word	0x0800d531
 800d4f8:	0800d531 	.word	0x0800d531
 800d4fc:	0800d531 	.word	0x0800d531
 800d500:	0800d531 	.word	0x0800d531
 800d504:	0800d531 	.word	0x0800d531
 800d508:	0800d531 	.word	0x0800d531
 800d50c:	0800d531 	.word	0x0800d531
 800d510:	0800d531 	.word	0x0800d531
 800d514:	0800d531 	.word	0x0800d531
 800d518:	0800d531 	.word	0x0800d531
 800d51c:	0800d531 	.word	0x0800d531
 800d520:	0800d531 	.word	0x0800d531
 800d524:	0800d531 	.word	0x0800d531
 800d528:	0800d531 	.word	0x0800d531
 800d52c:	0800d531 	.word	0x0800d531
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d530:	bf00      	nop
  }

  return (USBD_OK);
 800d532:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d534:	4618      	mov	r0, r3
 800d536:	370c      	adds	r7, #12
 800d538:	46bd      	mov	sp, r7
 800d53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53e:	4770      	bx	lr

0800d540 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d540:	b580      	push	{r7, lr}
 800d542:	b082      	sub	sp, #8
 800d544:	af00      	add	r7, sp, #0
 800d546:	6078      	str	r0, [r7, #4]
 800d548:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d54a:	6879      	ldr	r1, [r7, #4]
 800d54c:	4805      	ldr	r0, [pc, #20]	@ (800d564 <CDC_Receive_FS+0x24>)
 800d54e:	f7fe fd5c 	bl	800c00a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d552:	4804      	ldr	r0, [pc, #16]	@ (800d564 <CDC_Receive_FS+0x24>)
 800d554:	f7fe fda2 	bl	800c09c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d558:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d55a:	4618      	mov	r0, r3
 800d55c:	3708      	adds	r7, #8
 800d55e:	46bd      	mov	sp, r7
 800d560:	bd80      	pop	{r7, pc}
 800d562:	bf00      	nop
 800d564:	20000f28 	.word	0x20000f28

0800d568 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d568:	b580      	push	{r7, lr}
 800d56a:	b084      	sub	sp, #16
 800d56c:	af00      	add	r7, sp, #0
 800d56e:	6078      	str	r0, [r7, #4]
 800d570:	460b      	mov	r3, r1
 800d572:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d574:	2300      	movs	r3, #0
 800d576:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d578:	4b0d      	ldr	r3, [pc, #52]	@ (800d5b0 <CDC_Transmit_FS+0x48>)
 800d57a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d57e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d580:	68bb      	ldr	r3, [r7, #8]
 800d582:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d586:	2b00      	cmp	r3, #0
 800d588:	d001      	beq.n	800d58e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d58a:	2301      	movs	r3, #1
 800d58c:	e00b      	b.n	800d5a6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d58e:	887b      	ldrh	r3, [r7, #2]
 800d590:	461a      	mov	r2, r3
 800d592:	6879      	ldr	r1, [r7, #4]
 800d594:	4806      	ldr	r0, [pc, #24]	@ (800d5b0 <CDC_Transmit_FS+0x48>)
 800d596:	f7fe fd1a 	bl	800bfce <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d59a:	4805      	ldr	r0, [pc, #20]	@ (800d5b0 <CDC_Transmit_FS+0x48>)
 800d59c:	f7fe fd4e 	bl	800c03c <USBD_CDC_TransmitPacket>
 800d5a0:	4603      	mov	r3, r0
 800d5a2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d5a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5a6:	4618      	mov	r0, r3
 800d5a8:	3710      	adds	r7, #16
 800d5aa:	46bd      	mov	sp, r7
 800d5ac:	bd80      	pop	{r7, pc}
 800d5ae:	bf00      	nop
 800d5b0:	20000f28 	.word	0x20000f28

0800d5b4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d5b4:	b480      	push	{r7}
 800d5b6:	b087      	sub	sp, #28
 800d5b8:	af00      	add	r7, sp, #0
 800d5ba:	60f8      	str	r0, [r7, #12]
 800d5bc:	60b9      	str	r1, [r7, #8]
 800d5be:	4613      	mov	r3, r2
 800d5c0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d5c2:	2300      	movs	r3, #0
 800d5c4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d5c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	371c      	adds	r7, #28
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d4:	4770      	bx	lr
	...

0800d5d8 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d5d8:	b480      	push	{r7}
 800d5da:	b083      	sub	sp, #12
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	4603      	mov	r3, r0
 800d5e0:	6039      	str	r1, [r7, #0]
 800d5e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800d5e4:	683b      	ldr	r3, [r7, #0]
 800d5e6:	2212      	movs	r2, #18
 800d5e8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800d5ea:	4b03      	ldr	r3, [pc, #12]	@ (800d5f8 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800d5ec:	4618      	mov	r0, r3
 800d5ee:	370c      	adds	r7, #12
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f6:	4770      	bx	lr
 800d5f8:	20000168 	.word	0x20000168

0800d5fc <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d5fc:	b480      	push	{r7}
 800d5fe:	b083      	sub	sp, #12
 800d600:	af00      	add	r7, sp, #0
 800d602:	4603      	mov	r3, r0
 800d604:	6039      	str	r1, [r7, #0]
 800d606:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d608:	683b      	ldr	r3, [r7, #0]
 800d60a:	2204      	movs	r2, #4
 800d60c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d60e:	4b03      	ldr	r3, [pc, #12]	@ (800d61c <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800d610:	4618      	mov	r0, r3
 800d612:	370c      	adds	r7, #12
 800d614:	46bd      	mov	sp, r7
 800d616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d61a:	4770      	bx	lr
 800d61c:	2000017c 	.word	0x2000017c

0800d620 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d620:	b580      	push	{r7, lr}
 800d622:	b082      	sub	sp, #8
 800d624:	af00      	add	r7, sp, #0
 800d626:	4603      	mov	r3, r0
 800d628:	6039      	str	r1, [r7, #0]
 800d62a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d62c:	79fb      	ldrb	r3, [r7, #7]
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d105      	bne.n	800d63e <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800d632:	683a      	ldr	r2, [r7, #0]
 800d634:	4907      	ldr	r1, [pc, #28]	@ (800d654 <USBD_CDC_ProductStrDescriptor+0x34>)
 800d636:	4808      	ldr	r0, [pc, #32]	@ (800d658 <USBD_CDC_ProductStrDescriptor+0x38>)
 800d638:	f7ff fd9b 	bl	800d172 <USBD_GetString>
 800d63c:	e004      	b.n	800d648 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800d63e:	683a      	ldr	r2, [r7, #0]
 800d640:	4904      	ldr	r1, [pc, #16]	@ (800d654 <USBD_CDC_ProductStrDescriptor+0x34>)
 800d642:	4805      	ldr	r0, [pc, #20]	@ (800d658 <USBD_CDC_ProductStrDescriptor+0x38>)
 800d644:	f7ff fd95 	bl	800d172 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d648:	4b02      	ldr	r3, [pc, #8]	@ (800d654 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800d64a:	4618      	mov	r0, r3
 800d64c:	3708      	adds	r7, #8
 800d64e:	46bd      	mov	sp, r7
 800d650:	bd80      	pop	{r7, pc}
 800d652:	bf00      	nop
 800d654:	200019f8 	.word	0x200019f8
 800d658:	0800e7c4 	.word	0x0800e7c4

0800d65c <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d65c:	b580      	push	{r7, lr}
 800d65e:	b082      	sub	sp, #8
 800d660:	af00      	add	r7, sp, #0
 800d662:	4603      	mov	r3, r0
 800d664:	6039      	str	r1, [r7, #0]
 800d666:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d668:	683a      	ldr	r2, [r7, #0]
 800d66a:	4904      	ldr	r1, [pc, #16]	@ (800d67c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800d66c:	4804      	ldr	r0, [pc, #16]	@ (800d680 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800d66e:	f7ff fd80 	bl	800d172 <USBD_GetString>
  return USBD_StrDesc;
 800d672:	4b02      	ldr	r3, [pc, #8]	@ (800d67c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800d674:	4618      	mov	r0, r3
 800d676:	3708      	adds	r7, #8
 800d678:	46bd      	mov	sp, r7
 800d67a:	bd80      	pop	{r7, pc}
 800d67c:	200019f8 	.word	0x200019f8
 800d680:	0800e7dc 	.word	0x0800e7dc

0800d684 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d684:	b580      	push	{r7, lr}
 800d686:	b082      	sub	sp, #8
 800d688:	af00      	add	r7, sp, #0
 800d68a:	4603      	mov	r3, r0
 800d68c:	6039      	str	r1, [r7, #0]
 800d68e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d690:	683b      	ldr	r3, [r7, #0]
 800d692:	221a      	movs	r2, #26
 800d694:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d696:	f000 f843 	bl	800d720 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800d69a:	4b02      	ldr	r3, [pc, #8]	@ (800d6a4 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800d69c:	4618      	mov	r0, r3
 800d69e:	3708      	adds	r7, #8
 800d6a0:	46bd      	mov	sp, r7
 800d6a2:	bd80      	pop	{r7, pc}
 800d6a4:	20000180 	.word	0x20000180

0800d6a8 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d6a8:	b580      	push	{r7, lr}
 800d6aa:	b082      	sub	sp, #8
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	4603      	mov	r3, r0
 800d6b0:	6039      	str	r1, [r7, #0]
 800d6b2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d6b4:	79fb      	ldrb	r3, [r7, #7]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d105      	bne.n	800d6c6 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d6ba:	683a      	ldr	r2, [r7, #0]
 800d6bc:	4907      	ldr	r1, [pc, #28]	@ (800d6dc <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d6be:	4808      	ldr	r0, [pc, #32]	@ (800d6e0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d6c0:	f7ff fd57 	bl	800d172 <USBD_GetString>
 800d6c4:	e004      	b.n	800d6d0 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d6c6:	683a      	ldr	r2, [r7, #0]
 800d6c8:	4904      	ldr	r1, [pc, #16]	@ (800d6dc <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d6ca:	4805      	ldr	r0, [pc, #20]	@ (800d6e0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d6cc:	f7ff fd51 	bl	800d172 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d6d0:	4b02      	ldr	r3, [pc, #8]	@ (800d6dc <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800d6d2:	4618      	mov	r0, r3
 800d6d4:	3708      	adds	r7, #8
 800d6d6:	46bd      	mov	sp, r7
 800d6d8:	bd80      	pop	{r7, pc}
 800d6da:	bf00      	nop
 800d6dc:	200019f8 	.word	0x200019f8
 800d6e0:	0800e7f0 	.word	0x0800e7f0

0800d6e4 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	b082      	sub	sp, #8
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	4603      	mov	r3, r0
 800d6ec:	6039      	str	r1, [r7, #0]
 800d6ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d6f0:	79fb      	ldrb	r3, [r7, #7]
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d105      	bne.n	800d702 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800d6f6:	683a      	ldr	r2, [r7, #0]
 800d6f8:	4907      	ldr	r1, [pc, #28]	@ (800d718 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800d6fa:	4808      	ldr	r0, [pc, #32]	@ (800d71c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800d6fc:	f7ff fd39 	bl	800d172 <USBD_GetString>
 800d700:	e004      	b.n	800d70c <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800d702:	683a      	ldr	r2, [r7, #0]
 800d704:	4904      	ldr	r1, [pc, #16]	@ (800d718 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800d706:	4805      	ldr	r0, [pc, #20]	@ (800d71c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800d708:	f7ff fd33 	bl	800d172 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d70c:	4b02      	ldr	r3, [pc, #8]	@ (800d718 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800d70e:	4618      	mov	r0, r3
 800d710:	3708      	adds	r7, #8
 800d712:	46bd      	mov	sp, r7
 800d714:	bd80      	pop	{r7, pc}
 800d716:	bf00      	nop
 800d718:	200019f8 	.word	0x200019f8
 800d71c:	0800e7fc 	.word	0x0800e7fc

0800d720 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d720:	b580      	push	{r7, lr}
 800d722:	b084      	sub	sp, #16
 800d724:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d726:	4b0f      	ldr	r3, [pc, #60]	@ (800d764 <Get_SerialNum+0x44>)
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d72c:	4b0e      	ldr	r3, [pc, #56]	@ (800d768 <Get_SerialNum+0x48>)
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d732:	4b0e      	ldr	r3, [pc, #56]	@ (800d76c <Get_SerialNum+0x4c>)
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d738:	68fa      	ldr	r2, [r7, #12]
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	4413      	add	r3, r2
 800d73e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d009      	beq.n	800d75a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d746:	2208      	movs	r2, #8
 800d748:	4909      	ldr	r1, [pc, #36]	@ (800d770 <Get_SerialNum+0x50>)
 800d74a:	68f8      	ldr	r0, [r7, #12]
 800d74c:	f000 f814 	bl	800d778 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d750:	2204      	movs	r2, #4
 800d752:	4908      	ldr	r1, [pc, #32]	@ (800d774 <Get_SerialNum+0x54>)
 800d754:	68b8      	ldr	r0, [r7, #8]
 800d756:	f000 f80f 	bl	800d778 <IntToUnicode>
  }
}
 800d75a:	bf00      	nop
 800d75c:	3710      	adds	r7, #16
 800d75e:	46bd      	mov	sp, r7
 800d760:	bd80      	pop	{r7, pc}
 800d762:	bf00      	nop
 800d764:	1fff7590 	.word	0x1fff7590
 800d768:	1fff7594 	.word	0x1fff7594
 800d76c:	1fff7598 	.word	0x1fff7598
 800d770:	20000182 	.word	0x20000182
 800d774:	20000192 	.word	0x20000192

0800d778 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d778:	b480      	push	{r7}
 800d77a:	b087      	sub	sp, #28
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	60f8      	str	r0, [r7, #12]
 800d780:	60b9      	str	r1, [r7, #8]
 800d782:	4613      	mov	r3, r2
 800d784:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d786:	2300      	movs	r3, #0
 800d788:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d78a:	2300      	movs	r3, #0
 800d78c:	75fb      	strb	r3, [r7, #23]
 800d78e:	e027      	b.n	800d7e0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	0f1b      	lsrs	r3, r3, #28
 800d794:	2b09      	cmp	r3, #9
 800d796:	d80b      	bhi.n	800d7b0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	0f1b      	lsrs	r3, r3, #28
 800d79c:	b2da      	uxtb	r2, r3
 800d79e:	7dfb      	ldrb	r3, [r7, #23]
 800d7a0:	005b      	lsls	r3, r3, #1
 800d7a2:	4619      	mov	r1, r3
 800d7a4:	68bb      	ldr	r3, [r7, #8]
 800d7a6:	440b      	add	r3, r1
 800d7a8:	3230      	adds	r2, #48	@ 0x30
 800d7aa:	b2d2      	uxtb	r2, r2
 800d7ac:	701a      	strb	r2, [r3, #0]
 800d7ae:	e00a      	b.n	800d7c6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	0f1b      	lsrs	r3, r3, #28
 800d7b4:	b2da      	uxtb	r2, r3
 800d7b6:	7dfb      	ldrb	r3, [r7, #23]
 800d7b8:	005b      	lsls	r3, r3, #1
 800d7ba:	4619      	mov	r1, r3
 800d7bc:	68bb      	ldr	r3, [r7, #8]
 800d7be:	440b      	add	r3, r1
 800d7c0:	3237      	adds	r2, #55	@ 0x37
 800d7c2:	b2d2      	uxtb	r2, r2
 800d7c4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	011b      	lsls	r3, r3, #4
 800d7ca:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d7cc:	7dfb      	ldrb	r3, [r7, #23]
 800d7ce:	005b      	lsls	r3, r3, #1
 800d7d0:	3301      	adds	r3, #1
 800d7d2:	68ba      	ldr	r2, [r7, #8]
 800d7d4:	4413      	add	r3, r2
 800d7d6:	2200      	movs	r2, #0
 800d7d8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d7da:	7dfb      	ldrb	r3, [r7, #23]
 800d7dc:	3301      	adds	r3, #1
 800d7de:	75fb      	strb	r3, [r7, #23]
 800d7e0:	7dfa      	ldrb	r2, [r7, #23]
 800d7e2:	79fb      	ldrb	r3, [r7, #7]
 800d7e4:	429a      	cmp	r2, r3
 800d7e6:	d3d3      	bcc.n	800d790 <IntToUnicode+0x18>
  }
}
 800d7e8:	bf00      	nop
 800d7ea:	bf00      	nop
 800d7ec:	371c      	adds	r7, #28
 800d7ee:	46bd      	mov	sp, r7
 800d7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f4:	4770      	bx	lr
	...

0800d7f8 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	b094      	sub	sp, #80	@ 0x50
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800d800:	f107 030c 	add.w	r3, r7, #12
 800d804:	2244      	movs	r2, #68	@ 0x44
 800d806:	2100      	movs	r1, #0
 800d808:	4618      	mov	r0, r3
 800d80a:	f000 fb49 	bl	800dea0 <memset>
  if(pcdHandle->Instance==USB)
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	4a15      	ldr	r2, [pc, #84]	@ (800d868 <HAL_PCD_MspInit+0x70>)
 800d814:	4293      	cmp	r3, r2
 800d816:	d123      	bne.n	800d860 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800d818:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d81c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800d81e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d822:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d824:	f107 030c 	add.w	r3, r7, #12
 800d828:	4618      	mov	r0, r3
 800d82a:	f7fa f97d 	bl	8007b28 <HAL_RCCEx_PeriphCLKConfig>
 800d82e:	4603      	mov	r3, r0
 800d830:	2b00      	cmp	r3, #0
 800d832:	d001      	beq.n	800d838 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800d834:	f7f3 fb3e 	bl	8000eb4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800d838:	4b0c      	ldr	r3, [pc, #48]	@ (800d86c <HAL_PCD_MspInit+0x74>)
 800d83a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d83c:	4a0b      	ldr	r2, [pc, #44]	@ (800d86c <HAL_PCD_MspInit+0x74>)
 800d83e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800d842:	6593      	str	r3, [r2, #88]	@ 0x58
 800d844:	4b09      	ldr	r3, [pc, #36]	@ (800d86c <HAL_PCD_MspInit+0x74>)
 800d846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d848:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d84c:	60bb      	str	r3, [r7, #8]
 800d84e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800d850:	2200      	movs	r2, #0
 800d852:	2100      	movs	r1, #0
 800d854:	2014      	movs	r0, #20
 800d856:	f7f6 fa2e 	bl	8003cb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800d85a:	2014      	movs	r0, #20
 800d85c:	f7f6 fa45 	bl	8003cea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800d860:	bf00      	nop
 800d862:	3750      	adds	r7, #80	@ 0x50
 800d864:	46bd      	mov	sp, r7
 800d866:	bd80      	pop	{r7, pc}
 800d868:	40005c00 	.word	0x40005c00
 800d86c:	40021000 	.word	0x40021000

0800d870 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d870:	b580      	push	{r7, lr}
 800d872:	b082      	sub	sp, #8
 800d874:	af00      	add	r7, sp, #0
 800d876:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800d884:	4619      	mov	r1, r3
 800d886:	4610      	mov	r0, r2
 800d888:	f7fe fcd4 	bl	800c234 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800d88c:	bf00      	nop
 800d88e:	3708      	adds	r7, #8
 800d890:	46bd      	mov	sp, r7
 800d892:	bd80      	pop	{r7, pc}

0800d894 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d894:	b580      	push	{r7, lr}
 800d896:	b082      	sub	sp, #8
 800d898:	af00      	add	r7, sp, #0
 800d89a:	6078      	str	r0, [r7, #4]
 800d89c:	460b      	mov	r3, r1
 800d89e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800d8a6:	78fa      	ldrb	r2, [r7, #3]
 800d8a8:	6879      	ldr	r1, [r7, #4]
 800d8aa:	4613      	mov	r3, r2
 800d8ac:	009b      	lsls	r3, r3, #2
 800d8ae:	4413      	add	r3, r2
 800d8b0:	00db      	lsls	r3, r3, #3
 800d8b2:	440b      	add	r3, r1
 800d8b4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d8b8:	681a      	ldr	r2, [r3, #0]
 800d8ba:	78fb      	ldrb	r3, [r7, #3]
 800d8bc:	4619      	mov	r1, r3
 800d8be:	f7fe fd0e 	bl	800c2de <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800d8c2:	bf00      	nop
 800d8c4:	3708      	adds	r7, #8
 800d8c6:	46bd      	mov	sp, r7
 800d8c8:	bd80      	pop	{r7, pc}

0800d8ca <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8ca:	b580      	push	{r7, lr}
 800d8cc:	b082      	sub	sp, #8
 800d8ce:	af00      	add	r7, sp, #0
 800d8d0:	6078      	str	r0, [r7, #4]
 800d8d2:	460b      	mov	r3, r1
 800d8d4:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800d8dc:	78fa      	ldrb	r2, [r7, #3]
 800d8de:	6879      	ldr	r1, [r7, #4]
 800d8e0:	4613      	mov	r3, r2
 800d8e2:	009b      	lsls	r3, r3, #2
 800d8e4:	4413      	add	r3, r2
 800d8e6:	00db      	lsls	r3, r3, #3
 800d8e8:	440b      	add	r3, r1
 800d8ea:	3324      	adds	r3, #36	@ 0x24
 800d8ec:	681a      	ldr	r2, [r3, #0]
 800d8ee:	78fb      	ldrb	r3, [r7, #3]
 800d8f0:	4619      	mov	r1, r3
 800d8f2:	f7fe fd57 	bl	800c3a4 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800d8f6:	bf00      	nop
 800d8f8:	3708      	adds	r7, #8
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	bd80      	pop	{r7, pc}

0800d8fe <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8fe:	b580      	push	{r7, lr}
 800d900:	b082      	sub	sp, #8
 800d902:	af00      	add	r7, sp, #0
 800d904:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d90c:	4618      	mov	r0, r3
 800d90e:	f7fe fe6b 	bl	800c5e8 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800d912:	bf00      	nop
 800d914:	3708      	adds	r7, #8
 800d916:	46bd      	mov	sp, r7
 800d918:	bd80      	pop	{r7, pc}

0800d91a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d91a:	b580      	push	{r7, lr}
 800d91c:	b084      	sub	sp, #16
 800d91e:	af00      	add	r7, sp, #0
 800d920:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d922:	2301      	movs	r3, #1
 800d924:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	795b      	ldrb	r3, [r3, #5]
 800d92a:	2b02      	cmp	r3, #2
 800d92c:	d001      	beq.n	800d932 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d92e:	f7f3 fac1 	bl	8000eb4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d938:	7bfa      	ldrb	r2, [r7, #15]
 800d93a:	4611      	mov	r1, r2
 800d93c:	4618      	mov	r0, r3
 800d93e:	f7fe fe15 	bl	800c56c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d948:	4618      	mov	r0, r3
 800d94a:	f7fe fdc1 	bl	800c4d0 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800d94e:	bf00      	nop
 800d950:	3710      	adds	r7, #16
 800d952:	46bd      	mov	sp, r7
 800d954:	bd80      	pop	{r7, pc}
	...

0800d958 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d958:	b580      	push	{r7, lr}
 800d95a:	b082      	sub	sp, #8
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d966:	4618      	mov	r0, r3
 800d968:	f7fe fe10 	bl	800c58c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	7a5b      	ldrb	r3, [r3, #9]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d005      	beq.n	800d980 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d974:	4b04      	ldr	r3, [pc, #16]	@ (800d988 <HAL_PCD_SuspendCallback+0x30>)
 800d976:	691b      	ldr	r3, [r3, #16]
 800d978:	4a03      	ldr	r2, [pc, #12]	@ (800d988 <HAL_PCD_SuspendCallback+0x30>)
 800d97a:	f043 0306 	orr.w	r3, r3, #6
 800d97e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800d980:	bf00      	nop
 800d982:	3708      	adds	r7, #8
 800d984:	46bd      	mov	sp, r7
 800d986:	bd80      	pop	{r7, pc}
 800d988:	e000ed00 	.word	0xe000ed00

0800d98c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d98c:	b580      	push	{r7, lr}
 800d98e:	b082      	sub	sp, #8
 800d990:	af00      	add	r7, sp, #0
 800d992:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	7a5b      	ldrb	r3, [r3, #9]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d007      	beq.n	800d9ac <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d99c:	4b08      	ldr	r3, [pc, #32]	@ (800d9c0 <HAL_PCD_ResumeCallback+0x34>)
 800d99e:	691b      	ldr	r3, [r3, #16]
 800d9a0:	4a07      	ldr	r2, [pc, #28]	@ (800d9c0 <HAL_PCD_ResumeCallback+0x34>)
 800d9a2:	f023 0306 	bic.w	r3, r3, #6
 800d9a6:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800d9a8:	f000 f9f8 	bl	800dd9c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	f7fe fe00 	bl	800c5b8 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800d9b8:	bf00      	nop
 800d9ba:	3708      	adds	r7, #8
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	bd80      	pop	{r7, pc}
 800d9c0:	e000ed00 	.word	0xe000ed00

0800d9c4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	b082      	sub	sp, #8
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800d9cc:	4a2b      	ldr	r2, [pc, #172]	@ (800da7c <USBD_LL_Init+0xb8>)
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	4a29      	ldr	r2, [pc, #164]	@ (800da7c <USBD_LL_Init+0xb8>)
 800d9d8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800d9dc:	4b27      	ldr	r3, [pc, #156]	@ (800da7c <USBD_LL_Init+0xb8>)
 800d9de:	4a28      	ldr	r2, [pc, #160]	@ (800da80 <USBD_LL_Init+0xbc>)
 800d9e0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800d9e2:	4b26      	ldr	r3, [pc, #152]	@ (800da7c <USBD_LL_Init+0xb8>)
 800d9e4:	2208      	movs	r2, #8
 800d9e6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800d9e8:	4b24      	ldr	r3, [pc, #144]	@ (800da7c <USBD_LL_Init+0xb8>)
 800d9ea:	2202      	movs	r2, #2
 800d9ec:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d9ee:	4b23      	ldr	r3, [pc, #140]	@ (800da7c <USBD_LL_Init+0xb8>)
 800d9f0:	2202      	movs	r2, #2
 800d9f2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800d9f4:	4b21      	ldr	r3, [pc, #132]	@ (800da7c <USBD_LL_Init+0xb8>)
 800d9f6:	2200      	movs	r2, #0
 800d9f8:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800d9fa:	4b20      	ldr	r3, [pc, #128]	@ (800da7c <USBD_LL_Init+0xb8>)
 800d9fc:	2200      	movs	r2, #0
 800d9fe:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800da00:	4b1e      	ldr	r3, [pc, #120]	@ (800da7c <USBD_LL_Init+0xb8>)
 800da02:	2200      	movs	r2, #0
 800da04:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800da06:	4b1d      	ldr	r3, [pc, #116]	@ (800da7c <USBD_LL_Init+0xb8>)
 800da08:	2200      	movs	r2, #0
 800da0a:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800da0c:	481b      	ldr	r0, [pc, #108]	@ (800da7c <USBD_LL_Init+0xb8>)
 800da0e:	f7f7 fda8 	bl	8005562 <HAL_PCD_Init>
 800da12:	4603      	mov	r3, r0
 800da14:	2b00      	cmp	r3, #0
 800da16:	d001      	beq.n	800da1c <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800da18:	f7f3 fa4c 	bl	8000eb4 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800da22:	2318      	movs	r3, #24
 800da24:	2200      	movs	r2, #0
 800da26:	2100      	movs	r1, #0
 800da28:	f7f9 fa2f 	bl	8006e8a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800da32:	2358      	movs	r3, #88	@ 0x58
 800da34:	2200      	movs	r2, #0
 800da36:	2180      	movs	r1, #128	@ 0x80
 800da38:	f7f9 fa27 	bl	8006e8a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800da42:	23c0      	movs	r3, #192	@ 0xc0
 800da44:	2200      	movs	r2, #0
 800da46:	2181      	movs	r1, #129	@ 0x81
 800da48:	f7f9 fa1f 	bl	8006e8a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800da52:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800da56:	2200      	movs	r2, #0
 800da58:	2101      	movs	r1, #1
 800da5a:	f7f9 fa16 	bl	8006e8a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800da64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800da68:	2200      	movs	r2, #0
 800da6a:	2182      	movs	r1, #130	@ 0x82
 800da6c:	f7f9 fa0d 	bl	8006e8a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800da70:	2300      	movs	r3, #0
}
 800da72:	4618      	mov	r0, r3
 800da74:	3708      	adds	r7, #8
 800da76:	46bd      	mov	sp, r7
 800da78:	bd80      	pop	{r7, pc}
 800da7a:	bf00      	nop
 800da7c:	20001bf8 	.word	0x20001bf8
 800da80:	40005c00 	.word	0x40005c00

0800da84 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800da84:	b580      	push	{r7, lr}
 800da86:	b084      	sub	sp, #16
 800da88:	af00      	add	r7, sp, #0
 800da8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da8c:	2300      	movs	r3, #0
 800da8e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da90:	2300      	movs	r3, #0
 800da92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800da9a:	4618      	mov	r0, r3
 800da9c:	f7f7 fe2f 	bl	80056fe <HAL_PCD_Start>
 800daa0:	4603      	mov	r3, r0
 800daa2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800daa4:	7bfb      	ldrb	r3, [r7, #15]
 800daa6:	4618      	mov	r0, r3
 800daa8:	f000 f97e 	bl	800dda8 <USBD_Get_USB_Status>
 800daac:	4603      	mov	r3, r0
 800daae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dab0:	7bbb      	ldrb	r3, [r7, #14]
}
 800dab2:	4618      	mov	r0, r3
 800dab4:	3710      	adds	r7, #16
 800dab6:	46bd      	mov	sp, r7
 800dab8:	bd80      	pop	{r7, pc}

0800daba <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800daba:	b580      	push	{r7, lr}
 800dabc:	b084      	sub	sp, #16
 800dabe:	af00      	add	r7, sp, #0
 800dac0:	6078      	str	r0, [r7, #4]
 800dac2:	4608      	mov	r0, r1
 800dac4:	4611      	mov	r1, r2
 800dac6:	461a      	mov	r2, r3
 800dac8:	4603      	mov	r3, r0
 800daca:	70fb      	strb	r3, [r7, #3]
 800dacc:	460b      	mov	r3, r1
 800dace:	70bb      	strb	r3, [r7, #2]
 800dad0:	4613      	mov	r3, r2
 800dad2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dad4:	2300      	movs	r3, #0
 800dad6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dad8:	2300      	movs	r3, #0
 800dada:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dae2:	78bb      	ldrb	r3, [r7, #2]
 800dae4:	883a      	ldrh	r2, [r7, #0]
 800dae6:	78f9      	ldrb	r1, [r7, #3]
 800dae8:	f7f7 ff76 	bl	80059d8 <HAL_PCD_EP_Open>
 800daec:	4603      	mov	r3, r0
 800daee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800daf0:	7bfb      	ldrb	r3, [r7, #15]
 800daf2:	4618      	mov	r0, r3
 800daf4:	f000 f958 	bl	800dda8 <USBD_Get_USB_Status>
 800daf8:	4603      	mov	r3, r0
 800dafa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dafc:	7bbb      	ldrb	r3, [r7, #14]
}
 800dafe:	4618      	mov	r0, r3
 800db00:	3710      	adds	r7, #16
 800db02:	46bd      	mov	sp, r7
 800db04:	bd80      	pop	{r7, pc}

0800db06 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db06:	b580      	push	{r7, lr}
 800db08:	b084      	sub	sp, #16
 800db0a:	af00      	add	r7, sp, #0
 800db0c:	6078      	str	r0, [r7, #4]
 800db0e:	460b      	mov	r3, r1
 800db10:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db12:	2300      	movs	r3, #0
 800db14:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db16:	2300      	movs	r3, #0
 800db18:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800db20:	78fa      	ldrb	r2, [r7, #3]
 800db22:	4611      	mov	r1, r2
 800db24:	4618      	mov	r0, r3
 800db26:	f7f7 ffb6 	bl	8005a96 <HAL_PCD_EP_Close>
 800db2a:	4603      	mov	r3, r0
 800db2c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db2e:	7bfb      	ldrb	r3, [r7, #15]
 800db30:	4618      	mov	r0, r3
 800db32:	f000 f939 	bl	800dda8 <USBD_Get_USB_Status>
 800db36:	4603      	mov	r3, r0
 800db38:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db3a:	7bbb      	ldrb	r3, [r7, #14]
}
 800db3c:	4618      	mov	r0, r3
 800db3e:	3710      	adds	r7, #16
 800db40:	46bd      	mov	sp, r7
 800db42:	bd80      	pop	{r7, pc}

0800db44 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db44:	b580      	push	{r7, lr}
 800db46:	b084      	sub	sp, #16
 800db48:	af00      	add	r7, sp, #0
 800db4a:	6078      	str	r0, [r7, #4]
 800db4c:	460b      	mov	r3, r1
 800db4e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db50:	2300      	movs	r3, #0
 800db52:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db54:	2300      	movs	r3, #0
 800db56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800db5e:	78fa      	ldrb	r2, [r7, #3]
 800db60:	4611      	mov	r1, r2
 800db62:	4618      	mov	r0, r3
 800db64:	f7f8 f85f 	bl	8005c26 <HAL_PCD_EP_SetStall>
 800db68:	4603      	mov	r3, r0
 800db6a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db6c:	7bfb      	ldrb	r3, [r7, #15]
 800db6e:	4618      	mov	r0, r3
 800db70:	f000 f91a 	bl	800dda8 <USBD_Get_USB_Status>
 800db74:	4603      	mov	r3, r0
 800db76:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db78:	7bbb      	ldrb	r3, [r7, #14]
}
 800db7a:	4618      	mov	r0, r3
 800db7c:	3710      	adds	r7, #16
 800db7e:	46bd      	mov	sp, r7
 800db80:	bd80      	pop	{r7, pc}

0800db82 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db82:	b580      	push	{r7, lr}
 800db84:	b084      	sub	sp, #16
 800db86:	af00      	add	r7, sp, #0
 800db88:	6078      	str	r0, [r7, #4]
 800db8a:	460b      	mov	r3, r1
 800db8c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db8e:	2300      	movs	r3, #0
 800db90:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db92:	2300      	movs	r3, #0
 800db94:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800db9c:	78fa      	ldrb	r2, [r7, #3]
 800db9e:	4611      	mov	r1, r2
 800dba0:	4618      	mov	r0, r3
 800dba2:	f7f8 f892 	bl	8005cca <HAL_PCD_EP_ClrStall>
 800dba6:	4603      	mov	r3, r0
 800dba8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dbaa:	7bfb      	ldrb	r3, [r7, #15]
 800dbac:	4618      	mov	r0, r3
 800dbae:	f000 f8fb 	bl	800dda8 <USBD_Get_USB_Status>
 800dbb2:	4603      	mov	r3, r0
 800dbb4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dbb6:	7bbb      	ldrb	r3, [r7, #14]
}
 800dbb8:	4618      	mov	r0, r3
 800dbba:	3710      	adds	r7, #16
 800dbbc:	46bd      	mov	sp, r7
 800dbbe:	bd80      	pop	{r7, pc}

0800dbc0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dbc0:	b480      	push	{r7}
 800dbc2:	b085      	sub	sp, #20
 800dbc4:	af00      	add	r7, sp, #0
 800dbc6:	6078      	str	r0, [r7, #4]
 800dbc8:	460b      	mov	r3, r1
 800dbca:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dbd2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800dbd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	da0b      	bge.n	800dbf4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800dbdc:	78fb      	ldrb	r3, [r7, #3]
 800dbde:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dbe2:	68f9      	ldr	r1, [r7, #12]
 800dbe4:	4613      	mov	r3, r2
 800dbe6:	009b      	lsls	r3, r3, #2
 800dbe8:	4413      	add	r3, r2
 800dbea:	00db      	lsls	r3, r3, #3
 800dbec:	440b      	add	r3, r1
 800dbee:	3312      	adds	r3, #18
 800dbf0:	781b      	ldrb	r3, [r3, #0]
 800dbf2:	e00b      	b.n	800dc0c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800dbf4:	78fb      	ldrb	r3, [r7, #3]
 800dbf6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dbfa:	68f9      	ldr	r1, [r7, #12]
 800dbfc:	4613      	mov	r3, r2
 800dbfe:	009b      	lsls	r3, r3, #2
 800dc00:	4413      	add	r3, r2
 800dc02:	00db      	lsls	r3, r3, #3
 800dc04:	440b      	add	r3, r1
 800dc06:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800dc0a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800dc0c:	4618      	mov	r0, r3
 800dc0e:	3714      	adds	r7, #20
 800dc10:	46bd      	mov	sp, r7
 800dc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc16:	4770      	bx	lr

0800dc18 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800dc18:	b580      	push	{r7, lr}
 800dc1a:	b084      	sub	sp, #16
 800dc1c:	af00      	add	r7, sp, #0
 800dc1e:	6078      	str	r0, [r7, #4]
 800dc20:	460b      	mov	r3, r1
 800dc22:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc24:	2300      	movs	r3, #0
 800dc26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc28:	2300      	movs	r3, #0
 800dc2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dc32:	78fa      	ldrb	r2, [r7, #3]
 800dc34:	4611      	mov	r1, r2
 800dc36:	4618      	mov	r0, r3
 800dc38:	f7f7 feaa 	bl	8005990 <HAL_PCD_SetAddress>
 800dc3c:	4603      	mov	r3, r0
 800dc3e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc40:	7bfb      	ldrb	r3, [r7, #15]
 800dc42:	4618      	mov	r0, r3
 800dc44:	f000 f8b0 	bl	800dda8 <USBD_Get_USB_Status>
 800dc48:	4603      	mov	r3, r0
 800dc4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc4c:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc4e:	4618      	mov	r0, r3
 800dc50:	3710      	adds	r7, #16
 800dc52:	46bd      	mov	sp, r7
 800dc54:	bd80      	pop	{r7, pc}

0800dc56 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dc56:	b580      	push	{r7, lr}
 800dc58:	b086      	sub	sp, #24
 800dc5a:	af00      	add	r7, sp, #0
 800dc5c:	60f8      	str	r0, [r7, #12]
 800dc5e:	607a      	str	r2, [r7, #4]
 800dc60:	603b      	str	r3, [r7, #0]
 800dc62:	460b      	mov	r3, r1
 800dc64:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc66:	2300      	movs	r3, #0
 800dc68:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dc74:	7af9      	ldrb	r1, [r7, #11]
 800dc76:	683b      	ldr	r3, [r7, #0]
 800dc78:	687a      	ldr	r2, [r7, #4]
 800dc7a:	f7f7 ff9d 	bl	8005bb8 <HAL_PCD_EP_Transmit>
 800dc7e:	4603      	mov	r3, r0
 800dc80:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc82:	7dfb      	ldrb	r3, [r7, #23]
 800dc84:	4618      	mov	r0, r3
 800dc86:	f000 f88f 	bl	800dda8 <USBD_Get_USB_Status>
 800dc8a:	4603      	mov	r3, r0
 800dc8c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dc8e:	7dbb      	ldrb	r3, [r7, #22]
}
 800dc90:	4618      	mov	r0, r3
 800dc92:	3718      	adds	r7, #24
 800dc94:	46bd      	mov	sp, r7
 800dc96:	bd80      	pop	{r7, pc}

0800dc98 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dc98:	b580      	push	{r7, lr}
 800dc9a:	b086      	sub	sp, #24
 800dc9c:	af00      	add	r7, sp, #0
 800dc9e:	60f8      	str	r0, [r7, #12]
 800dca0:	607a      	str	r2, [r7, #4]
 800dca2:	603b      	str	r3, [r7, #0]
 800dca4:	460b      	mov	r3, r1
 800dca6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dca8:	2300      	movs	r3, #0
 800dcaa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dcac:	2300      	movs	r3, #0
 800dcae:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dcb6:	7af9      	ldrb	r1, [r7, #11]
 800dcb8:	683b      	ldr	r3, [r7, #0]
 800dcba:	687a      	ldr	r2, [r7, #4]
 800dcbc:	f7f7 ff33 	bl	8005b26 <HAL_PCD_EP_Receive>
 800dcc0:	4603      	mov	r3, r0
 800dcc2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dcc4:	7dfb      	ldrb	r3, [r7, #23]
 800dcc6:	4618      	mov	r0, r3
 800dcc8:	f000 f86e 	bl	800dda8 <USBD_Get_USB_Status>
 800dccc:	4603      	mov	r3, r0
 800dcce:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dcd0:	7dbb      	ldrb	r3, [r7, #22]
}
 800dcd2:	4618      	mov	r0, r3
 800dcd4:	3718      	adds	r7, #24
 800dcd6:	46bd      	mov	sp, r7
 800dcd8:	bd80      	pop	{r7, pc}

0800dcda <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dcda:	b580      	push	{r7, lr}
 800dcdc:	b082      	sub	sp, #8
 800dcde:	af00      	add	r7, sp, #0
 800dce0:	6078      	str	r0, [r7, #4]
 800dce2:	460b      	mov	r3, r1
 800dce4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dcec:	78fa      	ldrb	r2, [r7, #3]
 800dcee:	4611      	mov	r1, r2
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	f7f7 ff49 	bl	8005b88 <HAL_PCD_EP_GetRxCount>
 800dcf6:	4603      	mov	r3, r0
}
 800dcf8:	4618      	mov	r0, r3
 800dcfa:	3708      	adds	r7, #8
 800dcfc:	46bd      	mov	sp, r7
 800dcfe:	bd80      	pop	{r7, pc}

0800dd00 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd00:	b580      	push	{r7, lr}
 800dd02:	b082      	sub	sp, #8
 800dd04:	af00      	add	r7, sp, #0
 800dd06:	6078      	str	r0, [r7, #4]
 800dd08:	460b      	mov	r3, r1
 800dd0a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800dd0c:	78fb      	ldrb	r3, [r7, #3]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d002      	beq.n	800dd18 <HAL_PCDEx_LPM_Callback+0x18>
 800dd12:	2b01      	cmp	r3, #1
 800dd14:	d013      	beq.n	800dd3e <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800dd16:	e023      	b.n	800dd60 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	7a5b      	ldrb	r3, [r3, #9]
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d007      	beq.n	800dd30 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800dd20:	f000 f83c 	bl	800dd9c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dd24:	4b10      	ldr	r3, [pc, #64]	@ (800dd68 <HAL_PCDEx_LPM_Callback+0x68>)
 800dd26:	691b      	ldr	r3, [r3, #16]
 800dd28:	4a0f      	ldr	r2, [pc, #60]	@ (800dd68 <HAL_PCDEx_LPM_Callback+0x68>)
 800dd2a:	f023 0306 	bic.w	r3, r3, #6
 800dd2e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dd36:	4618      	mov	r0, r3
 800dd38:	f7fe fc3e 	bl	800c5b8 <USBD_LL_Resume>
    break;
 800dd3c:	e010      	b.n	800dd60 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dd44:	4618      	mov	r0, r3
 800dd46:	f7fe fc21 	bl	800c58c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	7a5b      	ldrb	r3, [r3, #9]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d005      	beq.n	800dd5e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dd52:	4b05      	ldr	r3, [pc, #20]	@ (800dd68 <HAL_PCDEx_LPM_Callback+0x68>)
 800dd54:	691b      	ldr	r3, [r3, #16]
 800dd56:	4a04      	ldr	r2, [pc, #16]	@ (800dd68 <HAL_PCDEx_LPM_Callback+0x68>)
 800dd58:	f043 0306 	orr.w	r3, r3, #6
 800dd5c:	6113      	str	r3, [r2, #16]
    break;
 800dd5e:	bf00      	nop
}
 800dd60:	bf00      	nop
 800dd62:	3708      	adds	r7, #8
 800dd64:	46bd      	mov	sp, r7
 800dd66:	bd80      	pop	{r7, pc}
 800dd68:	e000ed00 	.word	0xe000ed00

0800dd6c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800dd6c:	b480      	push	{r7}
 800dd6e:	b083      	sub	sp, #12
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800dd74:	4b03      	ldr	r3, [pc, #12]	@ (800dd84 <USBD_static_malloc+0x18>)
}
 800dd76:	4618      	mov	r0, r3
 800dd78:	370c      	adds	r7, #12
 800dd7a:	46bd      	mov	sp, r7
 800dd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd80:	4770      	bx	lr
 800dd82:	bf00      	nop
 800dd84:	20001ed4 	.word	0x20001ed4

0800dd88 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800dd88:	b480      	push	{r7}
 800dd8a:	b083      	sub	sp, #12
 800dd8c:	af00      	add	r7, sp, #0
 800dd8e:	6078      	str	r0, [r7, #4]

}
 800dd90:	bf00      	nop
 800dd92:	370c      	adds	r7, #12
 800dd94:	46bd      	mov	sp, r7
 800dd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd9a:	4770      	bx	lr

0800dd9c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800dd9c:	b580      	push	{r7, lr}
 800dd9e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800dda0:	f7f2 fde4 	bl	800096c <SystemClock_Config>
}
 800dda4:	bf00      	nop
 800dda6:	bd80      	pop	{r7, pc}

0800dda8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800dda8:	b480      	push	{r7}
 800ddaa:	b085      	sub	sp, #20
 800ddac:	af00      	add	r7, sp, #0
 800ddae:	4603      	mov	r3, r0
 800ddb0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ddb6:	79fb      	ldrb	r3, [r7, #7]
 800ddb8:	2b03      	cmp	r3, #3
 800ddba:	d817      	bhi.n	800ddec <USBD_Get_USB_Status+0x44>
 800ddbc:	a201      	add	r2, pc, #4	@ (adr r2, 800ddc4 <USBD_Get_USB_Status+0x1c>)
 800ddbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddc2:	bf00      	nop
 800ddc4:	0800ddd5 	.word	0x0800ddd5
 800ddc8:	0800dddb 	.word	0x0800dddb
 800ddcc:	0800dde1 	.word	0x0800dde1
 800ddd0:	0800dde7 	.word	0x0800dde7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ddd4:	2300      	movs	r3, #0
 800ddd6:	73fb      	strb	r3, [r7, #15]
    break;
 800ddd8:	e00b      	b.n	800ddf2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ddda:	2303      	movs	r3, #3
 800dddc:	73fb      	strb	r3, [r7, #15]
    break;
 800ddde:	e008      	b.n	800ddf2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dde0:	2301      	movs	r3, #1
 800dde2:	73fb      	strb	r3, [r7, #15]
    break;
 800dde4:	e005      	b.n	800ddf2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800dde6:	2303      	movs	r3, #3
 800dde8:	73fb      	strb	r3, [r7, #15]
    break;
 800ddea:	e002      	b.n	800ddf2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ddec:	2303      	movs	r3, #3
 800ddee:	73fb      	strb	r3, [r7, #15]
    break;
 800ddf0:	bf00      	nop
  }
  return usb_status;
 800ddf2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	3714      	adds	r7, #20
 800ddf8:	46bd      	mov	sp, r7
 800ddfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddfe:	4770      	bx	lr

0800de00 <sniprintf>:
 800de00:	b40c      	push	{r2, r3}
 800de02:	b530      	push	{r4, r5, lr}
 800de04:	4b18      	ldr	r3, [pc, #96]	@ (800de68 <sniprintf+0x68>)
 800de06:	1e0c      	subs	r4, r1, #0
 800de08:	681d      	ldr	r5, [r3, #0]
 800de0a:	b09d      	sub	sp, #116	@ 0x74
 800de0c:	da08      	bge.n	800de20 <sniprintf+0x20>
 800de0e:	238b      	movs	r3, #139	@ 0x8b
 800de10:	602b      	str	r3, [r5, #0]
 800de12:	f04f 30ff 	mov.w	r0, #4294967295
 800de16:	b01d      	add	sp, #116	@ 0x74
 800de18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800de1c:	b002      	add	sp, #8
 800de1e:	4770      	bx	lr
 800de20:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800de24:	f8ad 3014 	strh.w	r3, [sp, #20]
 800de28:	f04f 0300 	mov.w	r3, #0
 800de2c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800de2e:	bf14      	ite	ne
 800de30:	f104 33ff 	addne.w	r3, r4, #4294967295
 800de34:	4623      	moveq	r3, r4
 800de36:	9304      	str	r3, [sp, #16]
 800de38:	9307      	str	r3, [sp, #28]
 800de3a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800de3e:	9002      	str	r0, [sp, #8]
 800de40:	9006      	str	r0, [sp, #24]
 800de42:	f8ad 3016 	strh.w	r3, [sp, #22]
 800de46:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800de48:	ab21      	add	r3, sp, #132	@ 0x84
 800de4a:	a902      	add	r1, sp, #8
 800de4c:	4628      	mov	r0, r5
 800de4e:	9301      	str	r3, [sp, #4]
 800de50:	f000 f9bc 	bl	800e1cc <_svfiprintf_r>
 800de54:	1c43      	adds	r3, r0, #1
 800de56:	bfbc      	itt	lt
 800de58:	238b      	movlt	r3, #139	@ 0x8b
 800de5a:	602b      	strlt	r3, [r5, #0]
 800de5c:	2c00      	cmp	r4, #0
 800de5e:	d0da      	beq.n	800de16 <sniprintf+0x16>
 800de60:	9b02      	ldr	r3, [sp, #8]
 800de62:	2200      	movs	r2, #0
 800de64:	701a      	strb	r2, [r3, #0]
 800de66:	e7d6      	b.n	800de16 <sniprintf+0x16>
 800de68:	2000019c 	.word	0x2000019c

0800de6c <memmove>:
 800de6c:	4288      	cmp	r0, r1
 800de6e:	b510      	push	{r4, lr}
 800de70:	eb01 0402 	add.w	r4, r1, r2
 800de74:	d902      	bls.n	800de7c <memmove+0x10>
 800de76:	4284      	cmp	r4, r0
 800de78:	4623      	mov	r3, r4
 800de7a:	d807      	bhi.n	800de8c <memmove+0x20>
 800de7c:	1e43      	subs	r3, r0, #1
 800de7e:	42a1      	cmp	r1, r4
 800de80:	d008      	beq.n	800de94 <memmove+0x28>
 800de82:	f811 2b01 	ldrb.w	r2, [r1], #1
 800de86:	f803 2f01 	strb.w	r2, [r3, #1]!
 800de8a:	e7f8      	b.n	800de7e <memmove+0x12>
 800de8c:	4402      	add	r2, r0
 800de8e:	4601      	mov	r1, r0
 800de90:	428a      	cmp	r2, r1
 800de92:	d100      	bne.n	800de96 <memmove+0x2a>
 800de94:	bd10      	pop	{r4, pc}
 800de96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800de9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800de9e:	e7f7      	b.n	800de90 <memmove+0x24>

0800dea0 <memset>:
 800dea0:	4402      	add	r2, r0
 800dea2:	4603      	mov	r3, r0
 800dea4:	4293      	cmp	r3, r2
 800dea6:	d100      	bne.n	800deaa <memset+0xa>
 800dea8:	4770      	bx	lr
 800deaa:	f803 1b01 	strb.w	r1, [r3], #1
 800deae:	e7f9      	b.n	800dea4 <memset+0x4>

0800deb0 <__errno>:
 800deb0:	4b01      	ldr	r3, [pc, #4]	@ (800deb8 <__errno+0x8>)
 800deb2:	6818      	ldr	r0, [r3, #0]
 800deb4:	4770      	bx	lr
 800deb6:	bf00      	nop
 800deb8:	2000019c 	.word	0x2000019c

0800debc <__libc_init_array>:
 800debc:	b570      	push	{r4, r5, r6, lr}
 800debe:	4d0d      	ldr	r5, [pc, #52]	@ (800def4 <__libc_init_array+0x38>)
 800dec0:	4c0d      	ldr	r4, [pc, #52]	@ (800def8 <__libc_init_array+0x3c>)
 800dec2:	1b64      	subs	r4, r4, r5
 800dec4:	10a4      	asrs	r4, r4, #2
 800dec6:	2600      	movs	r6, #0
 800dec8:	42a6      	cmp	r6, r4
 800deca:	d109      	bne.n	800dee0 <__libc_init_array+0x24>
 800decc:	4d0b      	ldr	r5, [pc, #44]	@ (800defc <__libc_init_array+0x40>)
 800dece:	4c0c      	ldr	r4, [pc, #48]	@ (800df00 <__libc_init_array+0x44>)
 800ded0:	f000 fc4a 	bl	800e768 <_init>
 800ded4:	1b64      	subs	r4, r4, r5
 800ded6:	10a4      	asrs	r4, r4, #2
 800ded8:	2600      	movs	r6, #0
 800deda:	42a6      	cmp	r6, r4
 800dedc:	d105      	bne.n	800deea <__libc_init_array+0x2e>
 800dede:	bd70      	pop	{r4, r5, r6, pc}
 800dee0:	f855 3b04 	ldr.w	r3, [r5], #4
 800dee4:	4798      	blx	r3
 800dee6:	3601      	adds	r6, #1
 800dee8:	e7ee      	b.n	800dec8 <__libc_init_array+0xc>
 800deea:	f855 3b04 	ldr.w	r3, [r5], #4
 800deee:	4798      	blx	r3
 800def0:	3601      	adds	r6, #1
 800def2:	e7f2      	b.n	800deda <__libc_init_array+0x1e>
 800def4:	0800e888 	.word	0x0800e888
 800def8:	0800e888 	.word	0x0800e888
 800defc:	0800e888 	.word	0x0800e888
 800df00:	0800e88c 	.word	0x0800e88c

0800df04 <__retarget_lock_acquire_recursive>:
 800df04:	4770      	bx	lr

0800df06 <__retarget_lock_release_recursive>:
 800df06:	4770      	bx	lr

0800df08 <memcpy>:
 800df08:	440a      	add	r2, r1
 800df0a:	4291      	cmp	r1, r2
 800df0c:	f100 33ff 	add.w	r3, r0, #4294967295
 800df10:	d100      	bne.n	800df14 <memcpy+0xc>
 800df12:	4770      	bx	lr
 800df14:	b510      	push	{r4, lr}
 800df16:	f811 4b01 	ldrb.w	r4, [r1], #1
 800df1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800df1e:	4291      	cmp	r1, r2
 800df20:	d1f9      	bne.n	800df16 <memcpy+0xe>
 800df22:	bd10      	pop	{r4, pc}

0800df24 <_free_r>:
 800df24:	b538      	push	{r3, r4, r5, lr}
 800df26:	4605      	mov	r5, r0
 800df28:	2900      	cmp	r1, #0
 800df2a:	d041      	beq.n	800dfb0 <_free_r+0x8c>
 800df2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800df30:	1f0c      	subs	r4, r1, #4
 800df32:	2b00      	cmp	r3, #0
 800df34:	bfb8      	it	lt
 800df36:	18e4      	addlt	r4, r4, r3
 800df38:	f000 f8e0 	bl	800e0fc <__malloc_lock>
 800df3c:	4a1d      	ldr	r2, [pc, #116]	@ (800dfb4 <_free_r+0x90>)
 800df3e:	6813      	ldr	r3, [r2, #0]
 800df40:	b933      	cbnz	r3, 800df50 <_free_r+0x2c>
 800df42:	6063      	str	r3, [r4, #4]
 800df44:	6014      	str	r4, [r2, #0]
 800df46:	4628      	mov	r0, r5
 800df48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df4c:	f000 b8dc 	b.w	800e108 <__malloc_unlock>
 800df50:	42a3      	cmp	r3, r4
 800df52:	d908      	bls.n	800df66 <_free_r+0x42>
 800df54:	6820      	ldr	r0, [r4, #0]
 800df56:	1821      	adds	r1, r4, r0
 800df58:	428b      	cmp	r3, r1
 800df5a:	bf01      	itttt	eq
 800df5c:	6819      	ldreq	r1, [r3, #0]
 800df5e:	685b      	ldreq	r3, [r3, #4]
 800df60:	1809      	addeq	r1, r1, r0
 800df62:	6021      	streq	r1, [r4, #0]
 800df64:	e7ed      	b.n	800df42 <_free_r+0x1e>
 800df66:	461a      	mov	r2, r3
 800df68:	685b      	ldr	r3, [r3, #4]
 800df6a:	b10b      	cbz	r3, 800df70 <_free_r+0x4c>
 800df6c:	42a3      	cmp	r3, r4
 800df6e:	d9fa      	bls.n	800df66 <_free_r+0x42>
 800df70:	6811      	ldr	r1, [r2, #0]
 800df72:	1850      	adds	r0, r2, r1
 800df74:	42a0      	cmp	r0, r4
 800df76:	d10b      	bne.n	800df90 <_free_r+0x6c>
 800df78:	6820      	ldr	r0, [r4, #0]
 800df7a:	4401      	add	r1, r0
 800df7c:	1850      	adds	r0, r2, r1
 800df7e:	4283      	cmp	r3, r0
 800df80:	6011      	str	r1, [r2, #0]
 800df82:	d1e0      	bne.n	800df46 <_free_r+0x22>
 800df84:	6818      	ldr	r0, [r3, #0]
 800df86:	685b      	ldr	r3, [r3, #4]
 800df88:	6053      	str	r3, [r2, #4]
 800df8a:	4408      	add	r0, r1
 800df8c:	6010      	str	r0, [r2, #0]
 800df8e:	e7da      	b.n	800df46 <_free_r+0x22>
 800df90:	d902      	bls.n	800df98 <_free_r+0x74>
 800df92:	230c      	movs	r3, #12
 800df94:	602b      	str	r3, [r5, #0]
 800df96:	e7d6      	b.n	800df46 <_free_r+0x22>
 800df98:	6820      	ldr	r0, [r4, #0]
 800df9a:	1821      	adds	r1, r4, r0
 800df9c:	428b      	cmp	r3, r1
 800df9e:	bf04      	itt	eq
 800dfa0:	6819      	ldreq	r1, [r3, #0]
 800dfa2:	685b      	ldreq	r3, [r3, #4]
 800dfa4:	6063      	str	r3, [r4, #4]
 800dfa6:	bf04      	itt	eq
 800dfa8:	1809      	addeq	r1, r1, r0
 800dfaa:	6021      	streq	r1, [r4, #0]
 800dfac:	6054      	str	r4, [r2, #4]
 800dfae:	e7ca      	b.n	800df46 <_free_r+0x22>
 800dfb0:	bd38      	pop	{r3, r4, r5, pc}
 800dfb2:	bf00      	nop
 800dfb4:	20002238 	.word	0x20002238

0800dfb8 <sbrk_aligned>:
 800dfb8:	b570      	push	{r4, r5, r6, lr}
 800dfba:	4e0f      	ldr	r6, [pc, #60]	@ (800dff8 <sbrk_aligned+0x40>)
 800dfbc:	460c      	mov	r4, r1
 800dfbe:	6831      	ldr	r1, [r6, #0]
 800dfc0:	4605      	mov	r5, r0
 800dfc2:	b911      	cbnz	r1, 800dfca <sbrk_aligned+0x12>
 800dfc4:	f000 fb8a 	bl	800e6dc <_sbrk_r>
 800dfc8:	6030      	str	r0, [r6, #0]
 800dfca:	4621      	mov	r1, r4
 800dfcc:	4628      	mov	r0, r5
 800dfce:	f000 fb85 	bl	800e6dc <_sbrk_r>
 800dfd2:	1c43      	adds	r3, r0, #1
 800dfd4:	d103      	bne.n	800dfde <sbrk_aligned+0x26>
 800dfd6:	f04f 34ff 	mov.w	r4, #4294967295
 800dfda:	4620      	mov	r0, r4
 800dfdc:	bd70      	pop	{r4, r5, r6, pc}
 800dfde:	1cc4      	adds	r4, r0, #3
 800dfe0:	f024 0403 	bic.w	r4, r4, #3
 800dfe4:	42a0      	cmp	r0, r4
 800dfe6:	d0f8      	beq.n	800dfda <sbrk_aligned+0x22>
 800dfe8:	1a21      	subs	r1, r4, r0
 800dfea:	4628      	mov	r0, r5
 800dfec:	f000 fb76 	bl	800e6dc <_sbrk_r>
 800dff0:	3001      	adds	r0, #1
 800dff2:	d1f2      	bne.n	800dfda <sbrk_aligned+0x22>
 800dff4:	e7ef      	b.n	800dfd6 <sbrk_aligned+0x1e>
 800dff6:	bf00      	nop
 800dff8:	20002234 	.word	0x20002234

0800dffc <_malloc_r>:
 800dffc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e000:	1ccd      	adds	r5, r1, #3
 800e002:	f025 0503 	bic.w	r5, r5, #3
 800e006:	3508      	adds	r5, #8
 800e008:	2d0c      	cmp	r5, #12
 800e00a:	bf38      	it	cc
 800e00c:	250c      	movcc	r5, #12
 800e00e:	2d00      	cmp	r5, #0
 800e010:	4606      	mov	r6, r0
 800e012:	db01      	blt.n	800e018 <_malloc_r+0x1c>
 800e014:	42a9      	cmp	r1, r5
 800e016:	d904      	bls.n	800e022 <_malloc_r+0x26>
 800e018:	230c      	movs	r3, #12
 800e01a:	6033      	str	r3, [r6, #0]
 800e01c:	2000      	movs	r0, #0
 800e01e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e022:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e0f8 <_malloc_r+0xfc>
 800e026:	f000 f869 	bl	800e0fc <__malloc_lock>
 800e02a:	f8d8 3000 	ldr.w	r3, [r8]
 800e02e:	461c      	mov	r4, r3
 800e030:	bb44      	cbnz	r4, 800e084 <_malloc_r+0x88>
 800e032:	4629      	mov	r1, r5
 800e034:	4630      	mov	r0, r6
 800e036:	f7ff ffbf 	bl	800dfb8 <sbrk_aligned>
 800e03a:	1c43      	adds	r3, r0, #1
 800e03c:	4604      	mov	r4, r0
 800e03e:	d158      	bne.n	800e0f2 <_malloc_r+0xf6>
 800e040:	f8d8 4000 	ldr.w	r4, [r8]
 800e044:	4627      	mov	r7, r4
 800e046:	2f00      	cmp	r7, #0
 800e048:	d143      	bne.n	800e0d2 <_malloc_r+0xd6>
 800e04a:	2c00      	cmp	r4, #0
 800e04c:	d04b      	beq.n	800e0e6 <_malloc_r+0xea>
 800e04e:	6823      	ldr	r3, [r4, #0]
 800e050:	4639      	mov	r1, r7
 800e052:	4630      	mov	r0, r6
 800e054:	eb04 0903 	add.w	r9, r4, r3
 800e058:	f000 fb40 	bl	800e6dc <_sbrk_r>
 800e05c:	4581      	cmp	r9, r0
 800e05e:	d142      	bne.n	800e0e6 <_malloc_r+0xea>
 800e060:	6821      	ldr	r1, [r4, #0]
 800e062:	1a6d      	subs	r5, r5, r1
 800e064:	4629      	mov	r1, r5
 800e066:	4630      	mov	r0, r6
 800e068:	f7ff ffa6 	bl	800dfb8 <sbrk_aligned>
 800e06c:	3001      	adds	r0, #1
 800e06e:	d03a      	beq.n	800e0e6 <_malloc_r+0xea>
 800e070:	6823      	ldr	r3, [r4, #0]
 800e072:	442b      	add	r3, r5
 800e074:	6023      	str	r3, [r4, #0]
 800e076:	f8d8 3000 	ldr.w	r3, [r8]
 800e07a:	685a      	ldr	r2, [r3, #4]
 800e07c:	bb62      	cbnz	r2, 800e0d8 <_malloc_r+0xdc>
 800e07e:	f8c8 7000 	str.w	r7, [r8]
 800e082:	e00f      	b.n	800e0a4 <_malloc_r+0xa8>
 800e084:	6822      	ldr	r2, [r4, #0]
 800e086:	1b52      	subs	r2, r2, r5
 800e088:	d420      	bmi.n	800e0cc <_malloc_r+0xd0>
 800e08a:	2a0b      	cmp	r2, #11
 800e08c:	d917      	bls.n	800e0be <_malloc_r+0xc2>
 800e08e:	1961      	adds	r1, r4, r5
 800e090:	42a3      	cmp	r3, r4
 800e092:	6025      	str	r5, [r4, #0]
 800e094:	bf18      	it	ne
 800e096:	6059      	strne	r1, [r3, #4]
 800e098:	6863      	ldr	r3, [r4, #4]
 800e09a:	bf08      	it	eq
 800e09c:	f8c8 1000 	streq.w	r1, [r8]
 800e0a0:	5162      	str	r2, [r4, r5]
 800e0a2:	604b      	str	r3, [r1, #4]
 800e0a4:	4630      	mov	r0, r6
 800e0a6:	f000 f82f 	bl	800e108 <__malloc_unlock>
 800e0aa:	f104 000b 	add.w	r0, r4, #11
 800e0ae:	1d23      	adds	r3, r4, #4
 800e0b0:	f020 0007 	bic.w	r0, r0, #7
 800e0b4:	1ac2      	subs	r2, r0, r3
 800e0b6:	bf1c      	itt	ne
 800e0b8:	1a1b      	subne	r3, r3, r0
 800e0ba:	50a3      	strne	r3, [r4, r2]
 800e0bc:	e7af      	b.n	800e01e <_malloc_r+0x22>
 800e0be:	6862      	ldr	r2, [r4, #4]
 800e0c0:	42a3      	cmp	r3, r4
 800e0c2:	bf0c      	ite	eq
 800e0c4:	f8c8 2000 	streq.w	r2, [r8]
 800e0c8:	605a      	strne	r2, [r3, #4]
 800e0ca:	e7eb      	b.n	800e0a4 <_malloc_r+0xa8>
 800e0cc:	4623      	mov	r3, r4
 800e0ce:	6864      	ldr	r4, [r4, #4]
 800e0d0:	e7ae      	b.n	800e030 <_malloc_r+0x34>
 800e0d2:	463c      	mov	r4, r7
 800e0d4:	687f      	ldr	r7, [r7, #4]
 800e0d6:	e7b6      	b.n	800e046 <_malloc_r+0x4a>
 800e0d8:	461a      	mov	r2, r3
 800e0da:	685b      	ldr	r3, [r3, #4]
 800e0dc:	42a3      	cmp	r3, r4
 800e0de:	d1fb      	bne.n	800e0d8 <_malloc_r+0xdc>
 800e0e0:	2300      	movs	r3, #0
 800e0e2:	6053      	str	r3, [r2, #4]
 800e0e4:	e7de      	b.n	800e0a4 <_malloc_r+0xa8>
 800e0e6:	230c      	movs	r3, #12
 800e0e8:	6033      	str	r3, [r6, #0]
 800e0ea:	4630      	mov	r0, r6
 800e0ec:	f000 f80c 	bl	800e108 <__malloc_unlock>
 800e0f0:	e794      	b.n	800e01c <_malloc_r+0x20>
 800e0f2:	6005      	str	r5, [r0, #0]
 800e0f4:	e7d6      	b.n	800e0a4 <_malloc_r+0xa8>
 800e0f6:	bf00      	nop
 800e0f8:	20002238 	.word	0x20002238

0800e0fc <__malloc_lock>:
 800e0fc:	4801      	ldr	r0, [pc, #4]	@ (800e104 <__malloc_lock+0x8>)
 800e0fe:	f7ff bf01 	b.w	800df04 <__retarget_lock_acquire_recursive>
 800e102:	bf00      	nop
 800e104:	20002230 	.word	0x20002230

0800e108 <__malloc_unlock>:
 800e108:	4801      	ldr	r0, [pc, #4]	@ (800e110 <__malloc_unlock+0x8>)
 800e10a:	f7ff befc 	b.w	800df06 <__retarget_lock_release_recursive>
 800e10e:	bf00      	nop
 800e110:	20002230 	.word	0x20002230

0800e114 <__ssputs_r>:
 800e114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e118:	688e      	ldr	r6, [r1, #8]
 800e11a:	461f      	mov	r7, r3
 800e11c:	42be      	cmp	r6, r7
 800e11e:	680b      	ldr	r3, [r1, #0]
 800e120:	4682      	mov	sl, r0
 800e122:	460c      	mov	r4, r1
 800e124:	4690      	mov	r8, r2
 800e126:	d82d      	bhi.n	800e184 <__ssputs_r+0x70>
 800e128:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e12c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e130:	d026      	beq.n	800e180 <__ssputs_r+0x6c>
 800e132:	6965      	ldr	r5, [r4, #20]
 800e134:	6909      	ldr	r1, [r1, #16]
 800e136:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e13a:	eba3 0901 	sub.w	r9, r3, r1
 800e13e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e142:	1c7b      	adds	r3, r7, #1
 800e144:	444b      	add	r3, r9
 800e146:	106d      	asrs	r5, r5, #1
 800e148:	429d      	cmp	r5, r3
 800e14a:	bf38      	it	cc
 800e14c:	461d      	movcc	r5, r3
 800e14e:	0553      	lsls	r3, r2, #21
 800e150:	d527      	bpl.n	800e1a2 <__ssputs_r+0x8e>
 800e152:	4629      	mov	r1, r5
 800e154:	f7ff ff52 	bl	800dffc <_malloc_r>
 800e158:	4606      	mov	r6, r0
 800e15a:	b360      	cbz	r0, 800e1b6 <__ssputs_r+0xa2>
 800e15c:	6921      	ldr	r1, [r4, #16]
 800e15e:	464a      	mov	r2, r9
 800e160:	f7ff fed2 	bl	800df08 <memcpy>
 800e164:	89a3      	ldrh	r3, [r4, #12]
 800e166:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e16a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e16e:	81a3      	strh	r3, [r4, #12]
 800e170:	6126      	str	r6, [r4, #16]
 800e172:	6165      	str	r5, [r4, #20]
 800e174:	444e      	add	r6, r9
 800e176:	eba5 0509 	sub.w	r5, r5, r9
 800e17a:	6026      	str	r6, [r4, #0]
 800e17c:	60a5      	str	r5, [r4, #8]
 800e17e:	463e      	mov	r6, r7
 800e180:	42be      	cmp	r6, r7
 800e182:	d900      	bls.n	800e186 <__ssputs_r+0x72>
 800e184:	463e      	mov	r6, r7
 800e186:	6820      	ldr	r0, [r4, #0]
 800e188:	4632      	mov	r2, r6
 800e18a:	4641      	mov	r1, r8
 800e18c:	f7ff fe6e 	bl	800de6c <memmove>
 800e190:	68a3      	ldr	r3, [r4, #8]
 800e192:	1b9b      	subs	r3, r3, r6
 800e194:	60a3      	str	r3, [r4, #8]
 800e196:	6823      	ldr	r3, [r4, #0]
 800e198:	4433      	add	r3, r6
 800e19a:	6023      	str	r3, [r4, #0]
 800e19c:	2000      	movs	r0, #0
 800e19e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1a2:	462a      	mov	r2, r5
 800e1a4:	f000 faaa 	bl	800e6fc <_realloc_r>
 800e1a8:	4606      	mov	r6, r0
 800e1aa:	2800      	cmp	r0, #0
 800e1ac:	d1e0      	bne.n	800e170 <__ssputs_r+0x5c>
 800e1ae:	6921      	ldr	r1, [r4, #16]
 800e1b0:	4650      	mov	r0, sl
 800e1b2:	f7ff feb7 	bl	800df24 <_free_r>
 800e1b6:	230c      	movs	r3, #12
 800e1b8:	f8ca 3000 	str.w	r3, [sl]
 800e1bc:	89a3      	ldrh	r3, [r4, #12]
 800e1be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e1c2:	81a3      	strh	r3, [r4, #12]
 800e1c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e1c8:	e7e9      	b.n	800e19e <__ssputs_r+0x8a>
	...

0800e1cc <_svfiprintf_r>:
 800e1cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1d0:	4698      	mov	r8, r3
 800e1d2:	898b      	ldrh	r3, [r1, #12]
 800e1d4:	061b      	lsls	r3, r3, #24
 800e1d6:	b09d      	sub	sp, #116	@ 0x74
 800e1d8:	4607      	mov	r7, r0
 800e1da:	460d      	mov	r5, r1
 800e1dc:	4614      	mov	r4, r2
 800e1de:	d510      	bpl.n	800e202 <_svfiprintf_r+0x36>
 800e1e0:	690b      	ldr	r3, [r1, #16]
 800e1e2:	b973      	cbnz	r3, 800e202 <_svfiprintf_r+0x36>
 800e1e4:	2140      	movs	r1, #64	@ 0x40
 800e1e6:	f7ff ff09 	bl	800dffc <_malloc_r>
 800e1ea:	6028      	str	r0, [r5, #0]
 800e1ec:	6128      	str	r0, [r5, #16]
 800e1ee:	b930      	cbnz	r0, 800e1fe <_svfiprintf_r+0x32>
 800e1f0:	230c      	movs	r3, #12
 800e1f2:	603b      	str	r3, [r7, #0]
 800e1f4:	f04f 30ff 	mov.w	r0, #4294967295
 800e1f8:	b01d      	add	sp, #116	@ 0x74
 800e1fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1fe:	2340      	movs	r3, #64	@ 0x40
 800e200:	616b      	str	r3, [r5, #20]
 800e202:	2300      	movs	r3, #0
 800e204:	9309      	str	r3, [sp, #36]	@ 0x24
 800e206:	2320      	movs	r3, #32
 800e208:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e20c:	f8cd 800c 	str.w	r8, [sp, #12]
 800e210:	2330      	movs	r3, #48	@ 0x30
 800e212:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e3b0 <_svfiprintf_r+0x1e4>
 800e216:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e21a:	f04f 0901 	mov.w	r9, #1
 800e21e:	4623      	mov	r3, r4
 800e220:	469a      	mov	sl, r3
 800e222:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e226:	b10a      	cbz	r2, 800e22c <_svfiprintf_r+0x60>
 800e228:	2a25      	cmp	r2, #37	@ 0x25
 800e22a:	d1f9      	bne.n	800e220 <_svfiprintf_r+0x54>
 800e22c:	ebba 0b04 	subs.w	fp, sl, r4
 800e230:	d00b      	beq.n	800e24a <_svfiprintf_r+0x7e>
 800e232:	465b      	mov	r3, fp
 800e234:	4622      	mov	r2, r4
 800e236:	4629      	mov	r1, r5
 800e238:	4638      	mov	r0, r7
 800e23a:	f7ff ff6b 	bl	800e114 <__ssputs_r>
 800e23e:	3001      	adds	r0, #1
 800e240:	f000 80a7 	beq.w	800e392 <_svfiprintf_r+0x1c6>
 800e244:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e246:	445a      	add	r2, fp
 800e248:	9209      	str	r2, [sp, #36]	@ 0x24
 800e24a:	f89a 3000 	ldrb.w	r3, [sl]
 800e24e:	2b00      	cmp	r3, #0
 800e250:	f000 809f 	beq.w	800e392 <_svfiprintf_r+0x1c6>
 800e254:	2300      	movs	r3, #0
 800e256:	f04f 32ff 	mov.w	r2, #4294967295
 800e25a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e25e:	f10a 0a01 	add.w	sl, sl, #1
 800e262:	9304      	str	r3, [sp, #16]
 800e264:	9307      	str	r3, [sp, #28]
 800e266:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e26a:	931a      	str	r3, [sp, #104]	@ 0x68
 800e26c:	4654      	mov	r4, sl
 800e26e:	2205      	movs	r2, #5
 800e270:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e274:	484e      	ldr	r0, [pc, #312]	@ (800e3b0 <_svfiprintf_r+0x1e4>)
 800e276:	f7f1 ffdb 	bl	8000230 <memchr>
 800e27a:	9a04      	ldr	r2, [sp, #16]
 800e27c:	b9d8      	cbnz	r0, 800e2b6 <_svfiprintf_r+0xea>
 800e27e:	06d0      	lsls	r0, r2, #27
 800e280:	bf44      	itt	mi
 800e282:	2320      	movmi	r3, #32
 800e284:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e288:	0711      	lsls	r1, r2, #28
 800e28a:	bf44      	itt	mi
 800e28c:	232b      	movmi	r3, #43	@ 0x2b
 800e28e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e292:	f89a 3000 	ldrb.w	r3, [sl]
 800e296:	2b2a      	cmp	r3, #42	@ 0x2a
 800e298:	d015      	beq.n	800e2c6 <_svfiprintf_r+0xfa>
 800e29a:	9a07      	ldr	r2, [sp, #28]
 800e29c:	4654      	mov	r4, sl
 800e29e:	2000      	movs	r0, #0
 800e2a0:	f04f 0c0a 	mov.w	ip, #10
 800e2a4:	4621      	mov	r1, r4
 800e2a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e2aa:	3b30      	subs	r3, #48	@ 0x30
 800e2ac:	2b09      	cmp	r3, #9
 800e2ae:	d94b      	bls.n	800e348 <_svfiprintf_r+0x17c>
 800e2b0:	b1b0      	cbz	r0, 800e2e0 <_svfiprintf_r+0x114>
 800e2b2:	9207      	str	r2, [sp, #28]
 800e2b4:	e014      	b.n	800e2e0 <_svfiprintf_r+0x114>
 800e2b6:	eba0 0308 	sub.w	r3, r0, r8
 800e2ba:	fa09 f303 	lsl.w	r3, r9, r3
 800e2be:	4313      	orrs	r3, r2
 800e2c0:	9304      	str	r3, [sp, #16]
 800e2c2:	46a2      	mov	sl, r4
 800e2c4:	e7d2      	b.n	800e26c <_svfiprintf_r+0xa0>
 800e2c6:	9b03      	ldr	r3, [sp, #12]
 800e2c8:	1d19      	adds	r1, r3, #4
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	9103      	str	r1, [sp, #12]
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	bfbb      	ittet	lt
 800e2d2:	425b      	neglt	r3, r3
 800e2d4:	f042 0202 	orrlt.w	r2, r2, #2
 800e2d8:	9307      	strge	r3, [sp, #28]
 800e2da:	9307      	strlt	r3, [sp, #28]
 800e2dc:	bfb8      	it	lt
 800e2de:	9204      	strlt	r2, [sp, #16]
 800e2e0:	7823      	ldrb	r3, [r4, #0]
 800e2e2:	2b2e      	cmp	r3, #46	@ 0x2e
 800e2e4:	d10a      	bne.n	800e2fc <_svfiprintf_r+0x130>
 800e2e6:	7863      	ldrb	r3, [r4, #1]
 800e2e8:	2b2a      	cmp	r3, #42	@ 0x2a
 800e2ea:	d132      	bne.n	800e352 <_svfiprintf_r+0x186>
 800e2ec:	9b03      	ldr	r3, [sp, #12]
 800e2ee:	1d1a      	adds	r2, r3, #4
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	9203      	str	r2, [sp, #12]
 800e2f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e2f8:	3402      	adds	r4, #2
 800e2fa:	9305      	str	r3, [sp, #20]
 800e2fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e3c0 <_svfiprintf_r+0x1f4>
 800e300:	7821      	ldrb	r1, [r4, #0]
 800e302:	2203      	movs	r2, #3
 800e304:	4650      	mov	r0, sl
 800e306:	f7f1 ff93 	bl	8000230 <memchr>
 800e30a:	b138      	cbz	r0, 800e31c <_svfiprintf_r+0x150>
 800e30c:	9b04      	ldr	r3, [sp, #16]
 800e30e:	eba0 000a 	sub.w	r0, r0, sl
 800e312:	2240      	movs	r2, #64	@ 0x40
 800e314:	4082      	lsls	r2, r0
 800e316:	4313      	orrs	r3, r2
 800e318:	3401      	adds	r4, #1
 800e31a:	9304      	str	r3, [sp, #16]
 800e31c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e320:	4824      	ldr	r0, [pc, #144]	@ (800e3b4 <_svfiprintf_r+0x1e8>)
 800e322:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e326:	2206      	movs	r2, #6
 800e328:	f7f1 ff82 	bl	8000230 <memchr>
 800e32c:	2800      	cmp	r0, #0
 800e32e:	d036      	beq.n	800e39e <_svfiprintf_r+0x1d2>
 800e330:	4b21      	ldr	r3, [pc, #132]	@ (800e3b8 <_svfiprintf_r+0x1ec>)
 800e332:	bb1b      	cbnz	r3, 800e37c <_svfiprintf_r+0x1b0>
 800e334:	9b03      	ldr	r3, [sp, #12]
 800e336:	3307      	adds	r3, #7
 800e338:	f023 0307 	bic.w	r3, r3, #7
 800e33c:	3308      	adds	r3, #8
 800e33e:	9303      	str	r3, [sp, #12]
 800e340:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e342:	4433      	add	r3, r6
 800e344:	9309      	str	r3, [sp, #36]	@ 0x24
 800e346:	e76a      	b.n	800e21e <_svfiprintf_r+0x52>
 800e348:	fb0c 3202 	mla	r2, ip, r2, r3
 800e34c:	460c      	mov	r4, r1
 800e34e:	2001      	movs	r0, #1
 800e350:	e7a8      	b.n	800e2a4 <_svfiprintf_r+0xd8>
 800e352:	2300      	movs	r3, #0
 800e354:	3401      	adds	r4, #1
 800e356:	9305      	str	r3, [sp, #20]
 800e358:	4619      	mov	r1, r3
 800e35a:	f04f 0c0a 	mov.w	ip, #10
 800e35e:	4620      	mov	r0, r4
 800e360:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e364:	3a30      	subs	r2, #48	@ 0x30
 800e366:	2a09      	cmp	r2, #9
 800e368:	d903      	bls.n	800e372 <_svfiprintf_r+0x1a6>
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d0c6      	beq.n	800e2fc <_svfiprintf_r+0x130>
 800e36e:	9105      	str	r1, [sp, #20]
 800e370:	e7c4      	b.n	800e2fc <_svfiprintf_r+0x130>
 800e372:	fb0c 2101 	mla	r1, ip, r1, r2
 800e376:	4604      	mov	r4, r0
 800e378:	2301      	movs	r3, #1
 800e37a:	e7f0      	b.n	800e35e <_svfiprintf_r+0x192>
 800e37c:	ab03      	add	r3, sp, #12
 800e37e:	9300      	str	r3, [sp, #0]
 800e380:	462a      	mov	r2, r5
 800e382:	4b0e      	ldr	r3, [pc, #56]	@ (800e3bc <_svfiprintf_r+0x1f0>)
 800e384:	a904      	add	r1, sp, #16
 800e386:	4638      	mov	r0, r7
 800e388:	f3af 8000 	nop.w
 800e38c:	1c42      	adds	r2, r0, #1
 800e38e:	4606      	mov	r6, r0
 800e390:	d1d6      	bne.n	800e340 <_svfiprintf_r+0x174>
 800e392:	89ab      	ldrh	r3, [r5, #12]
 800e394:	065b      	lsls	r3, r3, #25
 800e396:	f53f af2d 	bmi.w	800e1f4 <_svfiprintf_r+0x28>
 800e39a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e39c:	e72c      	b.n	800e1f8 <_svfiprintf_r+0x2c>
 800e39e:	ab03      	add	r3, sp, #12
 800e3a0:	9300      	str	r3, [sp, #0]
 800e3a2:	462a      	mov	r2, r5
 800e3a4:	4b05      	ldr	r3, [pc, #20]	@ (800e3bc <_svfiprintf_r+0x1f0>)
 800e3a6:	a904      	add	r1, sp, #16
 800e3a8:	4638      	mov	r0, r7
 800e3aa:	f000 f879 	bl	800e4a0 <_printf_i>
 800e3ae:	e7ed      	b.n	800e38c <_svfiprintf_r+0x1c0>
 800e3b0:	0800e84c 	.word	0x0800e84c
 800e3b4:	0800e856 	.word	0x0800e856
 800e3b8:	00000000 	.word	0x00000000
 800e3bc:	0800e115 	.word	0x0800e115
 800e3c0:	0800e852 	.word	0x0800e852

0800e3c4 <_printf_common>:
 800e3c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3c8:	4616      	mov	r6, r2
 800e3ca:	4698      	mov	r8, r3
 800e3cc:	688a      	ldr	r2, [r1, #8]
 800e3ce:	690b      	ldr	r3, [r1, #16]
 800e3d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e3d4:	4293      	cmp	r3, r2
 800e3d6:	bfb8      	it	lt
 800e3d8:	4613      	movlt	r3, r2
 800e3da:	6033      	str	r3, [r6, #0]
 800e3dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e3e0:	4607      	mov	r7, r0
 800e3e2:	460c      	mov	r4, r1
 800e3e4:	b10a      	cbz	r2, 800e3ea <_printf_common+0x26>
 800e3e6:	3301      	adds	r3, #1
 800e3e8:	6033      	str	r3, [r6, #0]
 800e3ea:	6823      	ldr	r3, [r4, #0]
 800e3ec:	0699      	lsls	r1, r3, #26
 800e3ee:	bf42      	ittt	mi
 800e3f0:	6833      	ldrmi	r3, [r6, #0]
 800e3f2:	3302      	addmi	r3, #2
 800e3f4:	6033      	strmi	r3, [r6, #0]
 800e3f6:	6825      	ldr	r5, [r4, #0]
 800e3f8:	f015 0506 	ands.w	r5, r5, #6
 800e3fc:	d106      	bne.n	800e40c <_printf_common+0x48>
 800e3fe:	f104 0a19 	add.w	sl, r4, #25
 800e402:	68e3      	ldr	r3, [r4, #12]
 800e404:	6832      	ldr	r2, [r6, #0]
 800e406:	1a9b      	subs	r3, r3, r2
 800e408:	42ab      	cmp	r3, r5
 800e40a:	dc26      	bgt.n	800e45a <_printf_common+0x96>
 800e40c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e410:	6822      	ldr	r2, [r4, #0]
 800e412:	3b00      	subs	r3, #0
 800e414:	bf18      	it	ne
 800e416:	2301      	movne	r3, #1
 800e418:	0692      	lsls	r2, r2, #26
 800e41a:	d42b      	bmi.n	800e474 <_printf_common+0xb0>
 800e41c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e420:	4641      	mov	r1, r8
 800e422:	4638      	mov	r0, r7
 800e424:	47c8      	blx	r9
 800e426:	3001      	adds	r0, #1
 800e428:	d01e      	beq.n	800e468 <_printf_common+0xa4>
 800e42a:	6823      	ldr	r3, [r4, #0]
 800e42c:	6922      	ldr	r2, [r4, #16]
 800e42e:	f003 0306 	and.w	r3, r3, #6
 800e432:	2b04      	cmp	r3, #4
 800e434:	bf02      	ittt	eq
 800e436:	68e5      	ldreq	r5, [r4, #12]
 800e438:	6833      	ldreq	r3, [r6, #0]
 800e43a:	1aed      	subeq	r5, r5, r3
 800e43c:	68a3      	ldr	r3, [r4, #8]
 800e43e:	bf0c      	ite	eq
 800e440:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e444:	2500      	movne	r5, #0
 800e446:	4293      	cmp	r3, r2
 800e448:	bfc4      	itt	gt
 800e44a:	1a9b      	subgt	r3, r3, r2
 800e44c:	18ed      	addgt	r5, r5, r3
 800e44e:	2600      	movs	r6, #0
 800e450:	341a      	adds	r4, #26
 800e452:	42b5      	cmp	r5, r6
 800e454:	d11a      	bne.n	800e48c <_printf_common+0xc8>
 800e456:	2000      	movs	r0, #0
 800e458:	e008      	b.n	800e46c <_printf_common+0xa8>
 800e45a:	2301      	movs	r3, #1
 800e45c:	4652      	mov	r2, sl
 800e45e:	4641      	mov	r1, r8
 800e460:	4638      	mov	r0, r7
 800e462:	47c8      	blx	r9
 800e464:	3001      	adds	r0, #1
 800e466:	d103      	bne.n	800e470 <_printf_common+0xac>
 800e468:	f04f 30ff 	mov.w	r0, #4294967295
 800e46c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e470:	3501      	adds	r5, #1
 800e472:	e7c6      	b.n	800e402 <_printf_common+0x3e>
 800e474:	18e1      	adds	r1, r4, r3
 800e476:	1c5a      	adds	r2, r3, #1
 800e478:	2030      	movs	r0, #48	@ 0x30
 800e47a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e47e:	4422      	add	r2, r4
 800e480:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e484:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e488:	3302      	adds	r3, #2
 800e48a:	e7c7      	b.n	800e41c <_printf_common+0x58>
 800e48c:	2301      	movs	r3, #1
 800e48e:	4622      	mov	r2, r4
 800e490:	4641      	mov	r1, r8
 800e492:	4638      	mov	r0, r7
 800e494:	47c8      	blx	r9
 800e496:	3001      	adds	r0, #1
 800e498:	d0e6      	beq.n	800e468 <_printf_common+0xa4>
 800e49a:	3601      	adds	r6, #1
 800e49c:	e7d9      	b.n	800e452 <_printf_common+0x8e>
	...

0800e4a0 <_printf_i>:
 800e4a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e4a4:	7e0f      	ldrb	r7, [r1, #24]
 800e4a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e4a8:	2f78      	cmp	r7, #120	@ 0x78
 800e4aa:	4691      	mov	r9, r2
 800e4ac:	4680      	mov	r8, r0
 800e4ae:	460c      	mov	r4, r1
 800e4b0:	469a      	mov	sl, r3
 800e4b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e4b6:	d807      	bhi.n	800e4c8 <_printf_i+0x28>
 800e4b8:	2f62      	cmp	r7, #98	@ 0x62
 800e4ba:	d80a      	bhi.n	800e4d2 <_printf_i+0x32>
 800e4bc:	2f00      	cmp	r7, #0
 800e4be:	f000 80d1 	beq.w	800e664 <_printf_i+0x1c4>
 800e4c2:	2f58      	cmp	r7, #88	@ 0x58
 800e4c4:	f000 80b8 	beq.w	800e638 <_printf_i+0x198>
 800e4c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e4cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e4d0:	e03a      	b.n	800e548 <_printf_i+0xa8>
 800e4d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e4d6:	2b15      	cmp	r3, #21
 800e4d8:	d8f6      	bhi.n	800e4c8 <_printf_i+0x28>
 800e4da:	a101      	add	r1, pc, #4	@ (adr r1, 800e4e0 <_printf_i+0x40>)
 800e4dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e4e0:	0800e539 	.word	0x0800e539
 800e4e4:	0800e54d 	.word	0x0800e54d
 800e4e8:	0800e4c9 	.word	0x0800e4c9
 800e4ec:	0800e4c9 	.word	0x0800e4c9
 800e4f0:	0800e4c9 	.word	0x0800e4c9
 800e4f4:	0800e4c9 	.word	0x0800e4c9
 800e4f8:	0800e54d 	.word	0x0800e54d
 800e4fc:	0800e4c9 	.word	0x0800e4c9
 800e500:	0800e4c9 	.word	0x0800e4c9
 800e504:	0800e4c9 	.word	0x0800e4c9
 800e508:	0800e4c9 	.word	0x0800e4c9
 800e50c:	0800e64b 	.word	0x0800e64b
 800e510:	0800e577 	.word	0x0800e577
 800e514:	0800e605 	.word	0x0800e605
 800e518:	0800e4c9 	.word	0x0800e4c9
 800e51c:	0800e4c9 	.word	0x0800e4c9
 800e520:	0800e66d 	.word	0x0800e66d
 800e524:	0800e4c9 	.word	0x0800e4c9
 800e528:	0800e577 	.word	0x0800e577
 800e52c:	0800e4c9 	.word	0x0800e4c9
 800e530:	0800e4c9 	.word	0x0800e4c9
 800e534:	0800e60d 	.word	0x0800e60d
 800e538:	6833      	ldr	r3, [r6, #0]
 800e53a:	1d1a      	adds	r2, r3, #4
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	6032      	str	r2, [r6, #0]
 800e540:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e544:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e548:	2301      	movs	r3, #1
 800e54a:	e09c      	b.n	800e686 <_printf_i+0x1e6>
 800e54c:	6833      	ldr	r3, [r6, #0]
 800e54e:	6820      	ldr	r0, [r4, #0]
 800e550:	1d19      	adds	r1, r3, #4
 800e552:	6031      	str	r1, [r6, #0]
 800e554:	0606      	lsls	r6, r0, #24
 800e556:	d501      	bpl.n	800e55c <_printf_i+0xbc>
 800e558:	681d      	ldr	r5, [r3, #0]
 800e55a:	e003      	b.n	800e564 <_printf_i+0xc4>
 800e55c:	0645      	lsls	r5, r0, #25
 800e55e:	d5fb      	bpl.n	800e558 <_printf_i+0xb8>
 800e560:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e564:	2d00      	cmp	r5, #0
 800e566:	da03      	bge.n	800e570 <_printf_i+0xd0>
 800e568:	232d      	movs	r3, #45	@ 0x2d
 800e56a:	426d      	negs	r5, r5
 800e56c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e570:	4858      	ldr	r0, [pc, #352]	@ (800e6d4 <_printf_i+0x234>)
 800e572:	230a      	movs	r3, #10
 800e574:	e011      	b.n	800e59a <_printf_i+0xfa>
 800e576:	6821      	ldr	r1, [r4, #0]
 800e578:	6833      	ldr	r3, [r6, #0]
 800e57a:	0608      	lsls	r0, r1, #24
 800e57c:	f853 5b04 	ldr.w	r5, [r3], #4
 800e580:	d402      	bmi.n	800e588 <_printf_i+0xe8>
 800e582:	0649      	lsls	r1, r1, #25
 800e584:	bf48      	it	mi
 800e586:	b2ad      	uxthmi	r5, r5
 800e588:	2f6f      	cmp	r7, #111	@ 0x6f
 800e58a:	4852      	ldr	r0, [pc, #328]	@ (800e6d4 <_printf_i+0x234>)
 800e58c:	6033      	str	r3, [r6, #0]
 800e58e:	bf14      	ite	ne
 800e590:	230a      	movne	r3, #10
 800e592:	2308      	moveq	r3, #8
 800e594:	2100      	movs	r1, #0
 800e596:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e59a:	6866      	ldr	r6, [r4, #4]
 800e59c:	60a6      	str	r6, [r4, #8]
 800e59e:	2e00      	cmp	r6, #0
 800e5a0:	db05      	blt.n	800e5ae <_printf_i+0x10e>
 800e5a2:	6821      	ldr	r1, [r4, #0]
 800e5a4:	432e      	orrs	r6, r5
 800e5a6:	f021 0104 	bic.w	r1, r1, #4
 800e5aa:	6021      	str	r1, [r4, #0]
 800e5ac:	d04b      	beq.n	800e646 <_printf_i+0x1a6>
 800e5ae:	4616      	mov	r6, r2
 800e5b0:	fbb5 f1f3 	udiv	r1, r5, r3
 800e5b4:	fb03 5711 	mls	r7, r3, r1, r5
 800e5b8:	5dc7      	ldrb	r7, [r0, r7]
 800e5ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e5be:	462f      	mov	r7, r5
 800e5c0:	42bb      	cmp	r3, r7
 800e5c2:	460d      	mov	r5, r1
 800e5c4:	d9f4      	bls.n	800e5b0 <_printf_i+0x110>
 800e5c6:	2b08      	cmp	r3, #8
 800e5c8:	d10b      	bne.n	800e5e2 <_printf_i+0x142>
 800e5ca:	6823      	ldr	r3, [r4, #0]
 800e5cc:	07df      	lsls	r7, r3, #31
 800e5ce:	d508      	bpl.n	800e5e2 <_printf_i+0x142>
 800e5d0:	6923      	ldr	r3, [r4, #16]
 800e5d2:	6861      	ldr	r1, [r4, #4]
 800e5d4:	4299      	cmp	r1, r3
 800e5d6:	bfde      	ittt	le
 800e5d8:	2330      	movle	r3, #48	@ 0x30
 800e5da:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e5de:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e5e2:	1b92      	subs	r2, r2, r6
 800e5e4:	6122      	str	r2, [r4, #16]
 800e5e6:	f8cd a000 	str.w	sl, [sp]
 800e5ea:	464b      	mov	r3, r9
 800e5ec:	aa03      	add	r2, sp, #12
 800e5ee:	4621      	mov	r1, r4
 800e5f0:	4640      	mov	r0, r8
 800e5f2:	f7ff fee7 	bl	800e3c4 <_printf_common>
 800e5f6:	3001      	adds	r0, #1
 800e5f8:	d14a      	bne.n	800e690 <_printf_i+0x1f0>
 800e5fa:	f04f 30ff 	mov.w	r0, #4294967295
 800e5fe:	b004      	add	sp, #16
 800e600:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e604:	6823      	ldr	r3, [r4, #0]
 800e606:	f043 0320 	orr.w	r3, r3, #32
 800e60a:	6023      	str	r3, [r4, #0]
 800e60c:	4832      	ldr	r0, [pc, #200]	@ (800e6d8 <_printf_i+0x238>)
 800e60e:	2778      	movs	r7, #120	@ 0x78
 800e610:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e614:	6823      	ldr	r3, [r4, #0]
 800e616:	6831      	ldr	r1, [r6, #0]
 800e618:	061f      	lsls	r7, r3, #24
 800e61a:	f851 5b04 	ldr.w	r5, [r1], #4
 800e61e:	d402      	bmi.n	800e626 <_printf_i+0x186>
 800e620:	065f      	lsls	r7, r3, #25
 800e622:	bf48      	it	mi
 800e624:	b2ad      	uxthmi	r5, r5
 800e626:	6031      	str	r1, [r6, #0]
 800e628:	07d9      	lsls	r1, r3, #31
 800e62a:	bf44      	itt	mi
 800e62c:	f043 0320 	orrmi.w	r3, r3, #32
 800e630:	6023      	strmi	r3, [r4, #0]
 800e632:	b11d      	cbz	r5, 800e63c <_printf_i+0x19c>
 800e634:	2310      	movs	r3, #16
 800e636:	e7ad      	b.n	800e594 <_printf_i+0xf4>
 800e638:	4826      	ldr	r0, [pc, #152]	@ (800e6d4 <_printf_i+0x234>)
 800e63a:	e7e9      	b.n	800e610 <_printf_i+0x170>
 800e63c:	6823      	ldr	r3, [r4, #0]
 800e63e:	f023 0320 	bic.w	r3, r3, #32
 800e642:	6023      	str	r3, [r4, #0]
 800e644:	e7f6      	b.n	800e634 <_printf_i+0x194>
 800e646:	4616      	mov	r6, r2
 800e648:	e7bd      	b.n	800e5c6 <_printf_i+0x126>
 800e64a:	6833      	ldr	r3, [r6, #0]
 800e64c:	6825      	ldr	r5, [r4, #0]
 800e64e:	6961      	ldr	r1, [r4, #20]
 800e650:	1d18      	adds	r0, r3, #4
 800e652:	6030      	str	r0, [r6, #0]
 800e654:	062e      	lsls	r6, r5, #24
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	d501      	bpl.n	800e65e <_printf_i+0x1be>
 800e65a:	6019      	str	r1, [r3, #0]
 800e65c:	e002      	b.n	800e664 <_printf_i+0x1c4>
 800e65e:	0668      	lsls	r0, r5, #25
 800e660:	d5fb      	bpl.n	800e65a <_printf_i+0x1ba>
 800e662:	8019      	strh	r1, [r3, #0]
 800e664:	2300      	movs	r3, #0
 800e666:	6123      	str	r3, [r4, #16]
 800e668:	4616      	mov	r6, r2
 800e66a:	e7bc      	b.n	800e5e6 <_printf_i+0x146>
 800e66c:	6833      	ldr	r3, [r6, #0]
 800e66e:	1d1a      	adds	r2, r3, #4
 800e670:	6032      	str	r2, [r6, #0]
 800e672:	681e      	ldr	r6, [r3, #0]
 800e674:	6862      	ldr	r2, [r4, #4]
 800e676:	2100      	movs	r1, #0
 800e678:	4630      	mov	r0, r6
 800e67a:	f7f1 fdd9 	bl	8000230 <memchr>
 800e67e:	b108      	cbz	r0, 800e684 <_printf_i+0x1e4>
 800e680:	1b80      	subs	r0, r0, r6
 800e682:	6060      	str	r0, [r4, #4]
 800e684:	6863      	ldr	r3, [r4, #4]
 800e686:	6123      	str	r3, [r4, #16]
 800e688:	2300      	movs	r3, #0
 800e68a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e68e:	e7aa      	b.n	800e5e6 <_printf_i+0x146>
 800e690:	6923      	ldr	r3, [r4, #16]
 800e692:	4632      	mov	r2, r6
 800e694:	4649      	mov	r1, r9
 800e696:	4640      	mov	r0, r8
 800e698:	47d0      	blx	sl
 800e69a:	3001      	adds	r0, #1
 800e69c:	d0ad      	beq.n	800e5fa <_printf_i+0x15a>
 800e69e:	6823      	ldr	r3, [r4, #0]
 800e6a0:	079b      	lsls	r3, r3, #30
 800e6a2:	d413      	bmi.n	800e6cc <_printf_i+0x22c>
 800e6a4:	68e0      	ldr	r0, [r4, #12]
 800e6a6:	9b03      	ldr	r3, [sp, #12]
 800e6a8:	4298      	cmp	r0, r3
 800e6aa:	bfb8      	it	lt
 800e6ac:	4618      	movlt	r0, r3
 800e6ae:	e7a6      	b.n	800e5fe <_printf_i+0x15e>
 800e6b0:	2301      	movs	r3, #1
 800e6b2:	4632      	mov	r2, r6
 800e6b4:	4649      	mov	r1, r9
 800e6b6:	4640      	mov	r0, r8
 800e6b8:	47d0      	blx	sl
 800e6ba:	3001      	adds	r0, #1
 800e6bc:	d09d      	beq.n	800e5fa <_printf_i+0x15a>
 800e6be:	3501      	adds	r5, #1
 800e6c0:	68e3      	ldr	r3, [r4, #12]
 800e6c2:	9903      	ldr	r1, [sp, #12]
 800e6c4:	1a5b      	subs	r3, r3, r1
 800e6c6:	42ab      	cmp	r3, r5
 800e6c8:	dcf2      	bgt.n	800e6b0 <_printf_i+0x210>
 800e6ca:	e7eb      	b.n	800e6a4 <_printf_i+0x204>
 800e6cc:	2500      	movs	r5, #0
 800e6ce:	f104 0619 	add.w	r6, r4, #25
 800e6d2:	e7f5      	b.n	800e6c0 <_printf_i+0x220>
 800e6d4:	0800e85d 	.word	0x0800e85d
 800e6d8:	0800e86e 	.word	0x0800e86e

0800e6dc <_sbrk_r>:
 800e6dc:	b538      	push	{r3, r4, r5, lr}
 800e6de:	4d06      	ldr	r5, [pc, #24]	@ (800e6f8 <_sbrk_r+0x1c>)
 800e6e0:	2300      	movs	r3, #0
 800e6e2:	4604      	mov	r4, r0
 800e6e4:	4608      	mov	r0, r1
 800e6e6:	602b      	str	r3, [r5, #0]
 800e6e8:	f7f2 feb8 	bl	800145c <_sbrk>
 800e6ec:	1c43      	adds	r3, r0, #1
 800e6ee:	d102      	bne.n	800e6f6 <_sbrk_r+0x1a>
 800e6f0:	682b      	ldr	r3, [r5, #0]
 800e6f2:	b103      	cbz	r3, 800e6f6 <_sbrk_r+0x1a>
 800e6f4:	6023      	str	r3, [r4, #0]
 800e6f6:	bd38      	pop	{r3, r4, r5, pc}
 800e6f8:	2000222c 	.word	0x2000222c

0800e6fc <_realloc_r>:
 800e6fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e700:	4607      	mov	r7, r0
 800e702:	4614      	mov	r4, r2
 800e704:	460d      	mov	r5, r1
 800e706:	b921      	cbnz	r1, 800e712 <_realloc_r+0x16>
 800e708:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e70c:	4611      	mov	r1, r2
 800e70e:	f7ff bc75 	b.w	800dffc <_malloc_r>
 800e712:	b92a      	cbnz	r2, 800e720 <_realloc_r+0x24>
 800e714:	f7ff fc06 	bl	800df24 <_free_r>
 800e718:	4625      	mov	r5, r4
 800e71a:	4628      	mov	r0, r5
 800e71c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e720:	f000 f81a 	bl	800e758 <_malloc_usable_size_r>
 800e724:	4284      	cmp	r4, r0
 800e726:	4606      	mov	r6, r0
 800e728:	d802      	bhi.n	800e730 <_realloc_r+0x34>
 800e72a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e72e:	d8f4      	bhi.n	800e71a <_realloc_r+0x1e>
 800e730:	4621      	mov	r1, r4
 800e732:	4638      	mov	r0, r7
 800e734:	f7ff fc62 	bl	800dffc <_malloc_r>
 800e738:	4680      	mov	r8, r0
 800e73a:	b908      	cbnz	r0, 800e740 <_realloc_r+0x44>
 800e73c:	4645      	mov	r5, r8
 800e73e:	e7ec      	b.n	800e71a <_realloc_r+0x1e>
 800e740:	42b4      	cmp	r4, r6
 800e742:	4622      	mov	r2, r4
 800e744:	4629      	mov	r1, r5
 800e746:	bf28      	it	cs
 800e748:	4632      	movcs	r2, r6
 800e74a:	f7ff fbdd 	bl	800df08 <memcpy>
 800e74e:	4629      	mov	r1, r5
 800e750:	4638      	mov	r0, r7
 800e752:	f7ff fbe7 	bl	800df24 <_free_r>
 800e756:	e7f1      	b.n	800e73c <_realloc_r+0x40>

0800e758 <_malloc_usable_size_r>:
 800e758:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e75c:	1f18      	subs	r0, r3, #4
 800e75e:	2b00      	cmp	r3, #0
 800e760:	bfbc      	itt	lt
 800e762:	580b      	ldrlt	r3, [r1, r0]
 800e764:	18c0      	addlt	r0, r0, r3
 800e766:	4770      	bx	lr

0800e768 <_init>:
 800e768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e76a:	bf00      	nop
 800e76c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e76e:	bc08      	pop	{r3}
 800e770:	469e      	mov	lr, r3
 800e772:	4770      	bx	lr

0800e774 <_fini>:
 800e774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e776:	bf00      	nop
 800e778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e77a:	bc08      	pop	{r3}
 800e77c:	469e      	mov	lr, r3
 800e77e:	4770      	bx	lr
