// Seed: 1703769086
module module_0;
endmodule
module module_1 #(
    parameter id_12 = 32'd3,
    parameter id_5  = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12
);
  output wire _id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire _id_5;
  module_0 modCall_1 ();
  output wire id_4;
  output reg id_3;
  inout wire id_2;
  output wire id_1;
  localparam id_13 = -1;
  logic id_14;
  real [id_5 : id_12  >  -1] id_15;
  if (1) begin : LABEL_0
    initial id_3 = id_8;
  end
endmodule
