/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [19:0] _04_;
  wire [21:0] _05_;
  wire [2:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [14:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [14:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [22:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[132] ? in_data[187] : _00_;
  assign celloutsig_0_32z = !(celloutsig_0_20z ? celloutsig_0_14z[0] : _01_);
  assign celloutsig_0_24z = ~celloutsig_0_20z;
  assign celloutsig_0_20z = ~((celloutsig_0_7z[2] | _02_) & celloutsig_0_7z[4]);
  assign celloutsig_0_5z = celloutsig_0_2z | ~(celloutsig_0_2z);
  assign celloutsig_0_9z = celloutsig_0_0z | ~(celloutsig_0_1z);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_23z = celloutsig_0_21z[4] | celloutsig_0_8z[1];
  assign celloutsig_1_7z = { celloutsig_1_5z[4], celloutsig_1_3z } + { celloutsig_1_3z[5], celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_2z[21:20], celloutsig_1_6z, celloutsig_1_8z } + { in_data[116:115], celloutsig_1_7z };
  assign celloutsig_0_19z = celloutsig_0_12z[15:12] + in_data[53:50];
  reg [19:0] _18_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _18_ <= 20'h00000;
    else _18_ <= { celloutsig_0_14z[1:0], celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_32z };
  assign { _04_[19], _03_, _04_[17:0] } = _18_;
  reg [21:0] _19_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 22'h000000;
    else _19_ <= in_data[156:135];
  assign { _05_[21:19], _00_, _05_[17:0] } = _19_;
  reg [2:0] _20_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _20_ <= 3'h0;
    else _20_ <= { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z };
  assign { _01_, _06_[1], _02_ } = _20_;
  assign celloutsig_1_2z = { in_data[153:132], celloutsig_1_1z } & in_data[173:151];
  assign celloutsig_1_4z = { _05_[9:4], celloutsig_1_3z } & in_data[173:162];
  assign celloutsig_0_8z = { celloutsig_0_4z[9:5], celloutsig_0_3z } & { in_data[41:37], celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_8z[4:0], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_0z } & { celloutsig_0_12z[12:0], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_3z = celloutsig_1_2z[13:8] / { 1'h1, _05_[16:12] };
  assign celloutsig_1_12z = celloutsig_1_11z[3:0] / { 1'h1, _05_[4:2] };
  assign celloutsig_0_27z = { celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_3z, _01_, _06_[1], _02_, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_9z } / { 1'h1, celloutsig_0_4z[4:2], celloutsig_0_21z, celloutsig_0_25z, _01_, _06_[1], _02_ };
  assign celloutsig_0_39z = _04_[17:13] >= { celloutsig_0_8z[4:2], celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_1_6z = { _05_[21:19], celloutsig_1_3z } >= celloutsig_1_2z[14:6];
  assign celloutsig_0_26z = { celloutsig_0_12z[8:1], celloutsig_0_25z, celloutsig_0_1z } >= { celloutsig_0_4z[3:2], celloutsig_0_24z, celloutsig_0_21z };
  assign celloutsig_1_16z = { celloutsig_1_15z[4:1], celloutsig_1_1z } <= celloutsig_1_4z[4:0];
  assign celloutsig_0_10z = { celloutsig_0_5z, _01_, _06_[1], _02_, celloutsig_0_5z, celloutsig_0_9z } <= in_data[75:70];
  assign celloutsig_0_15z = { celloutsig_0_7z[4:1], celloutsig_0_5z, celloutsig_0_11z } <= { celloutsig_0_8z[5], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_14z = - celloutsig_0_8z[3:0];
  assign celloutsig_1_5z = ~ celloutsig_1_3z[4:0];
  assign celloutsig_1_8z = ~ { celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_21z = { celloutsig_0_17z[11:7], celloutsig_0_3z, celloutsig_0_2z } | { celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_1_18z = | celloutsig_1_7z[5:1];
  assign celloutsig_0_40z = | { celloutsig_0_27z[12:5], celloutsig_0_26z, celloutsig_0_0z };
  assign celloutsig_0_25z = | in_data[88:36];
  assign celloutsig_0_2z = | in_data[45:18];
  assign celloutsig_0_7z = { celloutsig_0_4z[7:4], celloutsig_0_5z, celloutsig_0_3z } >> { in_data[49:47], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_12z = { in_data[22:15], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_0z } >> { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_9z, _01_, _06_[1], _02_ };
  assign celloutsig_0_16z = { celloutsig_0_12z[7], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z } >> { celloutsig_0_4z[8:6], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_4z = { in_data[12:5], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z } << { in_data[29], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_11z = { _06_[1], _02_, celloutsig_0_2z } << celloutsig_0_7z[3:1];
  assign celloutsig_1_15z = celloutsig_1_7z >> { celloutsig_1_3z[3:1], celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_11z[8:7], celloutsig_1_16z } <<< celloutsig_1_12z[2:0];
  assign celloutsig_0_0z = ~((in_data[54] & in_data[60]) | in_data[86]);
  assign celloutsig_0_3z = ~((in_data[23] & in_data[4]) | celloutsig_0_1z);
  assign _04_[18] = _03_;
  assign _05_[18] = _00_;
  assign { _06_[2], _06_[0] } = { _01_, _02_ };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
