// Seed: 2045081137
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_10, id_11, id_12, id_13;
endmodule
module module_1 (
    input  logic id_0,
    output uwire id_1,
    input  wand  id_2,
    input  wor   id_3,
    output logic id_4,
    output tri0  id_5
);
  task id_7;
    begin
      id_4 <= id_0;
    end
  endtask
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
