-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for struct of vgca
--
-- Generated
--  by:  wig
--  on:  Wed Aug  6 13:50:14 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\ramd20030717.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: vgca-struct-a.vhd,v 1.1 2004/04/06 11:15:53 wig Exp $
-- $Date: 2004/04/06 11:15:53 $
-- $Log: vgca-struct-a.vhd,v $
-- Revision 1.1  2004/04/06 11:15:53  wig
-- Adding result/bugver
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.22 2003/07/23 13:34:40 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.14 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture struct of vgca
--
architecture struct of vgca is 
	--
	-- Components
	--

	-- Generated Components
	component adc	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component bsr	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component clkgen	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component dac	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component padframe	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity padframe
			mix_logic0	: in	std_ulogic;
			mix_logic0_bus	: in	std_ulogic_vector(31 downto 0);
			ramd_i	: in	std_ulogic_vector(31 downto 0);
			ramd_i2	: in	std_ulogic_vector(31 downto 0);
			ramd_o	: out	std_ulogic_vector(31 downto 0);
			ramd_o2	: out	std_ulogic_vector(31 downto 0);
			ramd_o3	: out	std_ulogic_vector(31 downto 0)
		-- End of Generated Port for Entity padframe
		);
	end component;
	-- ---------

	component tap_con	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component vgca_cpu	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component vgca_di	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component vgca_dp	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component vgca_fe	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component vgca_mm	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity vgca_mm
			ramd_i	: in	std_ulogic_vector(31 downto 0);
			ramd_i2	: in	std_ulogic_vector(31 downto 0);
			ramd_i3	: in	std_ulogic_vector(31 downto 0)
		-- End of Generated Port for Entity vgca_mm
		);
	end component;
	-- ---------

	component vgca_rc	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	mix_logic0	: std_ulogic; 
			signal	mix_logic0_bus	: std_ulogic_vector(31 downto 0); 
			signal	mm_ramd	: std_ulogic_vector(31 downto 0); 
			signal	mm_ramd2	: std_ulogic_vector(31 downto 0); 
			signal	mm_ramd3	: std_ulogic_vector(31 downto 0); 
			signal	ramd_i	: std_ulogic_vector(31 downto 0); 
			signal	ramd_i2	: std_ulogic_vector(31 downto 0); 
			signal	ramd_o	: std_ulogic_vector(31 downto 0); 
			signal	ramd_o2	: std_ulogic_vector(31 downto 0); 
		--
		-- End of Generated Signal List
		--


	-- Generated Constant Declarations


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			mix_logic0 <= '0';
			mix_logic0_bus <= ( others => '0' );


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for i_adc
		i_adc: adc
		;
		-- End of Generated Instance Port Map for i_adc

		-- Generated Instance Port Map for i_bsr
		i_bsr: bsr
		;
		-- End of Generated Instance Port Map for i_bsr

		-- Generated Instance Port Map for i_clkgen
		i_clkgen: clkgen
		;
		-- End of Generated Instance Port Map for i_clkgen

		-- Generated Instance Port Map for i_dac
		i_dac: dac
		;
		-- End of Generated Instance Port Map for i_dac

		-- Generated Instance Port Map for i_padframe
		i_padframe: padframe
		port map (
			mix_logic0 => mix_logic0,
			mix_logic0_bus => mix_logic0_bus,
			ramd_i => ramd_i,
			ramd_i2 => ramd_i2,
			ramd_o => mm_ramd,
			ramd_o => ramd_o,
			ramd_o2 => mm_ramd2,
			ramd_o2 => ramd_o2,
			ramd_o3 => mm_ramd3
		);
		-- End of Generated Instance Port Map for i_padframe

		-- Generated Instance Port Map for i_tap_con
		i_tap_con: tap_con
		;
		-- End of Generated Instance Port Map for i_tap_con

		-- Generated Instance Port Map for i_vgca_cpu
		i_vgca_cpu: vgca_cpu
		;
		-- End of Generated Instance Port Map for i_vgca_cpu

		-- Generated Instance Port Map for i_vgca_di
		i_vgca_di: vgca_di
		;
		-- End of Generated Instance Port Map for i_vgca_di

		-- Generated Instance Port Map for i_vgca_dp
		i_vgca_dp: vgca_dp
		;
		-- End of Generated Instance Port Map for i_vgca_dp

		-- Generated Instance Port Map for i_vgca_fe
		i_vgca_fe: vgca_fe
		;
		-- End of Generated Instance Port Map for i_vgca_fe

		-- Generated Instance Port Map for i_vgca_mm
		i_vgca_mm: vgca_mm
		port map (
			ramd_i => mm_ramd,
			ramd_i2 => mm_ramd2,
			ramd_i3 => mm_ramd3
		);
		-- End of Generated Instance Port Map for i_vgca_mm

		-- Generated Instance Port Map for i_vgca_rc
		i_vgca_rc: vgca_rc
		;
		-- End of Generated Instance Port Map for i_vgca_rc



end struct;

--
--!End of Architecture/s
-- --------------------------------------------------------------
