// Seed: 268569538
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  assign module_1.id_8 = 0;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_6 = id_5;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output tri id_2,
    input wire id_3,
    input tri0 id_4,
    output tri id_5,
    input supply1 id_6
    , id_23,
    input tri1 id_7,
    inout wand id_8,
    input supply0 id_9,
    output wire id_10,
    input supply0 id_11,
    output supply0 id_12,
    input tri id_13,
    input supply1 id_14,
    input tri id_15,
    output tri id_16,
    input wor id_17,
    input tri1 id_18,
    output supply0 id_19,
    input supply0 id_20,
    output tri id_21
);
  wire [-1 'd0 : -1] id_24;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_23,
      id_24,
      id_23
  );
endmodule
