//
//  Rule file generated on Tue Dec 11 19:55:22 EST 2018
//     by Calibre Interactive - PEX (v2012.2_36.25)
//
//      *** PLEASE DO NOT MODIFY THIS FILE ***
//
//

LAYOUT PATH  "INVERTER.calibre.db"
LAYOUT PRIMARY "INVERTER"
LAYOUT SYSTEM GDSII

SOURCE PATH "/afs/cad.njit.edu/u/j/p/jpw33/VLSI/library/INVERTER/layout/pex/INVERTER.src.net"
SOURCE PRIMARY "INVERTER"
SOURCE SYSTEM SPICE

MASK SVDB DIRECTORY "svdb" QUERY XRC

LVS REPORT "INVERTER.lvs.report"

PEX NETLIST "INVERTER.pex.netlist" HSPICE 1 LAYOUTNAMES 
PEX REDUCE ANALOG NO
PEX NETLIST UPPERCASE KEYWORDS NO
PEX NETLIST VIRTUAL CONNECT NO
PEX NETLIST NOXREF NET NAMES YES
PEX NETLIST MUTUAL RESISTANCE YES
LVS REPORT OPTION NONE
LVS FILTER UNUSED OPTION NONE SOURCE
LVS FILTER UNUSED OPTION NONE LAYOUT

LVS RECOGNIZE GATES ALL



VIRTUAL CONNECT COLON NO
VIRTUAL CONNECT REPORT NO

DRC ICSTATION YES


INCLUDE "/afs/cad.njit.edu/sw.common/mentor.2012/adk3_1/technology/ic/process/tsmc018.calibre.rules"

