Circuit: *** SPICE deck for cell test_Cell{lay} from library Leveille_HW7

Vgnd: both pins shorted together -- ignoring.
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
WARNING: Node D_FF@0:D_LATCH@0:TRANSGAT@0:VDD is floating.
WARNING: Node D_FF@0:D_LATCH@0:TRANSGAT@1:VDD is floating.
WARNING: Node D_FF@0:D_LATCH@1:TRANSGAT@0:VDD is floating.
WARNING: Node D_FF@0:D_LATCH@1:TRANSGAT@1:VDD is floating.

WARNING: Less than two connections to node D_FF@0:D_LATCH@0:TRANSGAT@0:VDD.  This node is used by M:D_FF@0:D_LATCH@0:TRANSGAT@0:PMOS@0.
WARNING: Less than two connections to node D_FF@0:D_LATCH@0:TRANSGAT@1:VDD.  This node is used by M:D_FF@0:D_LATCH@0:TRANSGAT@1:PMOS@0.
WARNING: Less than two connections to node D_FF@0:D_LATCH@1:TRANSGAT@0:VDD.  This node is used by M:D_FF@0:D_LATCH@1:TRANSGAT@0:PMOS@0.
WARNING: Less than two connections to node D_FF@0:D_LATCH@1:TRANSGAT@1:VDD.  This node is used by M:D_FF@0:D_LATCH@1:TRANSGAT@1:PMOS@0.
Per .tran options, skipping operating point for transient analysis.

Date: Sun Apr 19 14:39:14 2020
Total elapsed time: 65.776 seconds.

tnom = 27
temp = 27
method = modified trap
totiter = 180246
traniter = 180246
tranpoints = 70662
accept = 52281
rejected = 18381
matrix size = 479
fillins = 868
solver = Normal
Thread vector: 186.7/51.9[6] 98.9/39.3[6] 4.5/37.1[1] 9.0/12.7[1]  2592/500
Matrix Compiler1: 63.01 KB object code size  78.1/69.5/[15.9]
Matrix Compiler2: off  [12.8]/24.3/14.6

