 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:49:16 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX1_RVT)        0.30       0.30 f
  U505/Y (INVX2_RVT)                       0.15       0.45 r
  U500/Y (XNOR2X1_RVT)                     0.31       0.76 r
  U680/Y (INVX0_RVT)                       0.06       0.82 f
  U850/Y (NAND2X0_RVT)                     0.12       0.94 r
  U1247/Y (INVX0_RVT)                      0.07       1.00 f
  U1238/Y (NAND2X0_RVT)                    0.10       1.10 r
  U1237/Y (NAND2X0_RVT)                    0.10       1.20 f
  U1468/Y (AOI21X1_RVT)                    0.28       1.48 r
  U1217/Y (NAND2X0_RVT)                    0.08       1.55 f
  U729/Y (AO21X1_RVT)                      0.24       1.79 f
  U573/Y (INVX4_RVT)                       0.09       1.88 r
  U736/Y (OR2X1_RVT)                       0.12       2.00 r
  U735/Y (NAND2X0_RVT)                     0.09       2.09 f
  U863/Y (INVX0_RVT)                       0.08       2.17 r
  U870/Y (NAND3X0_RVT)                     0.11       2.29 f
  U694/Y (NAND3X0_RVT)                     0.13       2.41 r
  U693/Y (NAND2X0_RVT)                     0.08       2.49 f
  U1348/Y (NAND2X0_RVT)                    0.10       2.60 r
  Delay3_out1_reg[0]/D (DFFX1_RVT)         0.00       2.60 r
  data arrival time                                   2.60

  clock clk (rise edge)                    1.92       1.92
  clock network delay (ideal)              0.00       1.92
  Delay3_out1_reg[0]/CLK (DFFX1_RVT)       0.00       1.92 r
  library setup time                      -0.17       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -2.60
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.84


1
