$date
	Sun Feb  4 16:12:24 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module logicunit_test $end
$var wire 1 ! out $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 2 $ control [1:0] $end
$scope module l4 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 % a $end
$var wire 2 & control [1:0] $end
$var wire 1 ' no $end
$var wire 1 ( o $end
$var wire 1 ) xo $end
$var wire 1 ! out $end
$scope module r $end
$var wire 1 % A $end
$var wire 1 ( B $end
$var wire 1 ' C $end
$var wire 1 ) D $end
$var wire 2 * control [1:0] $end
$var wire 1 ! out $end
$var wire 1 + cdo $end
$var wire 1 , abo $end
$scope module ab $end
$var wire 1 % A $end
$var wire 1 ( B $end
$var wire 1 - control $end
$var wire 1 . not_control $end
$var wire 1 , out $end
$var wire 1 / wA $end
$var wire 1 0 wB $end
$upscope $end
$scope module cd $end
$var wire 1 ' A $end
$var wire 1 ) B $end
$var wire 1 1 control $end
$var wire 1 2 not_control $end
$var wire 1 + out $end
$var wire 1 3 wA $end
$var wire 1 4 wB $end
$upscope $end
$scope module o $end
$var wire 1 , A $end
$var wire 1 + B $end
$var wire 1 5 control $end
$var wire 1 6 not_control $end
$var wire 1 ! out $end
$var wire 1 7 wA $end
$var wire 1 8 wB $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
08
07
16
05
04
13
12
01
00
0/
1.
0-
0,
1+
b0 *
0)
0(
1'
b0 &
0%
b0 $
0#
0"
0!
$end
#1
0+
03
1(
0'
1)
1"
#2
0"
1#
#3
1!
17
1,
1/
1%
0)
1"
#4
0!
07
0,
0/
0.
02
0%
0(
1'
1-
11
0"
0#
b1 $
b1 &
b1 *
#5
1!
17
1,
1+
10
14
1(
0'
1)
1"
#6
0"
1#
#7
0+
04
1%
0)
1"
#8
18
1!
1+
0,
07
13
1.
00
12
06
0%
0(
1'
0-
01
15
0"
0#
b10 $
b10 &
b10 *
#9
0!
08
0+
03
1(
0'
1)
1"
#10
0"
1#
#11
1,
1/
1%
0)
1"
#12
0,
0/
0.
02
0%
0(
1'
1-
11
0"
0#
b11 $
b11 &
b11 *
#13
1!
18
1,
1+
10
14
1(
0'
1)
1"
#14
0"
1#
#15
0!
08
0+
04
1%
0)
1"
#16
0,
00
0%
0(
1'
0"
0#
