[N
23
18
8 iInstExt
12
8 onescomp
9
10 ADDR_WIDTH
2
8 mux2t1_n
4
1 N
21
5 mixed
11
5 andgn
7
3 rtl
1
86 /home/kadenb/cpre381/MIPS-Processor-CprE-381/Project 2/containers/sim_container_0/work
15
5 xorgn
17
9 structure
16
14 mips_processor
23
12 OUTPUT_TRACE
20
2 tb
13
8 nadd_sub
8
10 DATA_WIDTH
10
13 rippleadder_n
14
4 orgn
3
10 structural
6
3 mem
22
9 gCLK_HPER
5
9 nregister
19
9 iInstAddr
]
[G
1
5
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
3
2
4
1
0
7
0
0 0
0
0
]
[G
1
5
3
3
4
1
0
5
0
0 0
0
0
]
[G
1
20
21
1
22
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
20
21
1
4
1
0
32
0
0 0
0
0
]
[G
1
16
17
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
12
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
2
4
1
0
5
0
0 0
0
0
]
[G
1
11
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
15
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
13
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
20
21
1
23
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
10
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
14
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
9
1
0
10
0
0 0
0
0
]
[P
1
16
17
18
19
1
0
0
]
