<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>Untitled :: RISC-V ISA Documentation Library Antora Demo Site</title>
    <link rel="canonical" href="https://docs.riscv.org/isa/unpriv/f-st-ext.html">
    <meta name="generator" content="Antora 3.1.9">
    <link rel="stylesheet" href="../../_/css/site.css">
  </head>
  <body class="article">
<header class="header">
  <nav class="navbar">
    <div class="navbar-brand">
      <a class="navbar-item" href="https://docs.riscv.org">RISC-V ISA Documentation Library Antora Demo Site</a>
      <button class="navbar-burger" aria-controls="topbar-nav" aria-expanded="false" aria-label="Toggle main menu">
        <span></span>
        <span></span>
        <span></span>
      </button>
    </div>
    <div id="topbar-nav" class="navbar-menu">
      <div class="navbar-end">
        <a class="navbar-item" href="#">Home</a>
        <div class="navbar-item has-dropdown is-hoverable">
          <a class="navbar-link" href="#">Products</a>
          <div class="navbar-dropdown">
            <a class="navbar-item" href="#">Product A</a>
            <a class="navbar-item" href="#">Product B</a>
            <a class="navbar-item" href="#">Product C</a>
          </div>
        </div>
        <div class="navbar-item has-dropdown is-hoverable">
          <a class="navbar-link" href="#">Services</a>
          <div class="navbar-dropdown">
            <a class="navbar-item" href="#">Service A</a>
            <a class="navbar-item" href="#">Service B</a>
            <a class="navbar-item" href="#">Service C</a>
          </div>
        </div>
        <div class="navbar-item">
          <span class="control">
            <a class="button is-primary" href="#">Download</a>
          </span>
        </div>
      </div>
    </div>
  </nav>
</header>
<div class="body">
<div class="nav-container" data-component="isa" data-version="">
  <aside class="nav">
    <div class="panels">
<div class="nav-panel-menu is-active" data-panel="menu">
  <nav class="nav-menu">
    <button class="nav-menu-toggle" aria-label="Toggle expand/collapse all" style="display: none"></button>
    <h3 class="title"><a href="../index.html">ISA Specifications</a></h3>
<ul class="nav-list">
  <li class="nav-item" data-depth="0">
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../isa/index.html">RISC-V Documentation Library</a>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="0">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">Volume I: RISC-V Unprivileged ISA Specification</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="colophon.html">Preface</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="intro.html">Introduction</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="rv32.html">RV32I Base Integer Instruction Set, Version 2.1</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="rv32e.html">RV32E and RV64E Base Integer Instruction Sets, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="rv64.html">RV64I Base Integer Instruction Set, Version 2.1</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="rv128.html">RV128I Base Integer Instruction Set, Version 1.7</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zifencei.html">"Zifencei" Extension for Instruction-Fetch Fence, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zicsr.html">"Zicsr", Extension for Control and Status Register (CSR) Instructions, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="counters.html">"Zicntr" and "Zihpm" Extensions for Counters, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zihintntl.html">"Zihintntl" Extension for Non-Temporal Locality Hints, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zihintpause.html">"Zihintpause" Extension for Pause Hint, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zimop.html">"Zimop" Extension for May-Be-Operations, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zicond.html">"Zicond" Extension for Integer Conditional Operations, Version 1.0.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="m-st-ext.html">"M" Extension for Integer Multiplication and Division, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="a-st-ext.html">"A" Extension for Atomic Instructions, Version 2.1</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zawrs.html">"Zawrs" Extension for Wait-on-Reservation-Set instructions, Version 1.01</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zacas.html">"Zacas" Extension for Atomic Compare-and-Swap (CAS) Instructions, Version 1.0.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zabha.html">"Zabha" Extension for Byte and Halfword Atomic Memory Operations, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="rvwmo.html">RVWMO Memory Consistency Model, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="ztso-st-ext.html">"Ztso" Extension for Total Store Ordering, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="cmo.html">"CMO" Extensions for Base Cache Management Operation ISA, Version 1.0.0</a>
  </li>
  <li class="nav-item is-current-page" data-depth="1">
    <a class="nav-link" href="f-st-ext.html">"F" Extension for Single-Precision Floating-Point, Version 2.2</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="d-st-ext.html">"D" Extension for Double-Precision Floating-Point, Version 2.2</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="q-st-ext.html">"Q" Extension for Quad-Precision Floating-Point, Version 2.2</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zfh.html">"Zfh" and "Zfhmin" Extensions for Half-Precision Floating-Point, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="bfloat16.html">"BF16" Extensions for for BFloat16-precision Floating-Point, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zfa.html">"Zfa" Extension for Additional Floating-Point Instructions, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zfinx.html">"Zfinx", "Zdinx", "Zhinx", "Zhinxmin" Extensions for Floating-Point in Integer Registers, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="c-st-ext.html">"C" Extension for Compressed Instructions, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zc.html">"Zc*" Extension for Code Size Reduction, Version 1.0.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="b-st-ext.html">"B" Extension for Bit Manipulation, Version 1.0.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="j-st-ext.html">"J" Extension for Dynamically Translated Languages, Version 0.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="p-st-ext.html">"P" Extension for Packed-SIMD Instructions, Version 0.2</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="v-st-ext.html">"V" Standard Extension for Vector Operations, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="scalar-crypto.html">Cryptography Extensions: Scalar &amp; Entropy Source Instructions, Version 1.0.1</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="vector-crypto.html">Cryptography Extensions: Vector Instructions, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="unpriv-cfi.html">Control-flow Integrity (CFI)</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="rv-32-64g.html">RV32/64G Instruction Set Listings</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="extending.html">Extending RISC-V</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="naming.html">ISA Extension Naming Conventions</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="history.html">History and Acknowledgments</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="mm-eplan.html">Appendix A: RVWMO Explanatory Material, Version 0.1</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="mm-formal.html">Appendix B: Formal Memory Model Specifications, Version 0.1</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="vector-examples.html">Appendix C: Vector Assembly Code Examples</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="calling-convention.html">Appendix D: Calling Convention for Vector State (Not authoritative - Placeholder Only)</a>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="0">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">Volume II: RISC-V Privileged ISA Specification</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/priv-preface.html">Preface</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/priv-intro.html">Introduction</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/priv-csrs.html">Control and Status Registers (CSRs)</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/machine.html">Machine-Level ISA, Version 1.13</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/smstateen.html">"Smstateen/Ssstateen" Extensions, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/indirect-csr.html">"Smcsrind/Sscsrind" Indirect CSR Access, version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/smepmp.html">"Smepmp" Extension for PMP Enhancements for memory access and execution prevention in Machine mode, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/smcntrpmf.html">"Smcntrpmf" Cycke and Instret Privilege Mode Filtering, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/rnmi.html">"Smrnmi" Extension for Resumable Non-Maskable Interrupts, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/smcdeleg.html">"Smcdeleg" Counter Delegation Extension, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/smdbltrp.html">"Smdbltrp" Double Trap Extension, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/supervisor.html">Supervisor-Level ISA, Version 1.13</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/sstc.html">"Sstc" Extension for Supervisor-mode Timer Interrupts, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/sscofpmf.html">"Sscofpmf" Extension for Count Overflow and Mode-Based Filtering, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/hypervisor.html">"H" Extension for Hypervisor Support, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/priv-cfi.html">Control-flow Integrity(CFI)</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/ssdbltrp.html">"Ssdbltrp" Double Trap Extension, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="#zpm.adoc">Pointer Masking Extensions, Version 1.0.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/priv-insns.html">RISC-V Privileged Instruction Set Listings</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/priv-history.html">History</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/bibliography.html">Bibliography</a>
  </li>
</ul>
  </li>
</ul>
  </nav>
</div>
<div class="nav-panel-explore" data-panel="explore">
  <div class="context">
    <span class="title">ISA Specifications</span>
    <span class="version"></span>
  </div>
  <ul class="components">
    <li class="component is-current">
      <div class="title"><a href="../index.html">ISA Specifications</a></div>
    </li>
    <li class="component">
      <div class="title"><a href="../../riscv-library/0.1/index.html">RISC-V Documentation Library</a></div>
      <ul class="versions">
        <li class="version is-latest">
          <a href="../../riscv-library/0.1/index.html">0.1</a>
        </li>
      </ul>
    </li>
  </ul>
</div>
    </div>
  </aside>
</div>
<main class="article">
<div class="toolbar" role="navigation">
<button class="nav-toggle"></button>
  <a href="../../riscv-library/0.1/index.html" class="home-link"></a>
<nav class="breadcrumbs" aria-label="breadcrumbs">
  <ul>
    <li><a href="../index.html">ISA Specifications</a></li>
    <li>Volume I: RISC-V Unprivileged ISA Specification</li>
    <li><a href="f-st-ext.html">"F" Extension for Single-Precision Floating-Point, Version 2.2</a></li>
  </ul>
</nav>
<div class="edit-this-page"><a href="https://github.com/riscv/riscv-isa-manual/edit/antora-refactor/modules/unpriv/pages/f-st-ext.adoc">Edit this Page</a></div>
</div>
  <div class="content">
<aside class="toc sidebar" data-title="Contents" data-levels="2">
  <div class="toc-menu"></div>
</aside>
<article class="doc">
<div class="sect1">
<h2 id="single-float"><a class="anchor" href="#single-float"></a>"F" Extension for Single-Precision Floating-Point, Version 2.2</h2>
<div class="sectionbody">
<div class="paragraph">
<p>This chapter describes the standard instruction-set extension for
single-precision floating-point, which is named "F" and adds
single-precision floating-point computational instructions compliant
with the IEEE 754-2008 arithmetic standard cite:[ieee754-2008]. The F extension depends on the "Zicsr" extension for control and status register access.</p>
</div>
<div class="sect2">
<h3 id="_f_register_state"><a class="anchor" href="#_f_register_state"></a>F Register State</h3>
<div class="paragraph">
<p>The F extension adds 32 floating-point registers, <code>f0-f31</code>, each 32
bits wide, and a floating-point control and status register <code>fcsr</code>,
which contains the operating mode and exception status of the
floating-point unit. This additional state is shown in
<a href="#fprs">RISC-V standard F extension single-precision floating-point state</a>. We use the term FLEN to describe the width of
the floating-point registers in the RISC-V ISA, and FLEN=32 for the F
single-precision floating-point extension. Most floating-point
instructions operate on values in the floating-point register file.
Floating-point load and store instructions transfer floating-point
values between registers and memory. Instructions to transfer values to and from the integer register file are also provided.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>We considered a unified register file for both integer and
floating-point values as this simplifies software register allocation
and calling conventions, and reduces total user state. However, a split
organization increases the total number of registers accessible with a
given instruction width, simplifies provision of enough regfile ports
for wide superscalar issue, supports decoupled floating-point-unit
architectures, and simplifies use of internal floating-point encoding
techniques. Compiler support and calling conventions for split register
file architectures are well understood, and using dirty bits on
floating-point register file state can reduce context-switch overhead.</p>
</div>
</td>
</tr>
</table>
</div>
<table id="fprs" class="tableblock frame-all grid-rows" style="width: 50%;">
<caption class="title">Table 1. RISC-V standard F extension single-precision floating-point state</caption>
<colgroup>
<col style="width: 33.3333%;">
<col style="width: 33.3333%;">
<col style="width: 33.3334%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top"><span class="small">FLEN-1</span></th>
<th class="tableblock halign-center valign-top"></th>
<th class="tableblock halign-right valign-top"><span class="small">0</span></th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f0</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f1</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f2</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f3</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f4</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f5</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f6</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f7</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f8</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f9</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f10</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f11</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f12</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f13</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f14</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f15</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f16</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f17</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f18</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f19</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f20</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f21</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f22</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f23</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f24</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f25</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f26</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f27</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f28</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f29</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f30</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">f31</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">FLEN</span></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><span class="small">31</span></p></td>
<td class="tableblock halign-center valign-top"></td>
<td class="tableblock halign-right valign-top"><p class="tableblock"><span class="small">0</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">fcsr</span></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top" colspan="3"><p class="tableblock"><span class="small">32</span></p></td>
</tr>
</tbody>
</table>
</div>
<div class="sect2">
<h3 id="_floating_point_control_and_status_register"><a class="anchor" href="#_floating_point_control_and_status_register"></a>Floating-Point Control and Status Register</h3>
<div class="paragraph">
<p>The floating-point control and status register, <code>fcsr</code>, is a RISC-V
control and status register (CSR). It is a 32-bit read/write register
that selects the dynamic rounding mode for floating-point arithmetic
operations and holds the accrued exception flags, as shown in <a href="#fcsr">Floating-Point Control and Status Register</a>.</p>
</div>
<div id="fcsr" class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt1KI5lJQqE7KLCm2UjDUUVDIS8xNtVJQ94tQ11FILCkpAipQN1SPrdXBqizUjShl_sQpc4kiSplfGG5lxghlQfmleSmZeekKvvkpqTAd0erGqBqMTHTgGlKLU4vKUlMQao1MwIpjdRSS8_PSMoGhVZ2Wn1dSnFkFVG9oUFsLAOmfXK0=?id=fcsr&reftext=Floating-Point%20Control%20and%20Status%20Register" alt="Floating-point control and status register">
</div>
<div class="title">Figure 1. Floating-point control and status register</div>
</div>
<div class="paragraph">
<p>The <code>fcsr</code> register can be read and written with the FRCSR and FSCSR
instructions, which are assembler pseudoinstructions built on the
underlying CSR access instructions. FRCSR reads <code>fcsr</code> by copying it
into integer register <em>rd</em>. FSCSR swaps the value in <code>fcsr</code> by copying
the original value into integer register <em>rd</em>, and then writing a new
value obtained from integer register <em>rs1</em> into <code>fcsr</code>.</p>
</div>
<div class="paragraph">
<p>The fields within the <code>fcsr</code> can also be accessed individually through
different CSR addresses, and separate assembler pseudoinstructions are defined
for these accesses. The FRRM instruction reads the Rounding Mode field <code>frm</code>
(<code>fcsr</code> bits 7&#8212;&#8203;5) and copies it into the least-significant three bits of
integer register <em>rd</em>, with zero in all other bits. FSRM swaps the value in
<code>frm</code> by copying the original value into integer register <em>rd</em>, and then
writing a new value obtained from the three least-significant bits of integer
register <em>rs1</em> into <code>frm</code>. FRFLAGS and FSFLAGS are defined analogously for the
Accrued Exception Flags field <code>fflags</code> (<code>fcsr</code> bits 4&#8212;&#8203;0).</p>
</div>
<div class="paragraph">
<p>Bits 31&#8212;&#8203;8 of the <code>fcsr</code> are reserved for other standard extensions. If
these extensions are not present, implementations shall ignore writes to
these bits and supply a zero value when read. Standard software should
preserve the contents of these bits.</p>
</div>
<div class="paragraph">
<p>Floating-point operations use either a static rounding mode encoded in
the instruction, or a dynamic rounding mode held in <code>frm</code>. Rounding
modes are encoded as shown in <a href="#rm">Rounding mode encoding.</a>. A value of 111 in the
instruction&#8217;s <em>rm</em> field selects the dynamic rounding mode held in
<code>frm</code>. The behavior of floating-point instructions that depend on
rounding mode when executed with a reserved rounding mode is <em>reserved</em>, including both static reserved rounding modes (101-110) and dynamic reserved rounding modes (101-111). Some instructions, including widening conversions, have the <em>rm</em> field but are nevertheless mathematically unaffected by the rounding mode; software should set their <em>rm</em> field to
RNE (000) but implementations must treat the <em>rm</em> field as usual (in
particular, with regard to decoding legal vs. reserved encodings).</p>
</div>
<table id="rm" class="tableblock frame-all grid-all fit-content center">
<caption class="title">Table 2. Rounding mode encoding.</caption>
<colgroup>
<col>
<col>
<col>
</colgroup>
<thead>
<tr>
<th class="tableblock halign-center valign-top">Rounding Mode</th>
<th class="tableblock halign-center valign-top">Mnemonic</th>
<th class="tableblock halign-left valign-top">Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">000</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">RNE</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Round to Nearest, ties to Even</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">001</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">RTZ</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Round towards Zero</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">010</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">RDN</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Round Down (towards \(-\infty\))</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">011</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">RUP</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Round Up (towards \(+\infty\))</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">100</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">RMM</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Round to Nearest, ties to Max Magnitude</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">101</p></td>
<td class="tableblock halign-center valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><em>Reserved for future use.</em></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">110</p></td>
<td class="tableblock halign-center valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><em>Reserved for future use.</em></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">111</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">DYN</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">In instruction&#8217;s <em>rm</em> field, selects dynamic rounding mode; In Rounding Mode register, <em>reserved</em>.</p></td>
</tr>
</tbody>
</table>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The C99 language standard effectively mandates the provision of a
dynamic rounding mode register. In typical implementations, writes to
the dynamic rounding mode CSR state will serialize the pipeline. Static
rounding modes are used to implement specialized arithmetic operations
that often have to switch frequently between different rounding modes.</p>
</div>
<div class="paragraph">
<p>The ratified version of the F spec mandated that an illegal-instruction
exception was raised when an instruction was executed with a reserved
dynamic rounding mode. This has been weakened to reserved, which matches
the behavior of static rounding-mode instructions. Raising an
illegal-instruction exception is still valid behavior when encountering a
reserved encoding, so implementations compatible with the ratified spec
are compatible with the weakened spec.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The accrued exception flags indicate the exception conditions that have
arisen on any floating-point arithmetic instruction since the field was
last reset by software, as shown in <a href="#bitdef">Accrued exception flag encoding.</a>. The base
RISC-V ISA does not support generating a trap on the setting of a
floating-point exception flag.
</p>
</div>
<table id="bitdef" class="tableblock frame-all grid-all fit-content center">
<caption class="title">Table 3. Accrued exception flag encoding.</caption>
<colgroup>
<col>
<col>
</colgroup>
<thead>
<tr>
<th class="tableblock halign-center valign-top">Flag Mnemonic</th>
<th class="tableblock halign-left valign-top">Flag Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">NV</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Invalid Operation</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">DZ</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Divide by Zero</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">OF</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Overflow</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">UF</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Underflow</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">NX</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Inexact</p></td>
</tr>
</tbody>
</table>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>As allowed by the standard, we do not support traps on floating-point
exceptions in the F extension, but instead require explicit checks of
the flags in software. We considered adding branches controlled directly
by the contents of the floating-point accrued exception flags, but
ultimately chose to omit these instructions to keep the ISA simple.</p>
</div>
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_nan_generation_and_propagation"><a class="anchor" href="#_nan_generation_and_propagation"></a>NaN Generation and Propagation</h3>
<div class="paragraph">
<p>Except when otherwise stated, if the result of a floating-point
operation is NaN, it is the canonical NaN. The canonical NaN has a
positive sign and all significand bits clear except the MSB, a.k.a. the
quiet bit. For single-precision floating-point, this corresponds to the pattern <code>0x7fc00000</code>.

</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>We considered propagating NaN payloads, as is recommended by the
standard, but this decision would have increased hardware cost.
Moreover, since this feature is optional in the standard, it cannot be
used in portable code.</p>
</div>
<div class="paragraph">
<p>Implementors are free to provide a NaN payload propagation scheme as a
nonstandard extension enabled by a nonstandard operating mode. However, the canonical NaN scheme described above must always be supported and should be the default mode.</p>
</div>
</td>
</tr>
</table>
</div>
<hr>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>We require implementations to return the standard-mandated default
values in the case of exceptional conditions, without any further
intervention on the part of user-level software (unlike the Alpha ISA
floating-point trap barriers). We believe full hardware handling of
exceptional cases will become more common, and so wish to avoid
complicating the user-level ISA to optimize other approaches.
Implementations can always trap to machine-mode software handlers to
provide exceptional default values.</p>
</div>
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_subnormal_arithmetic"><a class="anchor" href="#_subnormal_arithmetic"></a>Subnormal Arithmetic</h3>
<div class="paragraph">
<p>Operations on subnormal numbers are handled in accordance with the IEEE 754-2008 standard.
</p>
</div>
<div class="paragraph">
<p>In the parlance of the IEEE standard, tininess is detected after
rounding.
</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>Detecting tininess after rounding results in fewer spurious underflow
signals.</p>
</div>
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_single_precision_load_and_store_instructions"><a class="anchor" href="#_single_precision_load_and_store_instructions"></a>Single-Precision Load and Store Instructions</h3>
<div class="paragraph">
<p>Floating-point loads and stores use the same base+offset addressing mode as the integer base ISAs, with a base address in register <em>rs1</em> and a 12-bit signed byte offset. The FLW instruction loads a single-precision floating-point value from memory into floating-point register <em>rd</em>. FSW stores a single-precision value from floating-point register <em>rs2</em> to memory.</p>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt1KI5lJQqE7KLCm2UjDXUVDIS8xNtVJQzy9Izk9JVQcKKCgklpQUAdWpmwO56j7-ji66bgHqsbU6CI2mCI1FKRBNyBpNQRpTUotLUHUZI3SVZ6aUZEA1wnQZg3SF47ao2BBuE4pFSYnFqai6DI10YLoyc3OjDQ2tDGKBKmG6DI1A2vLT0opTS6CSIO2xtQATj03u" alt="svg">
</div>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt1KI5lJQqE7KLCm2UjDXUVDIS8xNtVJQzy9Izk9JVQcKKCgklpQUAdWpmwO56sEh_kGuum4B6rG1Ogidpgidmbm50SZWBrEgvTCdpiCd-WlpxaklEDkUzcYIzeWZKSUZEFvhmo1BmsNx2ldUbAjVgGZfUmJxKh5dRth1FRclo2oCBgqSzwwNrUxBXkMJE6jPIHIgzbG1AAeNXvY=" alt="svg">
</div>
</div>
<div id="sp-ldst" class="paragraph">
<p>FLW and FSW are only guaranteed to execute atomically if the effective
address is naturally aligned.</p>
</div>
<div class="paragraph">
<p>FLW and FSW do not modify the bits being transferred; in particular, the payloads of non-canonical NaNs are preserved.</p>
</div>
<div class="paragraph">
<p>As described in <a href="#ldst">[ldst]</a>, the execution environment defines whether misaligned floating-point loads and stores are handled invisibly or raise a contained or fatal trap.</p>
</div>
</div>
<div class="sect2">
<h3 id="single-float-compute"><a class="anchor" href="#single-float-compute"></a>Single-Precision Floating-Point Computational Instructions</h3>
<div class="paragraph">
<p>Floating-point arithmetic instructions with one or two source operands
use the R-type format with the OP-FP major opcode. FADD.S and FMUL.S
perform single-precision floating-point addition and multiplication
respectively, between <em>rs1</em> and <em>rs2</em>. FSUB.S performs the
single-precision floating-point subtraction of <em>rs2</em> from <em>rs1</em>. FDIV.S performs the single-precision floating-point division of <em>rs1</em> by <em>rs2</em>. FSQRT.S computes the square root of <em>rs1</em>. In each case, the result is written to <em>rd</em>.</p>
</div>
<div class="paragraph">
<p>The 2-bit floating-point format field <em>fmt</em> is encoded as shown in
<a href="#fmt">Format field encoding</a>. It is set to <em>S</em> (00) for all instructions in the F extension.</p>
</div>
<table id="fmt" class="tableblock frame-all grid-all fit-content center">
<caption class="title">Table 4. Format field encoding</caption>
<colgroup>
<col>
<col>
<col>
</colgroup>
<thead>
<tr>
<th class="tableblock halign-center valign-top"><em>fmt</em> field</th>
<th class="tableblock halign-center valign-top">Mnemonic</th>
<th class="tableblock halign-left valign-top">Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">00</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">S</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32-bit single-precision</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">01</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">D</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64-bit double-precision</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">10</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">H</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">16-bit half-precision</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">11</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">Q</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">128-bit quad-precision</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>All floating-point operations that perform rounding can select the
rounding mode using the <em>rm</em> field with the encoding shown in
<a href="#rm">Rounding mode encoding.</a>.</p>
</div>
<div class="paragraph">
<p>Floating-point minimum-number and maximum-number instructions FMIN.S and FMAX.S write, respectively, the smaller or larger of <em>rs1</em> and <em>rs2</em> to <em>rd</em>. For the purposes of these instructions only, the value
\(-0.0\) is considered to be less than the value
\(+0.0\). If both inputs are NaNs, the result is the canonical NaN. If only one operand is a NaN, the result is the non-NaN operand.
Signaling NaN inputs set the invalid operation exception flag, even when the result is not NaN.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>Note that in version 2.2 of the F extension, the FMIN.S and FMAX.S
instructions were amended to implement the proposed IEEE 754-201x
minimumNumber and maximumNumber operations, rather than the IEEE
754-2008 minNum and maxNum operations. These operations differ in their
handling of signaling NaNs.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNp1kcELgjAUxu_9Fbu9y8RSRPBmyEDIMs0IwoPpjA5q6DqJ_3ubpU7QHd7b99j34-OtrenTQvcNQu3jxRoLmRiVSUEtBNU7rTIKGCWM1fwNmIDh5CvEX-1xhyeSMZLqjFPEGUgGd2S0YcttRtEnSiEoA0LnrwOPT6QKnntUPfu2mqPZ_YLIOZo6FVO5j3KVoy1ytL-x79tRzCjaSMkLNqdwG4TCJZeVCPmnTJkhfY64A7EdRyVhtO-FFx1U4rjXXoTn4ML5hK9IGVYUd1_oFoe_" alt="svg">
</div>
</div>
<div id="spfloat" class="paragraph">
<p></p>
</div>
<div class="paragraph">
<p>Floating-point fused multiply-add instructions require a new standard
instruction format. R4-type instructions specify three source registers (<em>rs1</em>, <em>rs2</em>, and <em>rs3</em>) and a destination register (<em>rd</em>). This format is only used by the floating-point fused multiply-add instructions.</p>
</div>
<div class="paragraph">
<p>FMADD.S multiplies the values in <em>rs1</em> and <em>rs2</em>, adds the value in
<em>rs3</em>, and writes the final result to <em>rd</em>. FMADD.S computes
<em>(rs1\(\times\)rs2)\(\+\)rs3</em>.</p>
</div>
<div class="paragraph">
<p>FMSUB.S multiplies the values in <em>rs1</em> and <em>rs2</em>, subtracts the value in <em>rs3</em>, and writes the final result to <em>rd</em>. FMSUB.S computes
<em>(rs1\(\times\)rs2)\(\-\)rs3</em>.</p>
</div>
<div class="paragraph">
<p>FNMSUB.S multiplies the values in <em>rs1</em> and <em>rs2</em>, negates the product, adds the value in <em>rs3</em>, and writes the final result to <em>rd</em>. FNMSUB.S computes <em>-(rs1\(\times\)rs2)\(\+\)rs3</em>.</p>
</div>
<div class="paragraph">
<p>FNMADD.S multiplies the values in <em>rs1</em> and <em>rs2</em>, negates the product, subtracts the value in <em>rs3</em>, and writes the final result to <em>rd</em>. FNMADD.S computes <em>-(rs1\(\times\)rs2)\(\-\)rs3</em>.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The FNMSUB and FNMADD instructions are counterintuitively named, owing
to the naming of the corresponding instructions in MIPS-IV. The MIPS
instructions were defined to negate the sum, rather than negating the
product as the RISC-V instructions do, so the naming scheme was more
rational at the time. The two definitions differ with respect to
signed-zero results. The RISC-V definition matches the behavior of the
x86 and ARM fused multiply-add instructions, but unfortunately the
RISC-V FNMSUB and FNMADD instruction names are swapped compared to x86
and ARM.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt1KI5lJQqE7KLCm2UjDXUchLzE21UlDPL0jOT0lV11FILCkpAqpRN1fXUXeL9ov1dXRx0QczgkOd1GNrdRC6TeG6i1KAOkEAptsUqDsltbgEVYMxQkMumgZjoIYgX5zmFxtC1CObX1yUbIhbgxFWDUaoGozgGtJyS1A1APWrB-M23hgpqKBmG4NVx9YCAOtaYsI=" alt="svg">
</div>
</div>
<div id="fnmaddsub" class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The fused multiply-add (FMA) instructions consume a large part of the
32-bit instruction encoding space. Some alternatives considered were to
restrict FMA to only use dynamic rounding modes, but static rounding
modes are useful in code that exploits the lack of product rounding.
Another alternative would have been to use rd to provide rs3, but this
would require additional move instructions in some common sequences. The current design still leaves a large portion of the 32-bit encoding space open while avoiding having FMA be non-orthogonal.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The fused multiply-add instructions must set the invalid operation
exception flag when the multiplicands are \(\infty\) and zero, even when the addend is a quiet NaN.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The IEEE 754-2008 standard permits, but does not require, raising the
invalid exception for the operation \(\infty\times 0\ +\)qNaN.</p>
</div>
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_single_precision_floating_point_conversion_and_move_instructions"><a class="anchor" href="#_single_precision_floating_point_conversion_and_move_instructions"></a>Single-Precision Floating-Point Conversion and Move Instructions</h3>
<div class="paragraph">
<p>Floating-point-to-integer and integer-to-floating-point conversion
instructions are encoded in the OP-FP major opcode space. FCVT.W.S or
FCVT.L.S converts a floating-point number in floating-point register
<em>rs1</em> to a signed 32-bit or 64-bit integer, respectively, in integer
register <em>rd</em>. FCVT.S.W or FCVT.S.L converts a 32-bit or 64-bit signed
integer, respectively, in integer register <em>rs1</em> into a floating-point
number in floating-point register <em>rd</em>. FCVT.WU.S, FCVT.LU.S, FCVT.S.WU,
and FCVT.S.LU variants convert to or from unsigned integer values. For
XLEN\(&gt;32\), FCVT.W[U].S sign-extends the 32-bit result to the
destination register width. FCVT.L[U].S and FCVT.S.L[U] are RV64-only
instructions. If the rounded result is not representable in the
destination format, it is clipped to the nearest value and the invalid
flag is set. <a href="#int_conv">Domains of float-to-integer conversions and behavior for invalid inputs</a> gives the range of valid inputs
for FCVT.<em>int</em>.S and the behavior for invalid inputs.
</p>
</div>
<div class="paragraph">
<p>All floating-point to integer and integer to floating-point conversion
instructions round according to the <em>rm</em> field. A floating-point
register can be initialized to floating-point positive zero using
FCVT.S.W <em>rd</em>, <code>x0</code>, which will never set any exception flags.</p>
</div>
<table id="int_conv" class="tableblock frame-all grid-all fit-content center">
<caption class="title">Table 5. Domains of float-to-integer conversions and behavior for invalid inputs</caption>
<colgroup>
<col>
<col>
<col>
<col>
<col>
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top"></th>
<th class="tableblock halign-right valign-top">FCVT.W.S</th>
<th class="tableblock halign-right valign-top">FCVT.WU.S</th>
<th class="tableblock halign-right valign-top">FCVT.L.S</th>
<th class="tableblock halign-right valign-top">FCVT.LU.S</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Minimum valid input (after rounding)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(-2^{31}\)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(-2^{63}\)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">0</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Maximum valid input (after rounding)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(2^{31}-1\)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(2^{32}-1\)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(2^{63}-1\)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(2^{64}-1\)</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Output for out-of-range negative input</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(-2^{31}\)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(-2^{63}\)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">0</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Output for \(-\infty\)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(-2^{31}\)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(-2^{63}\)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">0</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Output for out-of-range positive input</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(2^{31}-1\)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(2^{32}-1\)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(2^{63}-1\)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(2^{64}-1\)</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Output for \(+\infty\) or NaN</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(2^{31}-1\)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(2^{32}-1\)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(2^{63}-1\)</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">\(2^{64}-1\)</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>All floating-point conversion instructions set the Inexact exception
flag if the rounded result differs from the operand value and the
Invalid exception flag is not set.</p>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNp1kLsKgzAUhvc-xdmypJYqIri2OLVUeh3EwWosDmpJ0kl8955j6o1i4Fw53_9DGilePkQrgOZZaOWDx6FKSuEDq99pnQnGIdFa4g3zGGencB2EuPs1cctH1B1QmeEJvR51Ec2E0kR2dQY6I1gS2FMOUuejSUtOamuspk5KpmREZRGz_7FHdIs3B0x7oodprmEPGnmp5xooyS5dLLjmnyrV7uRHyTXY3a9WUWnL6JkZe9p1QnH7BXTVdGc=" alt="svg">
</div>
</div>
<div id="fcvt" class="paragraph">
<p>Floating-point to floating-point sign-injection instructions, FSGNJ.S,
FSGNJN.S, and FSGNJX.S, produce a result that takes all bits except the
sign bit from <em>rs1</em>. For FSGNJ, the result&#8217;s sign bit is <em>rs2</em>'s sign
bit; for FSGNJN, the result&#8217;s sign bit is the opposite of <em>rs2</em>'s sign
bit; and for FSGNJX, the sign bit is the XOR of the sign bits of <em>rs1</em>
and <em>rs2</em>. Sign-injection instructions do not set floating-point
exception flags, nor do they canonicalize NaNs. Note, FSGNJ.S <em>rx, ry,
ry</em> moves <em>ry</em> to <em>rx</em> (assembler pseudoinstruction FMV.S <em>rx, ry</em>);
FSGNJN.S <em>rx, ry, ry</em> moves the negation of <em>ry</em> to <em>rx</em> (assembler
pseudoinstruction FNEG.S <em>rx, ry</em>); and FSGNJX.S <em>rx, ry, ry</em> moves the absolute value of <em>ry</em> to <em>rx</em> (assembler pseudoinstruction FABS.S <em>rx,
ry</em>).</p>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt1KI5lJQqE7KLCm2UjDXUchLzE21UlDPL0jOT0lV11FILCkpAqpRN1fXUfcP0HULUI-t1UHoMIXrKEoBqgYBmA5TIF89JbW4BFWHMUJHLkgHTLkx0AKvaL9Yfa8InFYUG0LsQLJCvbgo2RC3BiOsGoxQNRjBNaTllqBqAOpXD8ZlfFppXnKJKVIggYx3C3b38wLriK0FAN_rYYw=" alt="svg">
</div>
</div>
<div id="inj" class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The sign-injection instructions provide floating-point MV, ABS, and NEG, as well as supporting a few other operations, including the IEEE
copySign operation and sign manipulation in transcendental math function libraries. Although MV, ABS, and NEG only need a single register operand, whereas FSGNJ instructions need two, it is unlikely most microarchitectures would add optimizations to benefit from the reduced number of register reads for these relatively infrequent instructions. Even in this case, a microarchitecture can simply detect when both source registers are the same for FSGNJ instructions and only read a single copy.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Instructions are provided to move bit patterns between the
floating-point and integer registers. FMV.X.W moves the single-precision value in floating-point register <em>rs1</em> represented in IEEE 754-2008 encoding to the lower 32 bits of integer register <em>rd</em>. The bits are not modified in the transfer, and in particular, the payloads of non-canonical NaNs are preserved. For RV64, the higher 32 bits of the destination register are filled with copies of the floating-point number&#8217;s sign bit.</p>
</div>
<div class="paragraph">
<p>FMV.W.X moves the single-precision value encoded in IEEE 754-2008
standard encoding from the lower 32 bits of integer register <em>rs1</em> to
the floating-point register <em>rd</em>. The bits are not modified in the
transfer, and in particular, the payloads of non-canonical NaNs are
preserved.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The FMV.W.X and FMV.X.W instructions were previously called FMV.S.X and FMV.X.S. The use of W is more consistent with their semantics as an instruction that moves 32 bits without interpreting them. This became clearer after defining NaN-boxing. To avoid disturbing existing code, both the W and S versions will be supported by tools.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt1KI5lJQqE7KLCm2UjDXUchLzE21UlDPL0jOT0lV11FILCkpAqpRN1fXUfcP0HULgNOxtToInaZwnUUpQF0gANNpCtSRklpcAqNQ9Bkj9OWi6TMGajAwMACKgilc1hUbQvQhW1dclAwlceoywtRlAMYoOozgOtJyS1B1AA1QDwZjHHakleYll5giBSHIDjffML0IvXAoK1wvAqw7thYA4ghqEw==" alt="svg">
</div>
</div>
<div id="spfloat-mv" class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The base floating-point ISA was defined so as to allow implementations
to employ an internal recoding of the floating-point format in registers to simplify handling of subnormal values and possibly to reduce functional unit latency. To this end, the F extension avoids
representing integer values in the floating-point registers by defining conversion and comparison operations that read and write the integer register file directly. This also removes many of the common cases where explicit moves between integer and floating-point registers are required, reducing instruction count and critical paths for common mixed-format code sequences.</p>
</div>
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_single_precision_floating_point_compare_instructions"><a class="anchor" href="#_single_precision_floating_point_compare_instructions"></a>Single-Precision Floating-Point Compare Instructions</h3>
<div class="paragraph">
<p>Floating-point compare instructions (FEQ.S, FLT.S, FLE.S) perform the
specified comparison between floating-point registers
(\(\mbox{\em rs1}
= \mbox{\em rs2}\), \(\mbox{\em rs1} &lt; \mbox{\em rs2}\),
\(\mbox{\em rs1} \leq
\mbox{\em rs2}\)) writing 1 to the integer register <em>rd</em> if the
condition holds, and 0 otherwise.</p>
</div>
<div class="paragraph">
<p>FLT.S and FLE.S perform what the IEEE 754-2008 standard refers to as
<em>signaling</em> comparisons: that is, they set the invalid operation
exception flag if either input is NaN. FEQ.S performs a <em>quiet</em>
comparison: it only sets the invalid operation exception flag if either input is a signaling NaN. For all three instructions, the result is 0 if either operand is NaN.</p>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt1KI5lJQqE7KLCm2UjDXUchLzE21UlDPL0jOT0lV11FILCkpAqpRN1fXUfcP0HULUI-t1UHoMIXrKEoBqgYBmA5ToI6U1OISVA3GCA25IA0w1cZA1a6BQBF1nxAw6YrTomJDiE3IFhUXJRvi1mCEVYMRqgYjuIa03BJUDUD96sG4jE8rzUsuMUUKKpDxbs6-kJCKrQUAFNNh9A==" alt="svg">
</div>
</div>
<div id="spfloat-comp" class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>The F extension provides a \(\leq\) comparison, whereas the
base ISAs provide a \(\geq\) branch comparison. Because
\(\leq\) can be synthesized from \(\geq\) and
vice-versa, there is no performance implication to this inconsistency,
but it is nevertheless an unfortunate incongruity in the ISA.</p>
</div>
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_single_precision_floating_point_classify_instruction"><a class="anchor" href="#_single_precision_floating_point_classify_instruction"></a>Single-Precision Floating-Point Classify Instruction</h3>
<div class="paragraph">
<p>The FCLASS.S instruction examines the value in floating-point register
<em>rs1</em> and writes to integer register <em>rd</em> a 10-bit mask that indicates
the class of the floating-point number. The format of the mask is
described in <a href="#fclass">Format of result of FCLASS instruction.</a>. The corresponding bit in <em>rd</em> will
be set if the property is true and clear otherwise. All other bits in
<em>rd</em> are cleared. Note that exactly one bit in <em>rd</em> will be set.
FCLASS.S does not set the floating-point exception flags.
</p>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt1KI5lJQqE7KLCm2UjDXUchLzE21UlDPL0jOT0lV11FILCkpAqpRN1fXUfcP0HULUI-t1UHoMIXrKEoBqgYBmA5ToI6U1OISVA3GCA25aBqMgRoMDAxxWlBsCNGAbEFxUTJu9UaY6g1QVRvBVafllqCqBmpWD8ZldlppXnKJKVLwgMx2c_ZxDIZoia0FAD87XwU=" alt="svg">
</div>
</div>
<table id="fclass" class="tableblock frame-all grid-all fit-content center">
<caption class="title">Table 6. Format of result of FCLASS instruction.</caption>
<colgroup>
<col>
<col>
</colgroup>
<thead>
<tr>
<th class="tableblock halign-center valign-top"><em>rd</em> bit</th>
<th class="tableblock halign-left valign-top">Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><em>rs1</em> is \(-\infty\).</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><em>rs1</em> is a negative normal number.</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><em>rs1</em> is a negative subnormal number.</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">3</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><em>rs1</em> is \(-0\).</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><em>rs1</em> is \(+0\).</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">5</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><em>rs1</em> is a positive subnormal number.</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">6</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><em>rs1</em> is a positive normal number.</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">7</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><em>rs1</em> is \(+\infty\).</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><em>rs1</em> is a signaling NaN.</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">9</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><em>rs1</em> is a quiet NaN.</p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</article>
  </div>
</main>
</div>
<footer class="footer">
  <p>This page was built using the Antora default UI.</p>
  <p>The source code for this UI is licensed under the terms of the MPL-2.0 license.</p>
</footer>
<script id="site-script" src="../../_/js/site.js" data-ui-root-path="../../_"></script>
<script async src="../../_/js/vendor/highlight.js"></script>
  </body>
</html>
