
stm32_h7_uart-test_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c30  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08008ec8  08008ec8  00009ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f64  08008f64  0000a010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008f64  08008f64  00009f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f6c  08008f6c  0000a010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f6c  08008f6c  00009f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008f70  08008f70  00009f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  08008f74  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bb8  24000010  08008f84  0000a010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000bc8  08008f84  0000abc8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000186fb  00000000  00000000  0000a03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000282b  00000000  00000000  00022739  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001358  00000000  00000000  00024f68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f26  00000000  00000000  000262c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b1c5  00000000  00000000  000271e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018889  00000000  00000000  000623ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018ed76  00000000  00000000  0007ac34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002099aa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005458  00000000  00000000  002099f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0020ee48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08008eb0 	.word	0x08008eb0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08008eb0 	.word	0x08008eb0

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_uldivmod>:
 80002e8:	b953      	cbnz	r3, 8000300 <__aeabi_uldivmod+0x18>
 80002ea:	b94a      	cbnz	r2, 8000300 <__aeabi_uldivmod+0x18>
 80002ec:	2900      	cmp	r1, #0
 80002ee:	bf08      	it	eq
 80002f0:	2800      	cmpeq	r0, #0
 80002f2:	bf1c      	itt	ne
 80002f4:	f04f 31ff 	movne.w	r1, #4294967295
 80002f8:	f04f 30ff 	movne.w	r0, #4294967295
 80002fc:	f000 b988 	b.w	8000610 <__aeabi_idiv0>
 8000300:	f1ad 0c08 	sub.w	ip, sp, #8
 8000304:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000308:	f000 f806 	bl	8000318 <__udivmoddi4>
 800030c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000310:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000314:	b004      	add	sp, #16
 8000316:	4770      	bx	lr

08000318 <__udivmoddi4>:
 8000318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800031c:	9d08      	ldr	r5, [sp, #32]
 800031e:	468e      	mov	lr, r1
 8000320:	4604      	mov	r4, r0
 8000322:	4688      	mov	r8, r1
 8000324:	2b00      	cmp	r3, #0
 8000326:	d14a      	bne.n	80003be <__udivmoddi4+0xa6>
 8000328:	428a      	cmp	r2, r1
 800032a:	4617      	mov	r7, r2
 800032c:	d962      	bls.n	80003f4 <__udivmoddi4+0xdc>
 800032e:	fab2 f682 	clz	r6, r2
 8000332:	b14e      	cbz	r6, 8000348 <__udivmoddi4+0x30>
 8000334:	f1c6 0320 	rsb	r3, r6, #32
 8000338:	fa01 f806 	lsl.w	r8, r1, r6
 800033c:	fa20 f303 	lsr.w	r3, r0, r3
 8000340:	40b7      	lsls	r7, r6
 8000342:	ea43 0808 	orr.w	r8, r3, r8
 8000346:	40b4      	lsls	r4, r6
 8000348:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034c:	fa1f fc87 	uxth.w	ip, r7
 8000350:	fbb8 f1fe 	udiv	r1, r8, lr
 8000354:	0c23      	lsrs	r3, r4, #16
 8000356:	fb0e 8811 	mls	r8, lr, r1, r8
 800035a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800035e:	fb01 f20c 	mul.w	r2, r1, ip
 8000362:	429a      	cmp	r2, r3
 8000364:	d909      	bls.n	800037a <__udivmoddi4+0x62>
 8000366:	18fb      	adds	r3, r7, r3
 8000368:	f101 30ff 	add.w	r0, r1, #4294967295
 800036c:	f080 80ea 	bcs.w	8000544 <__udivmoddi4+0x22c>
 8000370:	429a      	cmp	r2, r3
 8000372:	f240 80e7 	bls.w	8000544 <__udivmoddi4+0x22c>
 8000376:	3902      	subs	r1, #2
 8000378:	443b      	add	r3, r7
 800037a:	1a9a      	subs	r2, r3, r2
 800037c:	b2a3      	uxth	r3, r4
 800037e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000382:	fb0e 2210 	mls	r2, lr, r0, r2
 8000386:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800038a:	fb00 fc0c 	mul.w	ip, r0, ip
 800038e:	459c      	cmp	ip, r3
 8000390:	d909      	bls.n	80003a6 <__udivmoddi4+0x8e>
 8000392:	18fb      	adds	r3, r7, r3
 8000394:	f100 32ff 	add.w	r2, r0, #4294967295
 8000398:	f080 80d6 	bcs.w	8000548 <__udivmoddi4+0x230>
 800039c:	459c      	cmp	ip, r3
 800039e:	f240 80d3 	bls.w	8000548 <__udivmoddi4+0x230>
 80003a2:	443b      	add	r3, r7
 80003a4:	3802      	subs	r0, #2
 80003a6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003aa:	eba3 030c 	sub.w	r3, r3, ip
 80003ae:	2100      	movs	r1, #0
 80003b0:	b11d      	cbz	r5, 80003ba <__udivmoddi4+0xa2>
 80003b2:	40f3      	lsrs	r3, r6
 80003b4:	2200      	movs	r2, #0
 80003b6:	e9c5 3200 	strd	r3, r2, [r5]
 80003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003be:	428b      	cmp	r3, r1
 80003c0:	d905      	bls.n	80003ce <__udivmoddi4+0xb6>
 80003c2:	b10d      	cbz	r5, 80003c8 <__udivmoddi4+0xb0>
 80003c4:	e9c5 0100 	strd	r0, r1, [r5]
 80003c8:	2100      	movs	r1, #0
 80003ca:	4608      	mov	r0, r1
 80003cc:	e7f5      	b.n	80003ba <__udivmoddi4+0xa2>
 80003ce:	fab3 f183 	clz	r1, r3
 80003d2:	2900      	cmp	r1, #0
 80003d4:	d146      	bne.n	8000464 <__udivmoddi4+0x14c>
 80003d6:	4573      	cmp	r3, lr
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xc8>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 8105 	bhi.w	80005ea <__udivmoddi4+0x2d2>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4690      	mov	r8, r2
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0e5      	beq.n	80003ba <__udivmoddi4+0xa2>
 80003ee:	e9c5 4800 	strd	r4, r8, [r5]
 80003f2:	e7e2      	b.n	80003ba <__udivmoddi4+0xa2>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	f000 8090 	beq.w	800051a <__udivmoddi4+0x202>
 80003fa:	fab2 f682 	clz	r6, r2
 80003fe:	2e00      	cmp	r6, #0
 8000400:	f040 80a4 	bne.w	800054c <__udivmoddi4+0x234>
 8000404:	1a8a      	subs	r2, r1, r2
 8000406:	0c03      	lsrs	r3, r0, #16
 8000408:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800040c:	b280      	uxth	r0, r0
 800040e:	b2bc      	uxth	r4, r7
 8000410:	2101      	movs	r1, #1
 8000412:	fbb2 fcfe 	udiv	ip, r2, lr
 8000416:	fb0e 221c 	mls	r2, lr, ip, r2
 800041a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800041e:	fb04 f20c 	mul.w	r2, r4, ip
 8000422:	429a      	cmp	r2, r3
 8000424:	d907      	bls.n	8000436 <__udivmoddi4+0x11e>
 8000426:	18fb      	adds	r3, r7, r3
 8000428:	f10c 38ff 	add.w	r8, ip, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x11c>
 800042e:	429a      	cmp	r2, r3
 8000430:	f200 80e0 	bhi.w	80005f4 <__udivmoddi4+0x2dc>
 8000434:	46c4      	mov	ip, r8
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	fbb3 f2fe 	udiv	r2, r3, lr
 800043c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000440:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000444:	fb02 f404 	mul.w	r4, r2, r4
 8000448:	429c      	cmp	r4, r3
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x144>
 800044c:	18fb      	adds	r3, r7, r3
 800044e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x142>
 8000454:	429c      	cmp	r4, r3
 8000456:	f200 80ca 	bhi.w	80005ee <__udivmoddi4+0x2d6>
 800045a:	4602      	mov	r2, r0
 800045c:	1b1b      	subs	r3, r3, r4
 800045e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0x98>
 8000464:	f1c1 0620 	rsb	r6, r1, #32
 8000468:	408b      	lsls	r3, r1
 800046a:	fa22 f706 	lsr.w	r7, r2, r6
 800046e:	431f      	orrs	r7, r3
 8000470:	fa0e f401 	lsl.w	r4, lr, r1
 8000474:	fa20 f306 	lsr.w	r3, r0, r6
 8000478:	fa2e fe06 	lsr.w	lr, lr, r6
 800047c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000480:	4323      	orrs	r3, r4
 8000482:	fa00 f801 	lsl.w	r8, r0, r1
 8000486:	fa1f fc87 	uxth.w	ip, r7
 800048a:	fbbe f0f9 	udiv	r0, lr, r9
 800048e:	0c1c      	lsrs	r4, r3, #16
 8000490:	fb09 ee10 	mls	lr, r9, r0, lr
 8000494:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000498:	fb00 fe0c 	mul.w	lr, r0, ip
 800049c:	45a6      	cmp	lr, r4
 800049e:	fa02 f201 	lsl.w	r2, r2, r1
 80004a2:	d909      	bls.n	80004b8 <__udivmoddi4+0x1a0>
 80004a4:	193c      	adds	r4, r7, r4
 80004a6:	f100 3aff 	add.w	sl, r0, #4294967295
 80004aa:	f080 809c 	bcs.w	80005e6 <__udivmoddi4+0x2ce>
 80004ae:	45a6      	cmp	lr, r4
 80004b0:	f240 8099 	bls.w	80005e6 <__udivmoddi4+0x2ce>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	eba4 040e 	sub.w	r4, r4, lr
 80004bc:	fa1f fe83 	uxth.w	lr, r3
 80004c0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c4:	fb09 4413 	mls	r4, r9, r3, r4
 80004c8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004cc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d0:	45a4      	cmp	ip, r4
 80004d2:	d908      	bls.n	80004e6 <__udivmoddi4+0x1ce>
 80004d4:	193c      	adds	r4, r7, r4
 80004d6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004da:	f080 8082 	bcs.w	80005e2 <__udivmoddi4+0x2ca>
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d97f      	bls.n	80005e2 <__udivmoddi4+0x2ca>
 80004e2:	3b02      	subs	r3, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	fba0 ec02 	umull	lr, ip, r0, r2
 80004f2:	4564      	cmp	r4, ip
 80004f4:	4673      	mov	r3, lr
 80004f6:	46e1      	mov	r9, ip
 80004f8:	d362      	bcc.n	80005c0 <__udivmoddi4+0x2a8>
 80004fa:	d05f      	beq.n	80005bc <__udivmoddi4+0x2a4>
 80004fc:	b15d      	cbz	r5, 8000516 <__udivmoddi4+0x1fe>
 80004fe:	ebb8 0203 	subs.w	r2, r8, r3
 8000502:	eb64 0409 	sbc.w	r4, r4, r9
 8000506:	fa04 f606 	lsl.w	r6, r4, r6
 800050a:	fa22 f301 	lsr.w	r3, r2, r1
 800050e:	431e      	orrs	r6, r3
 8000510:	40cc      	lsrs	r4, r1
 8000512:	e9c5 6400 	strd	r6, r4, [r5]
 8000516:	2100      	movs	r1, #0
 8000518:	e74f      	b.n	80003ba <__udivmoddi4+0xa2>
 800051a:	fbb1 fcf2 	udiv	ip, r1, r2
 800051e:	0c01      	lsrs	r1, r0, #16
 8000520:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000524:	b280      	uxth	r0, r0
 8000526:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800052a:	463b      	mov	r3, r7
 800052c:	4638      	mov	r0, r7
 800052e:	463c      	mov	r4, r7
 8000530:	46b8      	mov	r8, r7
 8000532:	46be      	mov	lr, r7
 8000534:	2620      	movs	r6, #32
 8000536:	fbb1 f1f7 	udiv	r1, r1, r7
 800053a:	eba2 0208 	sub.w	r2, r2, r8
 800053e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000542:	e766      	b.n	8000412 <__udivmoddi4+0xfa>
 8000544:	4601      	mov	r1, r0
 8000546:	e718      	b.n	800037a <__udivmoddi4+0x62>
 8000548:	4610      	mov	r0, r2
 800054a:	e72c      	b.n	80003a6 <__udivmoddi4+0x8e>
 800054c:	f1c6 0220 	rsb	r2, r6, #32
 8000550:	fa2e f302 	lsr.w	r3, lr, r2
 8000554:	40b7      	lsls	r7, r6
 8000556:	40b1      	lsls	r1, r6
 8000558:	fa20 f202 	lsr.w	r2, r0, r2
 800055c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000560:	430a      	orrs	r2, r1
 8000562:	fbb3 f8fe 	udiv	r8, r3, lr
 8000566:	b2bc      	uxth	r4, r7
 8000568:	fb0e 3318 	mls	r3, lr, r8, r3
 800056c:	0c11      	lsrs	r1, r2, #16
 800056e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000572:	fb08 f904 	mul.w	r9, r8, r4
 8000576:	40b0      	lsls	r0, r6
 8000578:	4589      	cmp	r9, r1
 800057a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800057e:	b280      	uxth	r0, r0
 8000580:	d93e      	bls.n	8000600 <__udivmoddi4+0x2e8>
 8000582:	1879      	adds	r1, r7, r1
 8000584:	f108 3cff 	add.w	ip, r8, #4294967295
 8000588:	d201      	bcs.n	800058e <__udivmoddi4+0x276>
 800058a:	4589      	cmp	r9, r1
 800058c:	d81f      	bhi.n	80005ce <__udivmoddi4+0x2b6>
 800058e:	eba1 0109 	sub.w	r1, r1, r9
 8000592:	fbb1 f9fe 	udiv	r9, r1, lr
 8000596:	fb09 f804 	mul.w	r8, r9, r4
 800059a:	fb0e 1119 	mls	r1, lr, r9, r1
 800059e:	b292      	uxth	r2, r2
 80005a0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a4:	4542      	cmp	r2, r8
 80005a6:	d229      	bcs.n	80005fc <__udivmoddi4+0x2e4>
 80005a8:	18ba      	adds	r2, r7, r2
 80005aa:	f109 31ff 	add.w	r1, r9, #4294967295
 80005ae:	d2c4      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b0:	4542      	cmp	r2, r8
 80005b2:	d2c2      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b4:	f1a9 0102 	sub.w	r1, r9, #2
 80005b8:	443a      	add	r2, r7
 80005ba:	e7be      	b.n	800053a <__udivmoddi4+0x222>
 80005bc:	45f0      	cmp	r8, lr
 80005be:	d29d      	bcs.n	80004fc <__udivmoddi4+0x1e4>
 80005c0:	ebbe 0302 	subs.w	r3, lr, r2
 80005c4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c8:	3801      	subs	r0, #1
 80005ca:	46e1      	mov	r9, ip
 80005cc:	e796      	b.n	80004fc <__udivmoddi4+0x1e4>
 80005ce:	eba7 0909 	sub.w	r9, r7, r9
 80005d2:	4449      	add	r1, r9
 80005d4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005dc:	fb09 f804 	mul.w	r8, r9, r4
 80005e0:	e7db      	b.n	800059a <__udivmoddi4+0x282>
 80005e2:	4673      	mov	r3, lr
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1ce>
 80005e6:	4650      	mov	r0, sl
 80005e8:	e766      	b.n	80004b8 <__udivmoddi4+0x1a0>
 80005ea:	4608      	mov	r0, r1
 80005ec:	e6fd      	b.n	80003ea <__udivmoddi4+0xd2>
 80005ee:	443b      	add	r3, r7
 80005f0:	3a02      	subs	r2, #2
 80005f2:	e733      	b.n	800045c <__udivmoddi4+0x144>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	443b      	add	r3, r7
 80005fa:	e71c      	b.n	8000436 <__udivmoddi4+0x11e>
 80005fc:	4649      	mov	r1, r9
 80005fe:	e79c      	b.n	800053a <__udivmoddi4+0x222>
 8000600:	eba1 0109 	sub.w	r1, r1, r9
 8000604:	46c4      	mov	ip, r8
 8000606:	fbb1 f9fe 	udiv	r9, r1, lr
 800060a:	fb09 f804 	mul.w	r8, r9, r4
 800060e:	e7c4      	b.n	800059a <__udivmoddi4+0x282>

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000618:	4b49      	ldr	r3, [pc, #292]	@ (8000740 <SystemInit+0x12c>)
 800061a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800061e:	4a48      	ldr	r2, [pc, #288]	@ (8000740 <SystemInit+0x12c>)
 8000620:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000624:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000628:	4b45      	ldr	r3, [pc, #276]	@ (8000740 <SystemInit+0x12c>)
 800062a:	691b      	ldr	r3, [r3, #16]
 800062c:	4a44      	ldr	r2, [pc, #272]	@ (8000740 <SystemInit+0x12c>)
 800062e:	f043 0310 	orr.w	r3, r3, #16
 8000632:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000634:	4b43      	ldr	r3, [pc, #268]	@ (8000744 <SystemInit+0x130>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f003 030f 	and.w	r3, r3, #15
 800063c:	2b06      	cmp	r3, #6
 800063e:	d807      	bhi.n	8000650 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000640:	4b40      	ldr	r3, [pc, #256]	@ (8000744 <SystemInit+0x130>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f023 030f 	bic.w	r3, r3, #15
 8000648:	4a3e      	ldr	r2, [pc, #248]	@ (8000744 <SystemInit+0x130>)
 800064a:	f043 0307 	orr.w	r3, r3, #7
 800064e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000650:	4b3d      	ldr	r3, [pc, #244]	@ (8000748 <SystemInit+0x134>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a3c      	ldr	r2, [pc, #240]	@ (8000748 <SystemInit+0x134>)
 8000656:	f043 0301 	orr.w	r3, r3, #1
 800065a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800065c:	4b3a      	ldr	r3, [pc, #232]	@ (8000748 <SystemInit+0x134>)
 800065e:	2200      	movs	r2, #0
 8000660:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000662:	4b39      	ldr	r3, [pc, #228]	@ (8000748 <SystemInit+0x134>)
 8000664:	681a      	ldr	r2, [r3, #0]
 8000666:	4938      	ldr	r1, [pc, #224]	@ (8000748 <SystemInit+0x134>)
 8000668:	4b38      	ldr	r3, [pc, #224]	@ (800074c <SystemInit+0x138>)
 800066a:	4013      	ands	r3, r2
 800066c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800066e:	4b35      	ldr	r3, [pc, #212]	@ (8000744 <SystemInit+0x130>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	f003 0308 	and.w	r3, r3, #8
 8000676:	2b00      	cmp	r3, #0
 8000678:	d007      	beq.n	800068a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800067a:	4b32      	ldr	r3, [pc, #200]	@ (8000744 <SystemInit+0x130>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	f023 030f 	bic.w	r3, r3, #15
 8000682:	4a30      	ldr	r2, [pc, #192]	@ (8000744 <SystemInit+0x130>)
 8000684:	f043 0307 	orr.w	r3, r3, #7
 8000688:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800068a:	4b2f      	ldr	r3, [pc, #188]	@ (8000748 <SystemInit+0x134>)
 800068c:	2200      	movs	r2, #0
 800068e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000690:	4b2d      	ldr	r3, [pc, #180]	@ (8000748 <SystemInit+0x134>)
 8000692:	2200      	movs	r2, #0
 8000694:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000696:	4b2c      	ldr	r3, [pc, #176]	@ (8000748 <SystemInit+0x134>)
 8000698:	2200      	movs	r2, #0
 800069a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800069c:	4b2a      	ldr	r3, [pc, #168]	@ (8000748 <SystemInit+0x134>)
 800069e:	4a2c      	ldr	r2, [pc, #176]	@ (8000750 <SystemInit+0x13c>)
 80006a0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006a2:	4b29      	ldr	r3, [pc, #164]	@ (8000748 <SystemInit+0x134>)
 80006a4:	4a2b      	ldr	r2, [pc, #172]	@ (8000754 <SystemInit+0x140>)
 80006a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80006a8:	4b27      	ldr	r3, [pc, #156]	@ (8000748 <SystemInit+0x134>)
 80006aa:	4a2b      	ldr	r2, [pc, #172]	@ (8000758 <SystemInit+0x144>)
 80006ac:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80006ae:	4b26      	ldr	r3, [pc, #152]	@ (8000748 <SystemInit+0x134>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006b4:	4b24      	ldr	r3, [pc, #144]	@ (8000748 <SystemInit+0x134>)
 80006b6:	4a28      	ldr	r2, [pc, #160]	@ (8000758 <SystemInit+0x144>)
 80006b8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006ba:	4b23      	ldr	r3, [pc, #140]	@ (8000748 <SystemInit+0x134>)
 80006bc:	2200      	movs	r2, #0
 80006be:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006c0:	4b21      	ldr	r3, [pc, #132]	@ (8000748 <SystemInit+0x134>)
 80006c2:	4a25      	ldr	r2, [pc, #148]	@ (8000758 <SystemInit+0x144>)
 80006c4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006c6:	4b20      	ldr	r3, [pc, #128]	@ (8000748 <SystemInit+0x134>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006cc:	4b1e      	ldr	r3, [pc, #120]	@ (8000748 <SystemInit+0x134>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a1d      	ldr	r2, [pc, #116]	@ (8000748 <SystemInit+0x134>)
 80006d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000748 <SystemInit+0x134>)
 80006da:	2200      	movs	r2, #0
 80006dc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006de:	4b1f      	ldr	r3, [pc, #124]	@ (800075c <SystemInit+0x148>)
 80006e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006e2:	4a1e      	ldr	r2, [pc, #120]	@ (800075c <SystemInit+0x148>)
 80006e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006e8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000760 <SystemInit+0x14c>)
 80006ec:	681a      	ldr	r2, [r3, #0]
 80006ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000764 <SystemInit+0x150>)
 80006f0:	4013      	ands	r3, r2
 80006f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006f6:	d202      	bcs.n	80006fe <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000768 <SystemInit+0x154>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006fe:	4b12      	ldr	r3, [pc, #72]	@ (8000748 <SystemInit+0x134>)
 8000700:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000704:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000708:	2b00      	cmp	r3, #0
 800070a:	d113      	bne.n	8000734 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800070c:	4b0e      	ldr	r3, [pc, #56]	@ (8000748 <SystemInit+0x134>)
 800070e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000712:	4a0d      	ldr	r2, [pc, #52]	@ (8000748 <SystemInit+0x134>)
 8000714:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000718:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800071c:	4b13      	ldr	r3, [pc, #76]	@ (800076c <SystemInit+0x158>)
 800071e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000722:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000724:	4b08      	ldr	r3, [pc, #32]	@ (8000748 <SystemInit+0x134>)
 8000726:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800072a:	4a07      	ldr	r2, [pc, #28]	@ (8000748 <SystemInit+0x134>)
 800072c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000730:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000734:	bf00      	nop
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	e000ed00 	.word	0xe000ed00
 8000744:	52002000 	.word	0x52002000
 8000748:	58024400 	.word	0x58024400
 800074c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000750:	02020200 	.word	0x02020200
 8000754:	01ff0000 	.word	0x01ff0000
 8000758:	01010280 	.word	0x01010280
 800075c:	580000c0 	.word	0x580000c0
 8000760:	5c001000 	.word	0x5c001000
 8000764:	ffff0000 	.word	0xffff0000
 8000768:	51008108 	.word	0x51008108
 800076c:	52004000 	.word	0x52004000

08000770 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000774:	4b09      	ldr	r3, [pc, #36]	@ (800079c <ExitRun0Mode+0x2c>)
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	4a08      	ldr	r2, [pc, #32]	@ (800079c <ExitRun0Mode+0x2c>)
 800077a:	f023 0302 	bic.w	r3, r3, #2
 800077e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000780:	bf00      	nop
 8000782:	4b06      	ldr	r3, [pc, #24]	@ (800079c <ExitRun0Mode+0x2c>)
 8000784:	685b      	ldr	r3, [r3, #4]
 8000786:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800078a:	2b00      	cmp	r3, #0
 800078c:	d0f9      	beq.n	8000782 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800078e:	bf00      	nop
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	58024800 	.word	0x58024800

080007a0 <uart_mb_get>:

// Find a mailbox by huart pointer (or NULL if not found).
uart_mb_t* uart_mb_find(UART_HandleTypeDef *huart);

// Non-blocking: get one byte from mailbox ring; returns 1 if a byte was read.
static inline int uart_mb_get(uart_mb_t *mb, uint8_t *b) {
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	6039      	str	r1, [r7, #0]
    if (mb->head == mb->tail) return 0;
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 80007b0:	b29a      	uxth	r2, r3
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 80007b8:	b29b      	uxth	r3, r3
 80007ba:	429a      	cmp	r2, r3
 80007bc:	d101      	bne.n	80007c2 <uart_mb_get+0x22>
 80007be:	2300      	movs	r3, #0
 80007c0:	e018      	b.n	80007f4 <uart_mb_get+0x54>
    *b = mb->rb[mb->tail];
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 80007c8:	b29b      	uxth	r3, r3
 80007ca:	461a      	mov	r2, r3
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	4413      	add	r3, r2
 80007d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	701a      	strb	r2, [r3, #0]
    mb->tail = (uint16_t)((mb->tail + 1U) % RX_RB_SZ);
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 80007e0:	b29b      	uxth	r3, r3
 80007e2:	3301      	adds	r3, #1
 80007e4:	b29b      	uxth	r3, r3
 80007e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80007ea:	b29a      	uxth	r2, r3
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
    return 1;
 80007f2:	2301      	movs	r3, #1
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	370c      	adds	r7, #12
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr

08000800 <_mb_put>:
#ifdef UART_MAILBOX_IMPL

uart_mb_t g_mailboxes[UART_MB_MAX];
uint32_t  g_mb_count = 0;

static inline int _mb_put(uart_mb_t *mb, uint8_t b) {
 8000800:	b480      	push	{r7}
 8000802:	b085      	sub	sp, #20
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	460b      	mov	r3, r1
 800080a:	70fb      	strb	r3, [r7, #3]
    uint16_t next = (uint16_t)((mb->head + 1U) % RX_RB_SZ);
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000812:	b29b      	uxth	r3, r3
 8000814:	3301      	adds	r3, #1
 8000816:	b29b      	uxth	r3, r3
 8000818:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800081c:	81fb      	strh	r3, [r7, #14]
    if (next == mb->tail) { mb->dropped++; return 0; }  // full
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000824:	b29b      	uxth	r3, r3
 8000826:	89fa      	ldrh	r2, [r7, #14]
 8000828:	429a      	cmp	r2, r3
 800082a:	d108      	bne.n	800083e <_mb_put+0x3e>
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	f8d3 3248 	ldr.w	r3, [r3, #584]	@ 0x248
 8000832:	1c5a      	adds	r2, r3, #1
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	f8c3 2248 	str.w	r2, [r3, #584]	@ 0x248
 800083a:	2300      	movs	r3, #0
 800083c:	e00e      	b.n	800085c <_mb_put+0x5c>
    mb->rb[mb->head] = b;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000844:	b29b      	uxth	r3, r3
 8000846:	461a      	mov	r2, r3
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	4413      	add	r3, r2
 800084c:	78fa      	ldrb	r2, [r7, #3]
 800084e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    mb->head = next;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	89fa      	ldrh	r2, [r7, #14]
 8000856:	f8a3 2244 	strh.w	r2, [r3, #580]	@ 0x244
    return 1;
 800085a:	2301      	movs	r3, #1
}
 800085c:	4618      	mov	r0, r3
 800085e:	3714      	adds	r7, #20
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr

08000868 <_mb_find>:

static uart_mb_t* _mb_find(UART_HandleTypeDef *huart) {
 8000868:	b480      	push	{r7}
 800086a:	b085      	sub	sp, #20
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
    for (uint32_t i = 0; i < g_mb_count; ++i)
 8000870:	2300      	movs	r3, #0
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	e015      	b.n	80008a2 <_mb_find+0x3a>
        if (g_mailboxes[i].huart == huart) return &g_mailboxes[i];
 8000876:	4a11      	ldr	r2, [pc, #68]	@ (80008bc <_mb_find+0x54>)
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 800087e:	fb01 f303 	mul.w	r3, r1, r3
 8000882:	4413      	add	r3, r2
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	687a      	ldr	r2, [r7, #4]
 8000888:	429a      	cmp	r2, r3
 800088a:	d107      	bne.n	800089c <_mb_find+0x34>
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000892:	fb02 f303 	mul.w	r3, r2, r3
 8000896:	4a09      	ldr	r2, [pc, #36]	@ (80008bc <_mb_find+0x54>)
 8000898:	4413      	add	r3, r2
 800089a:	e008      	b.n	80008ae <_mb_find+0x46>
    for (uint32_t i = 0; i < g_mb_count; ++i)
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	3301      	adds	r3, #1
 80008a0:	60fb      	str	r3, [r7, #12]
 80008a2:	4b07      	ldr	r3, [pc, #28]	@ (80008c0 <_mb_find+0x58>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	68fa      	ldr	r2, [r7, #12]
 80008a8:	429a      	cmp	r2, r3
 80008aa:	d3e4      	bcc.n	8000876 <_mb_find+0xe>
    return NULL;
 80008ac:	2300      	movs	r3, #0
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	3714      	adds	r7, #20
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	2400002c 	.word	0x2400002c
 80008c0:	2400095c 	.word	0x2400095c

080008c4 <uart_mb_register>:

uart_mb_t* uart_mb_find(UART_HandleTypeDef *huart) { return _mb_find(huart); }

int uart_mb_register(UART_HandleTypeDef *huart, uart_mb_t **out_mb) {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	6039      	str	r1, [r7, #0]
    uart_mb_t *existing = _mb_find(huart);
 80008ce:	6878      	ldr	r0, [r7, #4]
 80008d0:	f7ff ffca 	bl	8000868 <_mb_find>
 80008d4:	60f8      	str	r0, [r7, #12]
    if (existing) {
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d00f      	beq.n	80008fc <uart_mb_register+0x38>
        if (out_mb) *out_mb = existing;
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d002      	beq.n	80008e8 <uart_mb_register+0x24>
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	68fa      	ldr	r2, [r7, #12]
 80008e6:	601a      	str	r2, [r3, #0]
        HAL_UARTEx_ReceiveToIdle_IT(existing->huart, existing->rxChunk, sizeof(existing->rxChunk));
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	6818      	ldr	r0, [r3, #0]
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	3304      	adds	r3, #4
 80008f0:	2240      	movs	r2, #64	@ 0x40
 80008f2:	4619      	mov	r1, r3
 80008f4:	f008 fa03 	bl	8008cfe <HAL_UARTEx_ReceiveToIdle_IT>
        return 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	e02a      	b.n	8000952 <uart_mb_register+0x8e>
    }
    if (g_mb_count >= UART_MB_MAX) return -1;
 80008fc:	4b17      	ldr	r3, [pc, #92]	@ (800095c <uart_mb_register+0x98>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2b03      	cmp	r3, #3
 8000902:	d902      	bls.n	800090a <uart_mb_register+0x46>
 8000904:	f04f 33ff 	mov.w	r3, #4294967295
 8000908:	e023      	b.n	8000952 <uart_mb_register+0x8e>

    uart_mb_t *mb = &g_mailboxes[g_mb_count++];
 800090a:	4b14      	ldr	r3, [pc, #80]	@ (800095c <uart_mb_register+0x98>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	1c5a      	adds	r2, r3, #1
 8000910:	4912      	ldr	r1, [pc, #72]	@ (800095c <uart_mb_register+0x98>)
 8000912:	600a      	str	r2, [r1, #0]
 8000914:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000918:	fb02 f303 	mul.w	r3, r2, r3
 800091c:	4a10      	ldr	r2, [pc, #64]	@ (8000960 <uart_mb_register+0x9c>)
 800091e:	4413      	add	r3, r2
 8000920:	60bb      	str	r3, [r7, #8]
    memset((void*)mb, 0, sizeof(*mb));
 8000922:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000926:	2100      	movs	r1, #0
 8000928:	68b8      	ldr	r0, [r7, #8]
 800092a:	f008 fa87 	bl	8008e3c <memset>
    mb->huart = huart;
 800092e:	68bb      	ldr	r3, [r7, #8]
 8000930:	687a      	ldr	r2, [r7, #4]
 8000932:	601a      	str	r2, [r3, #0]

    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	6818      	ldr	r0, [r3, #0]
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	3304      	adds	r3, #4
 800093c:	2240      	movs	r2, #64	@ 0x40
 800093e:	4619      	mov	r1, r3
 8000940:	f008 f9dd 	bl	8008cfe <HAL_UARTEx_ReceiveToIdle_IT>
    if (out_mb) *out_mb = mb;
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d002      	beq.n	8000950 <uart_mb_register+0x8c>
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	68ba      	ldr	r2, [r7, #8]
 800094e:	601a      	str	r2, [r3, #0]
    return 0;
 8000950:	2300      	movs	r3, #0
}
 8000952:	4618      	mov	r0, r3
 8000954:	3710      	adds	r7, #16
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	2400095c 	.word	0x2400095c
 8000960:	2400002c 	.word	0x2400002c

08000964 <HAL_UARTEx_RxEventCallback>:

// ---- Shared HAL callbacks ----
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	460b      	mov	r3, r1
 800096e:	807b      	strh	r3, [r7, #2]
    uart_mb_t *mb = _mb_find(huart);
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	f7ff ff79 	bl	8000868 <_mb_find>
 8000976:	60b8      	str	r0, [r7, #8]
    if (!mb || Size == 0) return;
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d01d      	beq.n	80009ba <HAL_UARTEx_RxEventCallback+0x56>
 800097e:	887b      	ldrh	r3, [r7, #2]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d01a      	beq.n	80009ba <HAL_UARTEx_RxEventCallback+0x56>

    for (uint16_t i = 0; i < Size; ++i) (void)_mb_put(mb, mb->rxChunk[i]);
 8000984:	2300      	movs	r3, #0
 8000986:	81fb      	strh	r3, [r7, #14]
 8000988:	e00a      	b.n	80009a0 <HAL_UARTEx_RxEventCallback+0x3c>
 800098a:	89fb      	ldrh	r3, [r7, #14]
 800098c:	68ba      	ldr	r2, [r7, #8]
 800098e:	4413      	add	r3, r2
 8000990:	791b      	ldrb	r3, [r3, #4]
 8000992:	4619      	mov	r1, r3
 8000994:	68b8      	ldr	r0, [r7, #8]
 8000996:	f7ff ff33 	bl	8000800 <_mb_put>
 800099a:	89fb      	ldrh	r3, [r7, #14]
 800099c:	3301      	adds	r3, #1
 800099e:	81fb      	strh	r3, [r7, #14]
 80009a0:	89fa      	ldrh	r2, [r7, #14]
 80009a2:	887b      	ldrh	r3, [r7, #2]
 80009a4:	429a      	cmp	r2, r3
 80009a6:	d3f0      	bcc.n	800098a <HAL_UARTEx_RxEventCallback+0x26>

    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 80009a8:	68bb      	ldr	r3, [r7, #8]
 80009aa:	6818      	ldr	r0, [r3, #0]
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	3304      	adds	r3, #4
 80009b0:	2240      	movs	r2, #64	@ 0x40
 80009b2:	4619      	mov	r1, r3
 80009b4:	f008 f9a3 	bl	8008cfe <HAL_UARTEx_ReceiveToIdle_IT>
 80009b8:	e000      	b.n	80009bc <HAL_UARTEx_RxEventCallback+0x58>
    if (!mb || Size == 0) return;
 80009ba:	bf00      	nop
}
 80009bc:	3710      	adds	r7, #16
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}

080009c2 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80009c2:	b580      	push	{r7, lr}
 80009c4:	b084      	sub	sp, #16
 80009c6:	af00      	add	r7, sp, #0
 80009c8:	6078      	str	r0, [r7, #4]
    uart_mb_t *mb = _mb_find(huart);
 80009ca:	6878      	ldr	r0, [r7, #4]
 80009cc:	f7ff ff4c 	bl	8000868 <_mb_find>
 80009d0:	60f8      	str	r0, [r7, #12]
    if (!mb) return;
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d00c      	beq.n	80009f2 <HAL_UART_ErrorCallback+0x30>

    __HAL_UART_CLEAR_OREFLAG(huart);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	2208      	movs	r2, #8
 80009de:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	6818      	ldr	r0, [r3, #0]
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	3304      	adds	r3, #4
 80009e8:	2240      	movs	r2, #64	@ 0x40
 80009ea:	4619      	mov	r1, r3
 80009ec:	f008 f987 	bl	8008cfe <HAL_UARTEx_ReceiveToIdle_IT>
 80009f0:	e000      	b.n	80009f4 <HAL_UART_ErrorCallback+0x32>
    if (!mb) return;
 80009f2:	bf00      	nop
}
 80009f4:	3710      	adds	r7, #16
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
	...

080009fc <echo>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void echo() {
 80009fc:	b590      	push	{r4, r7, lr}
 80009fe:	b085      	sub	sp, #20
 8000a00:	af00      	add	r7, sp, #0
	uart_mb_t *mb = g_mb;
 8000a02:	4b13      	ldr	r3, [pc, #76]	@ (8000a50 <echo+0x54>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	60fb      	str	r3, [r7, #12]
    const char *hello = "Mailbox echo ready\r\n";
 8000a08:	4b12      	ldr	r3, [pc, #72]	@ (8000a54 <echo+0x58>)
 8000a0a:	60bb      	str	r3, [r7, #8]
    HAL_UART_Transmit(mb->huart, (uint8_t*)hello, strlen(hello), HAL_MAX_DELAY);
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	681c      	ldr	r4, [r3, #0]
 8000a10:	68b8      	ldr	r0, [r7, #8]
 8000a12:	f7ff fc61 	bl	80002d8 <strlen>
 8000a16:	4603      	mov	r3, r0
 8000a18:	b29a      	uxth	r2, r3
 8000a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a1e:	68b9      	ldr	r1, [r7, #8]
 8000a20:	4620      	mov	r0, r4
 8000a22:	f005 fe19 	bl	8006658 <HAL_UART_Transmit>

    uint8_t b;
    for (;;) {
        while (uart_mb_get(mb, &b)) {
 8000a26:	e007      	b.n	8000a38 <echo+0x3c>
            HAL_UART_Transmit(mb->huart, &b, 1, HAL_MAX_DELAY);
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	6818      	ldr	r0, [r3, #0]
 8000a2c:	1df9      	adds	r1, r7, #7
 8000a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a32:	2201      	movs	r2, #1
 8000a34:	f005 fe10 	bl	8006658 <HAL_UART_Transmit>
        while (uart_mb_get(mb, &b)) {
 8000a38:	1dfb      	adds	r3, r7, #7
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	68f8      	ldr	r0, [r7, #12]
 8000a3e:	f7ff feaf 	bl	80007a0 <uart_mb_get>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d1ef      	bne.n	8000a28 <echo+0x2c>
        }
        HAL_Delay(2);
 8000a48:	2002      	movs	r0, #2
 8000a4a:	f000 fe07 	bl	800165c <HAL_Delay>
        while (uart_mb_get(mb, &b)) {
 8000a4e:	e7f3      	b.n	8000a38 <echo+0x3c>
 8000a50:	24000bc0 	.word	0x24000bc0
 8000a54:	08008ec8 	.word	0x08008ec8

08000a58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000a5e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a62:	607b      	str	r3, [r7, #4]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  if ( timeout < 0 )
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	da01      	bge.n	8000a6e <main+0x16>
  {
  Error_Handler();
 8000a6a:	f000 faef 	bl	800104c <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a6e:	f000 fd63 	bl	8001538 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a72:	f000 f845 	bl	8000b00 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000a76:	4b1f      	ldr	r3, [pc, #124]	@ (8000af4 <main+0x9c>)
 8000a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a7c:	4a1d      	ldr	r2, [pc, #116]	@ (8000af4 <main+0x9c>)
 8000a7e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a86:	4b1b      	ldr	r3, [pc, #108]	@ (8000af4 <main+0x9c>)
 8000a88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a90:	603b      	str	r3, [r7, #0]
 8000a92:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000a94:	2000      	movs	r0, #0
 8000a96:	f002 f9b3 	bl	8002e00 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	2000      	movs	r0, #0
 8000a9e:	f002 f9c9 	bl	8002e34 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000aa2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000aa6:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000aa8:	bf00      	nop
 8000aaa:	4b12      	ldr	r3, [pc, #72]	@ (8000af4 <main+0x9c>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d104      	bne.n	8000ac0 <main+0x68>
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	1e5a      	subs	r2, r3, #1
 8000aba:	607a      	str	r2, [r7, #4]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	dcf4      	bgt.n	8000aaa <main+0x52>
if ( timeout < 0 )
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	da01      	bge.n	8000aca <main+0x72>
{
Error_Handler();
 8000ac6:	f000 fac1 	bl	800104c <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000aca:	f000 fa2d 	bl	8000f28 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000ace:	f000 f9df 	bl	8000e90 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 8000ad2:	f000 f891 	bl	8000bf8 <MX_FDCAN1_Init>
  MX_TIM13_Init();
 8000ad6:	f000 f8f3 	bl	8000cc0 <MX_TIM13_Init>
  MX_TIM14_Init();
 8000ada:	f000 f93f 	bl	8000d5c <MX_TIM14_Init>
  MX_USART2_UART_Init();
 8000ade:	f000 f98b 	bl	8000df8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
//  HAL_UART_IRQHandler(&huart3);
  uart_mb_register(&huart3, &g_mb);  // choose which UART feeds the global mailbox
 8000ae2:	4905      	ldr	r1, [pc, #20]	@ (8000af8 <main+0xa0>)
 8000ae4:	4805      	ldr	r0, [pc, #20]	@ (8000afc <main+0xa4>)
 8000ae6:	f7ff feed 	bl	80008c4 <uart_mb_register>
  echo();                             // loop drains g_mb and echoes everything
 8000aea:	f7ff ff87 	bl	80009fc <echo>
//  hello();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000aee:	bf00      	nop
 8000af0:	e7fd      	b.n	8000aee <main+0x96>
 8000af2:	bf00      	nop
 8000af4:	58024400 	.word	0x58024400
 8000af8:	24000bc0 	.word	0x24000bc0
 8000afc:	24000b2c 	.word	0x24000b2c

08000b00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b09c      	sub	sp, #112	@ 0x70
 8000b04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b0a:	224c      	movs	r2, #76	@ 0x4c
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f008 f994 	bl	8008e3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b14:	1d3b      	adds	r3, r7, #4
 8000b16:	2220      	movs	r2, #32
 8000b18:	2100      	movs	r1, #0
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f008 f98e 	bl	8008e3c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000b20:	2004      	movs	r0, #4
 8000b22:	f002 f99b 	bl	8002e5c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b26:	2300      	movs	r3, #0
 8000b28:	603b      	str	r3, [r7, #0]
 8000b2a:	4b31      	ldr	r3, [pc, #196]	@ (8000bf0 <SystemClock_Config+0xf0>)
 8000b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b2e:	4a30      	ldr	r2, [pc, #192]	@ (8000bf0 <SystemClock_Config+0xf0>)
 8000b30:	f023 0301 	bic.w	r3, r3, #1
 8000b34:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000b36:	4b2e      	ldr	r3, [pc, #184]	@ (8000bf0 <SystemClock_Config+0xf0>)
 8000b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b3a:	f003 0301 	and.w	r3, r3, #1
 8000b3e:	603b      	str	r3, [r7, #0]
 8000b40:	4b2c      	ldr	r3, [pc, #176]	@ (8000bf4 <SystemClock_Config+0xf4>)
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b48:	4a2a      	ldr	r2, [pc, #168]	@ (8000bf4 <SystemClock_Config+0xf4>)
 8000b4a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b4e:	6193      	str	r3, [r2, #24]
 8000b50:	4b28      	ldr	r3, [pc, #160]	@ (8000bf4 <SystemClock_Config+0xf4>)
 8000b52:	699b      	ldr	r3, [r3, #24]
 8000b54:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b58:	603b      	str	r3, [r7, #0]
 8000b5a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b5c:	bf00      	nop
 8000b5e:	4b25      	ldr	r3, [pc, #148]	@ (8000bf4 <SystemClock_Config+0xf4>)
 8000b60:	699b      	ldr	r3, [r3, #24]
 8000b62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b6a:	d1f8      	bne.n	8000b5e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b6c:	2302      	movs	r3, #2
 8000b6e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b70:	2301      	movs	r3, #1
 8000b72:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b74:	2340      	movs	r3, #64	@ 0x40
 8000b76:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b78:	2302      	movs	r3, #2
 8000b7a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b80:	2304      	movs	r3, #4
 8000b82:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000b84:	230a      	movs	r3, #10
 8000b86:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b88:	2302      	movs	r3, #2
 8000b8a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b8c:	2304      	movs	r3, #4
 8000b8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b90:	2302      	movs	r3, #2
 8000b92:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b94:	230c      	movs	r3, #12
 8000b96:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000b98:	2302      	movs	r3, #2
 8000b9a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ba0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f002 f9b3 	bl	8002f10 <HAL_RCC_OscConfig>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000bb0:	f000 fa4c 	bl	800104c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bb4:	233f      	movs	r3, #63	@ 0x3f
 8000bb6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bb8:	2303      	movs	r3, #3
 8000bba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000bc8:	2340      	movs	r3, #64	@ 0x40
 8000bca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f002 fdf3 	bl	80037c4 <HAL_RCC_ClockConfig>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000be4:	f000 fa32 	bl	800104c <Error_Handler>
  }
}
 8000be8:	bf00      	nop
 8000bea:	3770      	adds	r7, #112	@ 0x70
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	58000400 	.word	0x58000400
 8000bf4:	58024800 	.word	0x58024800

08000bf8 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000bfc:	4b2e      	ldr	r3, [pc, #184]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000bfe:	4a2f      	ldr	r2, [pc, #188]	@ (8000cbc <MX_FDCAN1_Init+0xc4>)
 8000c00:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000c02:	4b2d      	ldr	r3, [pc, #180]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000c08:	4b2b      	ldr	r3, [pc, #172]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000c0e:	4b2a      	ldr	r3, [pc, #168]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000c14:	4b28      	ldr	r3, [pc, #160]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8000c1a:	4b27      	ldr	r3, [pc, #156]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8000c20:	4b25      	ldr	r3, [pc, #148]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c22:	2202      	movs	r2, #2
 8000c24:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8000c26:	4b24      	ldr	r3, [pc, #144]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c28:	2208      	movs	r2, #8
 8000c2a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 8000c2c:	4b22      	ldr	r3, [pc, #136]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c2e:	221f      	movs	r2, #31
 8000c30:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8000c32:	4b21      	ldr	r3, [pc, #132]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c34:	2208      	movs	r2, #8
 8000c36:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000c38:	4b1f      	ldr	r3, [pc, #124]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000c3e:	4b1e      	ldr	r3, [pc, #120]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c40:	2201      	movs	r2, #1
 8000c42:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000c44:	4b1c      	ldr	r3, [pc, #112]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c46:	2201      	movs	r2, #1
 8000c48:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000c4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000c50:	4b19      	ldr	r3, [pc, #100]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000c56:	4b18      	ldr	r3, [pc, #96]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c58:	2201      	movs	r2, #1
 8000c5a:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000c5c:	4b16      	ldr	r3, [pc, #88]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 8000c62:	4b15      	ldr	r3, [pc, #84]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c64:	2232      	movs	r2, #50	@ 0x32
 8000c66:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000c68:	4b13      	ldr	r3, [pc, #76]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c6a:	2204      	movs	r2, #4
 8000c6c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000c6e:	4b12      	ldr	r3, [pc, #72]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000c74:	4b10      	ldr	r3, [pc, #64]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c76:	2204      	movs	r2, #4
 8000c78:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000c7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000c80:	4b0d      	ldr	r3, [pc, #52]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c82:	2204      	movs	r2, #4
 8000c84:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000c86:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000c92:	4b09      	ldr	r3, [pc, #36]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c94:	2201      	movs	r2, #1
 8000c96:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000c98:	4b07      	ldr	r3, [pc, #28]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000c9e:	4b06      	ldr	r3, [pc, #24]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000ca0:	2204      	movs	r2, #4
 8000ca2:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000ca4:	4804      	ldr	r0, [pc, #16]	@ (8000cb8 <MX_FDCAN1_Init+0xc0>)
 8000ca6:	f001 fb7d 	bl	80023a4 <HAL_FDCAN_Init>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000cb0:	f000 f9cc 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000cb4:	bf00      	nop
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	24000960 	.word	0x24000960
 8000cbc:	4000a000 	.word	0x4000a000

08000cc0 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b088      	sub	sp, #32
 8000cc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cc6:	1d3b      	adds	r3, r7, #4
 8000cc8:	2200      	movs	r2, #0
 8000cca:	601a      	str	r2, [r3, #0]
 8000ccc:	605a      	str	r2, [r3, #4]
 8000cce:	609a      	str	r2, [r3, #8]
 8000cd0:	60da      	str	r2, [r3, #12]
 8000cd2:	611a      	str	r2, [r3, #16]
 8000cd4:	615a      	str	r2, [r3, #20]
 8000cd6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8000cd8:	4b1e      	ldr	r3, [pc, #120]	@ (8000d54 <MX_TIM13_Init+0x94>)
 8000cda:	4a1f      	ldr	r2, [pc, #124]	@ (8000d58 <MX_TIM13_Init+0x98>)
 8000cdc:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 8000cde:	4b1d      	ldr	r3, [pc, #116]	@ (8000d54 <MX_TIM13_Init+0x94>)
 8000ce0:	224f      	movs	r2, #79	@ 0x4f
 8000ce2:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d54 <MX_TIM13_Init+0x94>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 8000cea:	4b1a      	ldr	r3, [pc, #104]	@ (8000d54 <MX_TIM13_Init+0x94>)
 8000cec:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000cf0:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cf2:	4b18      	ldr	r3, [pc, #96]	@ (8000d54 <MX_TIM13_Init+0x94>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cf8:	4b16      	ldr	r3, [pc, #88]	@ (8000d54 <MX_TIM13_Init+0x94>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8000cfe:	4815      	ldr	r0, [pc, #84]	@ (8000d54 <MX_TIM13_Init+0x94>)
 8000d00:	f004 ff18 	bl	8005b34 <HAL_TIM_Base_Init>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8000d0a:	f000 f99f 	bl	800104c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8000d0e:	4811      	ldr	r0, [pc, #68]	@ (8000d54 <MX_TIM13_Init+0x94>)
 8000d10:	f004 ff67 	bl	8005be2 <HAL_TIM_PWM_Init>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8000d1a:	f000 f997 	bl	800104c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d1e:	2360      	movs	r3, #96	@ 0x60
 8000d20:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000d22:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000d26:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d30:	1d3b      	adds	r3, r7, #4
 8000d32:	2200      	movs	r2, #0
 8000d34:	4619      	mov	r1, r3
 8000d36:	4807      	ldr	r0, [pc, #28]	@ (8000d54 <MX_TIM13_Init+0x94>)
 8000d38:	f004 ffb4 	bl	8005ca4 <HAL_TIM_PWM_ConfigChannel>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 8000d42:	f000 f983 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8000d46:	4803      	ldr	r0, [pc, #12]	@ (8000d54 <MX_TIM13_Init+0x94>)
 8000d48:	f000 fa58 	bl	80011fc <HAL_TIM_MspPostInit>

}
 8000d4c:	bf00      	nop
 8000d4e:	3720      	adds	r7, #32
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	24000a00 	.word	0x24000a00
 8000d58:	40001c00 	.word	0x40001c00

08000d5c <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b088      	sub	sp, #32
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d62:	1d3b      	adds	r3, r7, #4
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
 8000d68:	605a      	str	r2, [r3, #4]
 8000d6a:	609a      	str	r2, [r3, #8]
 8000d6c:	60da      	str	r2, [r3, #12]
 8000d6e:	611a      	str	r2, [r3, #16]
 8000d70:	615a      	str	r2, [r3, #20]
 8000d72:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000d74:	4b1e      	ldr	r3, [pc, #120]	@ (8000df0 <MX_TIM14_Init+0x94>)
 8000d76:	4a1f      	ldr	r2, [pc, #124]	@ (8000df4 <MX_TIM14_Init+0x98>)
 8000d78:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 8000d7a:	4b1d      	ldr	r3, [pc, #116]	@ (8000df0 <MX_TIM14_Init+0x94>)
 8000d7c:	224f      	movs	r2, #79	@ 0x4f
 8000d7e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d80:	4b1b      	ldr	r3, [pc, #108]	@ (8000df0 <MX_TIM14_Init+0x94>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 8000d86:	4b1a      	ldr	r3, [pc, #104]	@ (8000df0 <MX_TIM14_Init+0x94>)
 8000d88:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000d8c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d8e:	4b18      	ldr	r3, [pc, #96]	@ (8000df0 <MX_TIM14_Init+0x94>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d94:	4b16      	ldr	r3, [pc, #88]	@ (8000df0 <MX_TIM14_Init+0x94>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000d9a:	4815      	ldr	r0, [pc, #84]	@ (8000df0 <MX_TIM14_Init+0x94>)
 8000d9c:	f004 feca 	bl	8005b34 <HAL_TIM_Base_Init>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8000da6:	f000 f951 	bl	800104c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8000daa:	4811      	ldr	r0, [pc, #68]	@ (8000df0 <MX_TIM14_Init+0x94>)
 8000dac:	f004 ff19 	bl	8005be2 <HAL_TIM_PWM_Init>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8000db6:	f000 f949 	bl	800104c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000dba:	2360      	movs	r3, #96	@ 0x60
 8000dbc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000dbe:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000dc2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000dcc:	1d3b      	adds	r3, r7, #4
 8000dce:	2200      	movs	r2, #0
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4807      	ldr	r0, [pc, #28]	@ (8000df0 <MX_TIM14_Init+0x94>)
 8000dd4:	f004 ff66 	bl	8005ca4 <HAL_TIM_PWM_ConfigChannel>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8000dde:	f000 f935 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000de2:	4803      	ldr	r0, [pc, #12]	@ (8000df0 <MX_TIM14_Init+0x94>)
 8000de4:	f000 fa0a 	bl	80011fc <HAL_TIM_MspPostInit>

}
 8000de8:	bf00      	nop
 8000dea:	3720      	adds	r7, #32
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	24000a4c 	.word	0x24000a4c
 8000df4:	40002000 	.word	0x40002000

08000df8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000dfc:	4b22      	ldr	r3, [pc, #136]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000dfe:	4a23      	ldr	r2, [pc, #140]	@ (8000e8c <MX_USART2_UART_Init+0x94>)
 8000e00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000e02:	4b21      	ldr	r3, [pc, #132]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e04:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000e08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e0a:	4b1f      	ldr	r3, [pc, #124]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e10:	4b1d      	ldr	r3, [pc, #116]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e16:	4b1c      	ldr	r3, [pc, #112]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e1e:	220c      	movs	r2, #12
 8000e20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e22:	4b19      	ldr	r3, [pc, #100]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e28:	4b17      	ldr	r3, [pc, #92]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e2e:	4b16      	ldr	r3, [pc, #88]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e34:	4b14      	ldr	r3, [pc, #80]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e3a:	4b13      	ldr	r3, [pc, #76]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e40:	4811      	ldr	r0, [pc, #68]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e42:	f005 fbb9 	bl	80065b8 <HAL_UART_Init>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000e4c:	f000 f8fe 	bl	800104c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e50:	2100      	movs	r1, #0
 8000e52:	480d      	ldr	r0, [pc, #52]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e54:	f007 fed7 	bl	8008c06 <HAL_UARTEx_SetTxFifoThreshold>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000e5e:	f000 f8f5 	bl	800104c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e62:	2100      	movs	r1, #0
 8000e64:	4808      	ldr	r0, [pc, #32]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e66:	f007 ff0c 	bl	8008c82 <HAL_UARTEx_SetRxFifoThreshold>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000e70:	f000 f8ec 	bl	800104c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000e74:	4804      	ldr	r0, [pc, #16]	@ (8000e88 <MX_USART2_UART_Init+0x90>)
 8000e76:	f007 fe8d 	bl	8008b94 <HAL_UARTEx_DisableFifoMode>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000e80:	f000 f8e4 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e84:	bf00      	nop
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	24000a98 	.word	0x24000a98
 8000e8c:	40004400 	.word	0x40004400

08000e90 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e94:	4b22      	ldr	r3, [pc, #136]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000e96:	4a23      	ldr	r2, [pc, #140]	@ (8000f24 <MX_USART3_UART_Init+0x94>)
 8000e98:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e9a:	4b21      	ldr	r3, [pc, #132]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000e9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ea0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ea2:	4b1f      	ldr	r3, [pc, #124]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ea8:	4b1d      	ldr	r3, [pc, #116]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000eae:	4b1c      	ldr	r3, [pc, #112]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000eb4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000eb6:	220c      	movs	r2, #12
 8000eb8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eba:	4b19      	ldr	r3, [pc, #100]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ec0:	4b17      	ldr	r3, [pc, #92]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ec6:	4b16      	ldr	r3, [pc, #88]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ecc:	4b14      	ldr	r3, [pc, #80]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ed2:	4b13      	ldr	r3, [pc, #76]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ed8:	4811      	ldr	r0, [pc, #68]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000eda:	f005 fb6d 	bl	80065b8 <HAL_UART_Init>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000ee4:	f000 f8b2 	bl	800104c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ee8:	2100      	movs	r1, #0
 8000eea:	480d      	ldr	r0, [pc, #52]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000eec:	f007 fe8b 	bl	8008c06 <HAL_UARTEx_SetTxFifoThreshold>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000ef6:	f000 f8a9 	bl	800104c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000efa:	2100      	movs	r1, #0
 8000efc:	4808      	ldr	r0, [pc, #32]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000efe:	f007 fec0 	bl	8008c82 <HAL_UARTEx_SetRxFifoThreshold>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000f08:	f000 f8a0 	bl	800104c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000f0c:	4804      	ldr	r0, [pc, #16]	@ (8000f20 <MX_USART3_UART_Init+0x90>)
 8000f0e:	f007 fe41 	bl	8008b94 <HAL_UARTEx_DisableFifoMode>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000f18:	f000 f898 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f1c:	bf00      	nop
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	24000b2c 	.word	0x24000b2c
 8000f24:	40004800 	.word	0x40004800

08000f28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b08c      	sub	sp, #48	@ 0x30
 8000f2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f2e:	f107 031c 	add.w	r3, r7, #28
 8000f32:	2200      	movs	r2, #0
 8000f34:	601a      	str	r2, [r3, #0]
 8000f36:	605a      	str	r2, [r3, #4]
 8000f38:	609a      	str	r2, [r3, #8]
 8000f3a:	60da      	str	r2, [r3, #12]
 8000f3c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f3e:	4b40      	ldr	r3, [pc, #256]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000f40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f44:	4a3e      	ldr	r2, [pc, #248]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000f46:	f043 0304 	orr.w	r3, r3, #4
 8000f4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f4e:	4b3c      	ldr	r3, [pc, #240]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000f50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f54:	f003 0304 	and.w	r3, r3, #4
 8000f58:	61bb      	str	r3, [r7, #24]
 8000f5a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f5c:	4b38      	ldr	r3, [pc, #224]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000f5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f62:	4a37      	ldr	r2, [pc, #220]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000f64:	f043 0320 	orr.w	r3, r3, #32
 8000f68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f6c:	4b34      	ldr	r3, [pc, #208]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000f6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f72:	f003 0320 	and.w	r3, r3, #32
 8000f76:	617b      	str	r3, [r7, #20]
 8000f78:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f7a:	4b31      	ldr	r3, [pc, #196]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000f7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f80:	4a2f      	ldr	r2, [pc, #188]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000f82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f86:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f8a:	4b2d      	ldr	r3, [pc, #180]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000f8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f94:	613b      	str	r3, [r7, #16]
 8000f96:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f98:	4b29      	ldr	r3, [pc, #164]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000f9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f9e:	4a28      	ldr	r2, [pc, #160]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000fa0:	f043 0301 	orr.w	r3, r3, #1
 8000fa4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fa8:	4b25      	ldr	r3, [pc, #148]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000faa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	60fb      	str	r3, [r7, #12]
 8000fb4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb6:	4b22      	ldr	r3, [pc, #136]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000fb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fbc:	4a20      	ldr	r2, [pc, #128]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000fbe:	f043 0302 	orr.w	r3, r3, #2
 8000fc2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fc6:	4b1e      	ldr	r3, [pc, #120]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000fc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fcc:	f003 0302 	and.w	r3, r3, #2
 8000fd0:	60bb      	str	r3, [r7, #8]
 8000fd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fd4:	4b1a      	ldr	r3, [pc, #104]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000fd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fda:	4a19      	ldr	r2, [pc, #100]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000fdc:	f043 0308 	orr.w	r3, r3, #8
 8000fe0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fe4:	4b16      	ldr	r3, [pc, #88]	@ (8001040 <MX_GPIO_Init+0x118>)
 8000fe6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fea:	f003 0308 	and.w	r3, r3, #8
 8000fee:	607b      	str	r3, [r7, #4]
 8000ff0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000ff8:	4812      	ldr	r0, [pc, #72]	@ (8001044 <MX_GPIO_Init+0x11c>)
 8000ffa:	f001 fee7 	bl	8002dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ffe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001002:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001004:	2300      	movs	r3, #0
 8001006:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001008:	2300      	movs	r3, #0
 800100a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800100c:	f107 031c 	add.w	r3, r7, #28
 8001010:	4619      	mov	r1, r3
 8001012:	480d      	ldr	r0, [pc, #52]	@ (8001048 <MX_GPIO_Init+0x120>)
 8001014:	f001 fd2a 	bl	8002a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 8001018:	f244 0301 	movw	r3, #16385	@ 0x4001
 800101c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800101e:	2301      	movs	r3, #1
 8001020:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001026:	2300      	movs	r3, #0
 8001028:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800102a:	f107 031c 	add.w	r3, r7, #28
 800102e:	4619      	mov	r1, r3
 8001030:	4804      	ldr	r0, [pc, #16]	@ (8001044 <MX_GPIO_Init+0x11c>)
 8001032:	f001 fd1b 	bl	8002a6c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001036:	bf00      	nop
 8001038:	3730      	adds	r7, #48	@ 0x30
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	58024400 	.word	0x58024400
 8001044:	58020400 	.word	0x58020400
 8001048:	58020800 	.word	0x58020800

0800104c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001050:	b672      	cpsid	i
}
 8001052:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001054:	bf00      	nop
 8001056:	e7fd      	b.n	8001054 <Error_Handler+0x8>

08001058 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800105e:	4b0a      	ldr	r3, [pc, #40]	@ (8001088 <HAL_MspInit+0x30>)
 8001060:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001064:	4a08      	ldr	r2, [pc, #32]	@ (8001088 <HAL_MspInit+0x30>)
 8001066:	f043 0302 	orr.w	r3, r3, #2
 800106a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800106e:	4b06      	ldr	r3, [pc, #24]	@ (8001088 <HAL_MspInit+0x30>)
 8001070:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001074:	f003 0302 	and.w	r3, r3, #2
 8001078:	607b      	str	r3, [r7, #4]
 800107a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800107c:	bf00      	nop
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	58024400 	.word	0x58024400

0800108c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b0ba      	sub	sp, #232	@ 0xe8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001094:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010a4:	f107 0310 	add.w	r3, r7, #16
 80010a8:	22c0      	movs	r2, #192	@ 0xc0
 80010aa:	2100      	movs	r1, #0
 80010ac:	4618      	mov	r0, r3
 80010ae:	f007 fec5 	bl	8008e3c <memset>
  if(hfdcan->Instance==FDCAN1)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a31      	ldr	r2, [pc, #196]	@ (800117c <HAL_FDCAN_MspInit+0xf0>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d15b      	bne.n	8001174 <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80010bc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80010c0:	f04f 0300 	mov.w	r3, #0
 80010c4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80010c8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80010cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010d0:	f107 0310 	add.w	r3, r7, #16
 80010d4:	4618      	mov	r0, r3
 80010d6:	f002 ff01 	bl	8003edc <HAL_RCCEx_PeriphCLKConfig>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80010e0:	f7ff ffb4 	bl	800104c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80010e4:	4b26      	ldr	r3, [pc, #152]	@ (8001180 <HAL_FDCAN_MspInit+0xf4>)
 80010e6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80010ea:	4a25      	ldr	r2, [pc, #148]	@ (8001180 <HAL_FDCAN_MspInit+0xf4>)
 80010ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010f0:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80010f4:	4b22      	ldr	r3, [pc, #136]	@ (8001180 <HAL_FDCAN_MspInit+0xf4>)
 80010f6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80010fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001102:	4b1f      	ldr	r3, [pc, #124]	@ (8001180 <HAL_FDCAN_MspInit+0xf4>)
 8001104:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001108:	4a1d      	ldr	r2, [pc, #116]	@ (8001180 <HAL_FDCAN_MspInit+0xf4>)
 800110a:	f043 0308 	orr.w	r3, r3, #8
 800110e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001112:	4b1b      	ldr	r3, [pc, #108]	@ (8001180 <HAL_FDCAN_MspInit+0xf4>)
 8001114:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001118:	f003 0308 	and.w	r3, r3, #8
 800111c:	60bb      	str	r3, [r7, #8]
 800111e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 8001120:	2301      	movs	r3, #1
 8001122:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001126:	2302      	movs	r3, #2
 8001128:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112c:	2300      	movs	r3, #0
 800112e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001132:	2303      	movs	r3, #3
 8001134:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001138:	2309      	movs	r3, #9
 800113a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 800113e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001142:	4619      	mov	r1, r3
 8001144:	480f      	ldr	r0, [pc, #60]	@ (8001184 <HAL_FDCAN_MspInit+0xf8>)
 8001146:	f001 fc91 	bl	8002a6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 800114a:	2302      	movs	r3, #2
 800114c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001150:	2302      	movs	r3, #2
 8001152:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001156:	2301      	movs	r3, #1
 8001158:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800115c:	2303      	movs	r3, #3
 800115e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001162:	2309      	movs	r3, #9
 8001164:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 8001168:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800116c:	4619      	mov	r1, r3
 800116e:	4805      	ldr	r0, [pc, #20]	@ (8001184 <HAL_FDCAN_MspInit+0xf8>)
 8001170:	f001 fc7c 	bl	8002a6c <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001174:	bf00      	nop
 8001176:	37e8      	adds	r7, #232	@ 0xe8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	4000a000 	.word	0x4000a000
 8001180:	58024400 	.word	0x58024400
 8001184:	58020c00 	.word	0x58020c00

08001188 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001188:	b480      	push	{r7}
 800118a:	b085      	sub	sp, #20
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a16      	ldr	r2, [pc, #88]	@ (80011f0 <HAL_TIM_Base_MspInit+0x68>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d10f      	bne.n	80011ba <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 800119a:	4b16      	ldr	r3, [pc, #88]	@ (80011f4 <HAL_TIM_Base_MspInit+0x6c>)
 800119c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011a0:	4a14      	ldr	r2, [pc, #80]	@ (80011f4 <HAL_TIM_Base_MspInit+0x6c>)
 80011a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011a6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80011aa:	4b12      	ldr	r3, [pc, #72]	@ (80011f4 <HAL_TIM_Base_MspInit+0x6c>)
 80011ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011b4:	60fb      	str	r3, [r7, #12]
 80011b6:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 80011b8:	e013      	b.n	80011e2 <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a0e      	ldr	r2, [pc, #56]	@ (80011f8 <HAL_TIM_Base_MspInit+0x70>)
 80011c0:	4293      	cmp	r3, r2
 80011c2:	d10e      	bne.n	80011e2 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80011c4:	4b0b      	ldr	r3, [pc, #44]	@ (80011f4 <HAL_TIM_Base_MspInit+0x6c>)
 80011c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011ca:	4a0a      	ldr	r2, [pc, #40]	@ (80011f4 <HAL_TIM_Base_MspInit+0x6c>)
 80011cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011d0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80011d4:	4b07      	ldr	r3, [pc, #28]	@ (80011f4 <HAL_TIM_Base_MspInit+0x6c>)
 80011d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	68bb      	ldr	r3, [r7, #8]
}
 80011e2:	bf00      	nop
 80011e4:	3714      	adds	r7, #20
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	40001c00 	.word	0x40001c00
 80011f4:	58024400 	.word	0x58024400
 80011f8:	40002000 	.word	0x40002000

080011fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b08a      	sub	sp, #40	@ 0x28
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001204:	f107 0314 	add.w	r3, r7, #20
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
 8001210:	60da      	str	r2, [r3, #12]
 8001212:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a26      	ldr	r2, [pc, #152]	@ (80012b4 <HAL_TIM_MspPostInit+0xb8>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d120      	bne.n	8001260 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800121e:	4b26      	ldr	r3, [pc, #152]	@ (80012b8 <HAL_TIM_MspPostInit+0xbc>)
 8001220:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001224:	4a24      	ldr	r2, [pc, #144]	@ (80012b8 <HAL_TIM_MspPostInit+0xbc>)
 8001226:	f043 0320 	orr.w	r3, r3, #32
 800122a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800122e:	4b22      	ldr	r3, [pc, #136]	@ (80012b8 <HAL_TIM_MspPostInit+0xbc>)
 8001230:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001234:	f003 0320 	and.w	r3, r3, #32
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800123c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001240:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001242:	2302      	movs	r3, #2
 8001244:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001246:	2300      	movs	r3, #0
 8001248:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124a:	2300      	movs	r3, #0
 800124c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 800124e:	2309      	movs	r3, #9
 8001250:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001252:	f107 0314 	add.w	r3, r7, #20
 8001256:	4619      	mov	r1, r3
 8001258:	4818      	ldr	r0, [pc, #96]	@ (80012bc <HAL_TIM_MspPostInit+0xc0>)
 800125a:	f001 fc07 	bl	8002a6c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 800125e:	e024      	b.n	80012aa <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a16      	ldr	r2, [pc, #88]	@ (80012c0 <HAL_TIM_MspPostInit+0xc4>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d11f      	bne.n	80012aa <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800126a:	4b13      	ldr	r3, [pc, #76]	@ (80012b8 <HAL_TIM_MspPostInit+0xbc>)
 800126c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001270:	4a11      	ldr	r2, [pc, #68]	@ (80012b8 <HAL_TIM_MspPostInit+0xbc>)
 8001272:	f043 0320 	orr.w	r3, r3, #32
 8001276:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800127a:	4b0f      	ldr	r3, [pc, #60]	@ (80012b8 <HAL_TIM_MspPostInit+0xbc>)
 800127c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001280:	f003 0320 	and.w	r3, r3, #32
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001288:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800128c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128e:	2302      	movs	r3, #2
 8001290:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001292:	2300      	movs	r3, #0
 8001294:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001296:	2300      	movs	r3, #0
 8001298:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 800129a:	2309      	movs	r3, #9
 800129c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	4619      	mov	r1, r3
 80012a4:	4805      	ldr	r0, [pc, #20]	@ (80012bc <HAL_TIM_MspPostInit+0xc0>)
 80012a6:	f001 fbe1 	bl	8002a6c <HAL_GPIO_Init>
}
 80012aa:	bf00      	nop
 80012ac:	3728      	adds	r7, #40	@ 0x28
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40001c00 	.word	0x40001c00
 80012b8:	58024400 	.word	0x58024400
 80012bc:	58021400 	.word	0x58021400
 80012c0:	40002000 	.word	0x40002000

080012c4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b0bc      	sub	sp, #240	@ 0xf0
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012cc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	605a      	str	r2, [r3, #4]
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	60da      	str	r2, [r3, #12]
 80012da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012dc:	f107 0318 	add.w	r3, r7, #24
 80012e0:	22c0      	movs	r2, #192	@ 0xc0
 80012e2:	2100      	movs	r1, #0
 80012e4:	4618      	mov	r0, r3
 80012e6:	f007 fda9 	bl	8008e3c <memset>
  if(huart->Instance==USART2)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a55      	ldr	r2, [pc, #340]	@ (8001444 <HAL_UART_MspInit+0x180>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d14e      	bne.n	8001392 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80012f4:	f04f 0202 	mov.w	r2, #2
 80012f8:	f04f 0300 	mov.w	r3, #0
 80012fc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001300:	2300      	movs	r3, #0
 8001302:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001306:	f107 0318 	add.w	r3, r7, #24
 800130a:	4618      	mov	r0, r3
 800130c:	f002 fde6 	bl	8003edc <HAL_RCCEx_PeriphCLKConfig>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001316:	f7ff fe99 	bl	800104c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800131a:	4b4b      	ldr	r3, [pc, #300]	@ (8001448 <HAL_UART_MspInit+0x184>)
 800131c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001320:	4a49      	ldr	r2, [pc, #292]	@ (8001448 <HAL_UART_MspInit+0x184>)
 8001322:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001326:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800132a:	4b47      	ldr	r3, [pc, #284]	@ (8001448 <HAL_UART_MspInit+0x184>)
 800132c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001330:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001334:	617b      	str	r3, [r7, #20]
 8001336:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001338:	4b43      	ldr	r3, [pc, #268]	@ (8001448 <HAL_UART_MspInit+0x184>)
 800133a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800133e:	4a42      	ldr	r2, [pc, #264]	@ (8001448 <HAL_UART_MspInit+0x184>)
 8001340:	f043 0301 	orr.w	r3, r3, #1
 8001344:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001348:	4b3f      	ldr	r3, [pc, #252]	@ (8001448 <HAL_UART_MspInit+0x184>)
 800134a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800134e:	f003 0301 	and.w	r3, r3, #1
 8001352:	613b      	str	r3, [r7, #16]
 8001354:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001356:	230c      	movs	r3, #12
 8001358:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800135c:	2302      	movs	r3, #2
 800135e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001362:	2300      	movs	r3, #0
 8001364:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001368:	2300      	movs	r3, #0
 800136a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800136e:	2307      	movs	r3, #7
 8001370:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001374:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001378:	4619      	mov	r1, r3
 800137a:	4834      	ldr	r0, [pc, #208]	@ (800144c <HAL_UART_MspInit+0x188>)
 800137c:	f001 fb76 	bl	8002a6c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001380:	2200      	movs	r2, #0
 8001382:	2100      	movs	r1, #0
 8001384:	2026      	movs	r0, #38	@ 0x26
 8001386:	f000 fa74 	bl	8001872 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800138a:	2026      	movs	r0, #38	@ 0x26
 800138c:	f000 fa8b 	bl	80018a6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001390:	e053      	b.n	800143a <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a2e      	ldr	r2, [pc, #184]	@ (8001450 <HAL_UART_MspInit+0x18c>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d14e      	bne.n	800143a <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800139c:	f04f 0202 	mov.w	r2, #2
 80013a0:	f04f 0300 	mov.w	r3, #0
 80013a4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80013a8:	2300      	movs	r3, #0
 80013aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013ae:	f107 0318 	add.w	r3, r7, #24
 80013b2:	4618      	mov	r0, r3
 80013b4:	f002 fd92 	bl	8003edc <HAL_RCCEx_PeriphCLKConfig>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <HAL_UART_MspInit+0xfe>
      Error_Handler();
 80013be:	f7ff fe45 	bl	800104c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80013c2:	4b21      	ldr	r3, [pc, #132]	@ (8001448 <HAL_UART_MspInit+0x184>)
 80013c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013c8:	4a1f      	ldr	r2, [pc, #124]	@ (8001448 <HAL_UART_MspInit+0x184>)
 80013ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013ce:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80013d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001448 <HAL_UART_MspInit+0x184>)
 80013d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013e0:	4b19      	ldr	r3, [pc, #100]	@ (8001448 <HAL_UART_MspInit+0x184>)
 80013e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013e6:	4a18      	ldr	r2, [pc, #96]	@ (8001448 <HAL_UART_MspInit+0x184>)
 80013e8:	f043 0308 	orr.w	r3, r3, #8
 80013ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013f0:	4b15      	ldr	r3, [pc, #84]	@ (8001448 <HAL_UART_MspInit+0x184>)
 80013f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013f6:	f003 0308 	and.w	r3, r3, #8
 80013fa:	60bb      	str	r3, [r7, #8]
 80013fc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80013fe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001402:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001406:	2302      	movs	r3, #2
 8001408:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140c:	2300      	movs	r3, #0
 800140e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001412:	2300      	movs	r3, #0
 8001414:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001418:	2307      	movs	r3, #7
 800141a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800141e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001422:	4619      	mov	r1, r3
 8001424:	480b      	ldr	r0, [pc, #44]	@ (8001454 <HAL_UART_MspInit+0x190>)
 8001426:	f001 fb21 	bl	8002a6c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800142a:	2200      	movs	r2, #0
 800142c:	2100      	movs	r1, #0
 800142e:	2027      	movs	r0, #39	@ 0x27
 8001430:	f000 fa1f 	bl	8001872 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001434:	2027      	movs	r0, #39	@ 0x27
 8001436:	f000 fa36 	bl	80018a6 <HAL_NVIC_EnableIRQ>
}
 800143a:	bf00      	nop
 800143c:	37f0      	adds	r7, #240	@ 0xf0
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	40004400 	.word	0x40004400
 8001448:	58024400 	.word	0x58024400
 800144c:	58020000 	.word	0x58020000
 8001450:	40004800 	.word	0x40004800
 8001454:	58020c00 	.word	0x58020c00

08001458 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800145c:	bf00      	nop
 800145e:	e7fd      	b.n	800145c <NMI_Handler+0x4>

08001460 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001464:	bf00      	nop
 8001466:	e7fd      	b.n	8001464 <HardFault_Handler+0x4>

08001468 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800146c:	bf00      	nop
 800146e:	e7fd      	b.n	800146c <MemManage_Handler+0x4>

08001470 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001474:	bf00      	nop
 8001476:	e7fd      	b.n	8001474 <BusFault_Handler+0x4>

08001478 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800147c:	bf00      	nop
 800147e:	e7fd      	b.n	800147c <UsageFault_Handler+0x4>

08001480 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr

0800148e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800148e:	b480      	push	{r7}
 8001490:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001492:	bf00      	nop
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr

0800149c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr

080014aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014aa:	b580      	push	{r7, lr}
 80014ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ae:	f000 f8b5 	bl	800161c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014b2:	bf00      	nop
 80014b4:	bd80      	pop	{r7, pc}
	...

080014b8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014bc:	4802      	ldr	r0, [pc, #8]	@ (80014c8 <USART2_IRQHandler+0x10>)
 80014be:	f005 f959 	bl	8006774 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	24000a98 	.word	0x24000a98

080014cc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80014d0:	4802      	ldr	r0, [pc, #8]	@ (80014dc <USART3_IRQHandler+0x10>)
 80014d2:	f005 f94f 	bl	8006774 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	24000b2c 	.word	0x24000b2c

080014e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80014e0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800151c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80014e4:	f7ff f944 	bl	8000770 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80014e8:	f7ff f894 	bl	8000614 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014ec:	480c      	ldr	r0, [pc, #48]	@ (8001520 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014ee:	490d      	ldr	r1, [pc, #52]	@ (8001524 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001528 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014f4:	e002      	b.n	80014fc <LoopCopyDataInit>

080014f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014fa:	3304      	adds	r3, #4

080014fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001500:	d3f9      	bcc.n	80014f6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001502:	4a0a      	ldr	r2, [pc, #40]	@ (800152c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001504:	4c0a      	ldr	r4, [pc, #40]	@ (8001530 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001506:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001508:	e001      	b.n	800150e <LoopFillZerobss>

0800150a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800150a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800150c:	3204      	adds	r2, #4

0800150e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800150e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001510:	d3fb      	bcc.n	800150a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001512:	f007 fc9b 	bl	8008e4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001516:	f7ff fa9f 	bl	8000a58 <main>
  bx  lr
 800151a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800151c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001520:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001524:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8001528:	08008f74 	.word	0x08008f74
  ldr r2, =_sbss
 800152c:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8001530:	24000bc8 	.word	0x24000bc8

08001534 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001534:	e7fe      	b.n	8001534 <ADC3_IRQHandler>
	...

08001538 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800153e:	2003      	movs	r0, #3
 8001540:	f000 f98c 	bl	800185c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001544:	f002 faf4 	bl	8003b30 <HAL_RCC_GetSysClockFreq>
 8001548:	4602      	mov	r2, r0
 800154a:	4b15      	ldr	r3, [pc, #84]	@ (80015a0 <HAL_Init+0x68>)
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	0a1b      	lsrs	r3, r3, #8
 8001550:	f003 030f 	and.w	r3, r3, #15
 8001554:	4913      	ldr	r1, [pc, #76]	@ (80015a4 <HAL_Init+0x6c>)
 8001556:	5ccb      	ldrb	r3, [r1, r3]
 8001558:	f003 031f 	and.w	r3, r3, #31
 800155c:	fa22 f303 	lsr.w	r3, r2, r3
 8001560:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001562:	4b0f      	ldr	r3, [pc, #60]	@ (80015a0 <HAL_Init+0x68>)
 8001564:	699b      	ldr	r3, [r3, #24]
 8001566:	f003 030f 	and.w	r3, r3, #15
 800156a:	4a0e      	ldr	r2, [pc, #56]	@ (80015a4 <HAL_Init+0x6c>)
 800156c:	5cd3      	ldrb	r3, [r2, r3]
 800156e:	f003 031f 	and.w	r3, r3, #31
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	fa22 f303 	lsr.w	r3, r2, r3
 8001578:	4a0b      	ldr	r2, [pc, #44]	@ (80015a8 <HAL_Init+0x70>)
 800157a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800157c:	4a0b      	ldr	r2, [pc, #44]	@ (80015ac <HAL_Init+0x74>)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001582:	200f      	movs	r0, #15
 8001584:	f000 f814 	bl	80015b0 <HAL_InitTick>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e002      	b.n	8001598 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001592:	f7ff fd61 	bl	8001058 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001596:	2300      	movs	r3, #0
}
 8001598:	4618      	mov	r0, r3
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	58024400 	.word	0x58024400
 80015a4:	08008f2c 	.word	0x08008f2c
 80015a8:	24000004 	.word	0x24000004
 80015ac:	24000000 	.word	0x24000000

080015b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80015b8:	4b15      	ldr	r3, [pc, #84]	@ (8001610 <HAL_InitTick+0x60>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d101      	bne.n	80015c4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80015c0:	2301      	movs	r3, #1
 80015c2:	e021      	b.n	8001608 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80015c4:	4b13      	ldr	r3, [pc, #76]	@ (8001614 <HAL_InitTick+0x64>)
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	4b11      	ldr	r3, [pc, #68]	@ (8001610 <HAL_InitTick+0x60>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	4619      	mov	r1, r3
 80015ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80015d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015da:	4618      	mov	r0, r3
 80015dc:	f000 f971 	bl	80018c2 <HAL_SYSTICK_Config>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e00e      	b.n	8001608 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2b0f      	cmp	r3, #15
 80015ee:	d80a      	bhi.n	8001606 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015f0:	2200      	movs	r2, #0
 80015f2:	6879      	ldr	r1, [r7, #4]
 80015f4:	f04f 30ff 	mov.w	r0, #4294967295
 80015f8:	f000 f93b 	bl	8001872 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015fc:	4a06      	ldr	r2, [pc, #24]	@ (8001618 <HAL_InitTick+0x68>)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001602:	2300      	movs	r3, #0
 8001604:	e000      	b.n	8001608 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
}
 8001608:	4618      	mov	r0, r3
 800160a:	3708      	adds	r7, #8
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	2400000c 	.word	0x2400000c
 8001614:	24000000 	.word	0x24000000
 8001618:	24000008 	.word	0x24000008

0800161c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001620:	4b06      	ldr	r3, [pc, #24]	@ (800163c <HAL_IncTick+0x20>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	461a      	mov	r2, r3
 8001626:	4b06      	ldr	r3, [pc, #24]	@ (8001640 <HAL_IncTick+0x24>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4413      	add	r3, r2
 800162c:	4a04      	ldr	r2, [pc, #16]	@ (8001640 <HAL_IncTick+0x24>)
 800162e:	6013      	str	r3, [r2, #0]
}
 8001630:	bf00      	nop
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	2400000c 	.word	0x2400000c
 8001640:	24000bc4 	.word	0x24000bc4

08001644 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  return uwTick;
 8001648:	4b03      	ldr	r3, [pc, #12]	@ (8001658 <HAL_GetTick+0x14>)
 800164a:	681b      	ldr	r3, [r3, #0]
}
 800164c:	4618      	mov	r0, r3
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	24000bc4 	.word	0x24000bc4

0800165c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001664:	f7ff ffee 	bl	8001644 <HAL_GetTick>
 8001668:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001674:	d005      	beq.n	8001682 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001676:	4b0a      	ldr	r3, [pc, #40]	@ (80016a0 <HAL_Delay+0x44>)
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	461a      	mov	r2, r3
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	4413      	add	r3, r2
 8001680:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001682:	bf00      	nop
 8001684:	f7ff ffde 	bl	8001644 <HAL_GetTick>
 8001688:	4602      	mov	r2, r0
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	68fa      	ldr	r2, [r7, #12]
 8001690:	429a      	cmp	r2, r3
 8001692:	d8f7      	bhi.n	8001684 <HAL_Delay+0x28>
  {
  }
}
 8001694:	bf00      	nop
 8001696:	bf00      	nop
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	2400000c 	.word	0x2400000c

080016a4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80016a8:	4b03      	ldr	r3, [pc, #12]	@ (80016b8 <HAL_GetREVID+0x14>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	0c1b      	lsrs	r3, r3, #16
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	5c001000 	.word	0x5c001000

080016bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016bc:	b480      	push	{r7}
 80016be:	b085      	sub	sp, #20
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f003 0307 	and.w	r3, r3, #7
 80016ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016cc:	4b0b      	ldr	r3, [pc, #44]	@ (80016fc <__NVIC_SetPriorityGrouping+0x40>)
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016d2:	68ba      	ldr	r2, [r7, #8]
 80016d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016d8:	4013      	ands	r3, r2
 80016da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80016e4:	4b06      	ldr	r3, [pc, #24]	@ (8001700 <__NVIC_SetPriorityGrouping+0x44>)
 80016e6:	4313      	orrs	r3, r2
 80016e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ea:	4a04      	ldr	r2, [pc, #16]	@ (80016fc <__NVIC_SetPriorityGrouping+0x40>)
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	60d3      	str	r3, [r2, #12]
}
 80016f0:	bf00      	nop
 80016f2:	3714      	adds	r7, #20
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr
 80016fc:	e000ed00 	.word	0xe000ed00
 8001700:	05fa0000 	.word	0x05fa0000

08001704 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001708:	4b04      	ldr	r3, [pc, #16]	@ (800171c <__NVIC_GetPriorityGrouping+0x18>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	0a1b      	lsrs	r3, r3, #8
 800170e:	f003 0307 	and.w	r3, r3, #7
}
 8001712:	4618      	mov	r0, r3
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr
 800171c:	e000ed00 	.word	0xe000ed00

08001720 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	4603      	mov	r3, r0
 8001728:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800172a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800172e:	2b00      	cmp	r3, #0
 8001730:	db0b      	blt.n	800174a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001732:	88fb      	ldrh	r3, [r7, #6]
 8001734:	f003 021f 	and.w	r2, r3, #31
 8001738:	4907      	ldr	r1, [pc, #28]	@ (8001758 <__NVIC_EnableIRQ+0x38>)
 800173a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800173e:	095b      	lsrs	r3, r3, #5
 8001740:	2001      	movs	r0, #1
 8001742:	fa00 f202 	lsl.w	r2, r0, r2
 8001746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800174a:	bf00      	nop
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	e000e100 	.word	0xe000e100

0800175c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	6039      	str	r1, [r7, #0]
 8001766:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001768:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800176c:	2b00      	cmp	r3, #0
 800176e:	db0a      	blt.n	8001786 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	b2da      	uxtb	r2, r3
 8001774:	490c      	ldr	r1, [pc, #48]	@ (80017a8 <__NVIC_SetPriority+0x4c>)
 8001776:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800177a:	0112      	lsls	r2, r2, #4
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	440b      	add	r3, r1
 8001780:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001784:	e00a      	b.n	800179c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	b2da      	uxtb	r2, r3
 800178a:	4908      	ldr	r1, [pc, #32]	@ (80017ac <__NVIC_SetPriority+0x50>)
 800178c:	88fb      	ldrh	r3, [r7, #6]
 800178e:	f003 030f 	and.w	r3, r3, #15
 8001792:	3b04      	subs	r3, #4
 8001794:	0112      	lsls	r2, r2, #4
 8001796:	b2d2      	uxtb	r2, r2
 8001798:	440b      	add	r3, r1
 800179a:	761a      	strb	r2, [r3, #24]
}
 800179c:	bf00      	nop
 800179e:	370c      	adds	r7, #12
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr
 80017a8:	e000e100 	.word	0xe000e100
 80017ac:	e000ed00 	.word	0xe000ed00

080017b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b089      	sub	sp, #36	@ 0x24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	60b9      	str	r1, [r7, #8]
 80017ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	f003 0307 	and.w	r3, r3, #7
 80017c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	f1c3 0307 	rsb	r3, r3, #7
 80017ca:	2b04      	cmp	r3, #4
 80017cc:	bf28      	it	cs
 80017ce:	2304      	movcs	r3, #4
 80017d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	3304      	adds	r3, #4
 80017d6:	2b06      	cmp	r3, #6
 80017d8:	d902      	bls.n	80017e0 <NVIC_EncodePriority+0x30>
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	3b03      	subs	r3, #3
 80017de:	e000      	b.n	80017e2 <NVIC_EncodePriority+0x32>
 80017e0:	2300      	movs	r3, #0
 80017e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e4:	f04f 32ff 	mov.w	r2, #4294967295
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	43da      	mvns	r2, r3
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	401a      	ands	r2, r3
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017f8:	f04f 31ff 	mov.w	r1, #4294967295
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001802:	43d9      	mvns	r1, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001808:	4313      	orrs	r3, r2
         );
}
 800180a:	4618      	mov	r0, r3
 800180c:	3724      	adds	r7, #36	@ 0x24
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
	...

08001818 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	3b01      	subs	r3, #1
 8001824:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001828:	d301      	bcc.n	800182e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800182a:	2301      	movs	r3, #1
 800182c:	e00f      	b.n	800184e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800182e:	4a0a      	ldr	r2, [pc, #40]	@ (8001858 <SysTick_Config+0x40>)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	3b01      	subs	r3, #1
 8001834:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001836:	210f      	movs	r1, #15
 8001838:	f04f 30ff 	mov.w	r0, #4294967295
 800183c:	f7ff ff8e 	bl	800175c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001840:	4b05      	ldr	r3, [pc, #20]	@ (8001858 <SysTick_Config+0x40>)
 8001842:	2200      	movs	r2, #0
 8001844:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001846:	4b04      	ldr	r3, [pc, #16]	@ (8001858 <SysTick_Config+0x40>)
 8001848:	2207      	movs	r2, #7
 800184a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	e000e010 	.word	0xe000e010

0800185c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f7ff ff29 	bl	80016bc <__NVIC_SetPriorityGrouping>
}
 800186a:	bf00      	nop
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}

08001872 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001872:	b580      	push	{r7, lr}
 8001874:	b086      	sub	sp, #24
 8001876:	af00      	add	r7, sp, #0
 8001878:	4603      	mov	r3, r0
 800187a:	60b9      	str	r1, [r7, #8]
 800187c:	607a      	str	r2, [r7, #4]
 800187e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001880:	f7ff ff40 	bl	8001704 <__NVIC_GetPriorityGrouping>
 8001884:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	68b9      	ldr	r1, [r7, #8]
 800188a:	6978      	ldr	r0, [r7, #20]
 800188c:	f7ff ff90 	bl	80017b0 <NVIC_EncodePriority>
 8001890:	4602      	mov	r2, r0
 8001892:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001896:	4611      	mov	r1, r2
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff ff5f 	bl	800175c <__NVIC_SetPriority>
}
 800189e:	bf00      	nop
 80018a0:	3718      	adds	r7, #24
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018a6:	b580      	push	{r7, lr}
 80018a8:	b082      	sub	sp, #8
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	4603      	mov	r3, r0
 80018ae:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff ff33 	bl	8001720 <__NVIC_EnableIRQ>
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f7ff ffa4 	bl	8001818 <SysTick_Config>
 80018d0:	4603      	mov	r3, r0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
	...

080018dc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80018e4:	f7ff feae 	bl	8001644 <HAL_GetTick>
 80018e8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d101      	bne.n	80018f4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e2dc      	b.n	8001eae <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	2b02      	cmp	r3, #2
 80018fe:	d008      	beq.n	8001912 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2280      	movs	r2, #128	@ 0x80
 8001904:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2200      	movs	r2, #0
 800190a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e2cd      	b.n	8001eae <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a76      	ldr	r2, [pc, #472]	@ (8001af0 <HAL_DMA_Abort+0x214>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d04a      	beq.n	80019b2 <HAL_DMA_Abort+0xd6>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a74      	ldr	r2, [pc, #464]	@ (8001af4 <HAL_DMA_Abort+0x218>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d045      	beq.n	80019b2 <HAL_DMA_Abort+0xd6>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a73      	ldr	r2, [pc, #460]	@ (8001af8 <HAL_DMA_Abort+0x21c>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d040      	beq.n	80019b2 <HAL_DMA_Abort+0xd6>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a71      	ldr	r2, [pc, #452]	@ (8001afc <HAL_DMA_Abort+0x220>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d03b      	beq.n	80019b2 <HAL_DMA_Abort+0xd6>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a70      	ldr	r2, [pc, #448]	@ (8001b00 <HAL_DMA_Abort+0x224>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d036      	beq.n	80019b2 <HAL_DMA_Abort+0xd6>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a6e      	ldr	r2, [pc, #440]	@ (8001b04 <HAL_DMA_Abort+0x228>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d031      	beq.n	80019b2 <HAL_DMA_Abort+0xd6>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a6d      	ldr	r2, [pc, #436]	@ (8001b08 <HAL_DMA_Abort+0x22c>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d02c      	beq.n	80019b2 <HAL_DMA_Abort+0xd6>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a6b      	ldr	r2, [pc, #428]	@ (8001b0c <HAL_DMA_Abort+0x230>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d027      	beq.n	80019b2 <HAL_DMA_Abort+0xd6>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a6a      	ldr	r2, [pc, #424]	@ (8001b10 <HAL_DMA_Abort+0x234>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d022      	beq.n	80019b2 <HAL_DMA_Abort+0xd6>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a68      	ldr	r2, [pc, #416]	@ (8001b14 <HAL_DMA_Abort+0x238>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d01d      	beq.n	80019b2 <HAL_DMA_Abort+0xd6>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a67      	ldr	r2, [pc, #412]	@ (8001b18 <HAL_DMA_Abort+0x23c>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d018      	beq.n	80019b2 <HAL_DMA_Abort+0xd6>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a65      	ldr	r2, [pc, #404]	@ (8001b1c <HAL_DMA_Abort+0x240>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d013      	beq.n	80019b2 <HAL_DMA_Abort+0xd6>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a64      	ldr	r2, [pc, #400]	@ (8001b20 <HAL_DMA_Abort+0x244>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d00e      	beq.n	80019b2 <HAL_DMA_Abort+0xd6>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a62      	ldr	r2, [pc, #392]	@ (8001b24 <HAL_DMA_Abort+0x248>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d009      	beq.n	80019b2 <HAL_DMA_Abort+0xd6>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a61      	ldr	r2, [pc, #388]	@ (8001b28 <HAL_DMA_Abort+0x24c>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d004      	beq.n	80019b2 <HAL_DMA_Abort+0xd6>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a5f      	ldr	r2, [pc, #380]	@ (8001b2c <HAL_DMA_Abort+0x250>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d101      	bne.n	80019b6 <HAL_DMA_Abort+0xda>
 80019b2:	2301      	movs	r3, #1
 80019b4:	e000      	b.n	80019b8 <HAL_DMA_Abort+0xdc>
 80019b6:	2300      	movs	r3, #0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d013      	beq.n	80019e4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f022 021e 	bic.w	r2, r2, #30
 80019ca:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	695a      	ldr	r2, [r3, #20]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80019da:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	617b      	str	r3, [r7, #20]
 80019e2:	e00a      	b.n	80019fa <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f022 020e 	bic.w	r2, r2, #14
 80019f2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a3c      	ldr	r2, [pc, #240]	@ (8001af0 <HAL_DMA_Abort+0x214>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d072      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a3a      	ldr	r2, [pc, #232]	@ (8001af4 <HAL_DMA_Abort+0x218>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d06d      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a39      	ldr	r2, [pc, #228]	@ (8001af8 <HAL_DMA_Abort+0x21c>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d068      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a37      	ldr	r2, [pc, #220]	@ (8001afc <HAL_DMA_Abort+0x220>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d063      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a36      	ldr	r2, [pc, #216]	@ (8001b00 <HAL_DMA_Abort+0x224>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d05e      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a34      	ldr	r2, [pc, #208]	@ (8001b04 <HAL_DMA_Abort+0x228>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d059      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a33      	ldr	r2, [pc, #204]	@ (8001b08 <HAL_DMA_Abort+0x22c>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d054      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a31      	ldr	r2, [pc, #196]	@ (8001b0c <HAL_DMA_Abort+0x230>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d04f      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a30      	ldr	r2, [pc, #192]	@ (8001b10 <HAL_DMA_Abort+0x234>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d04a      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a2e      	ldr	r2, [pc, #184]	@ (8001b14 <HAL_DMA_Abort+0x238>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d045      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a2d      	ldr	r2, [pc, #180]	@ (8001b18 <HAL_DMA_Abort+0x23c>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d040      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a2b      	ldr	r2, [pc, #172]	@ (8001b1c <HAL_DMA_Abort+0x240>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d03b      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a2a      	ldr	r2, [pc, #168]	@ (8001b20 <HAL_DMA_Abort+0x244>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d036      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a28      	ldr	r2, [pc, #160]	@ (8001b24 <HAL_DMA_Abort+0x248>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d031      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a27      	ldr	r2, [pc, #156]	@ (8001b28 <HAL_DMA_Abort+0x24c>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d02c      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a25      	ldr	r2, [pc, #148]	@ (8001b2c <HAL_DMA_Abort+0x250>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d027      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a24      	ldr	r2, [pc, #144]	@ (8001b30 <HAL_DMA_Abort+0x254>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d022      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a22      	ldr	r2, [pc, #136]	@ (8001b34 <HAL_DMA_Abort+0x258>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d01d      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a21      	ldr	r2, [pc, #132]	@ (8001b38 <HAL_DMA_Abort+0x25c>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d018      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a1f      	ldr	r2, [pc, #124]	@ (8001b3c <HAL_DMA_Abort+0x260>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d013      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a1e      	ldr	r2, [pc, #120]	@ (8001b40 <HAL_DMA_Abort+0x264>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d00e      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a1c      	ldr	r2, [pc, #112]	@ (8001b44 <HAL_DMA_Abort+0x268>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d009      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a1b      	ldr	r2, [pc, #108]	@ (8001b48 <HAL_DMA_Abort+0x26c>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d004      	beq.n	8001aea <HAL_DMA_Abort+0x20e>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a19      	ldr	r2, [pc, #100]	@ (8001b4c <HAL_DMA_Abort+0x270>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d132      	bne.n	8001b50 <HAL_DMA_Abort+0x274>
 8001aea:	2301      	movs	r3, #1
 8001aec:	e031      	b.n	8001b52 <HAL_DMA_Abort+0x276>
 8001aee:	bf00      	nop
 8001af0:	40020010 	.word	0x40020010
 8001af4:	40020028 	.word	0x40020028
 8001af8:	40020040 	.word	0x40020040
 8001afc:	40020058 	.word	0x40020058
 8001b00:	40020070 	.word	0x40020070
 8001b04:	40020088 	.word	0x40020088
 8001b08:	400200a0 	.word	0x400200a0
 8001b0c:	400200b8 	.word	0x400200b8
 8001b10:	40020410 	.word	0x40020410
 8001b14:	40020428 	.word	0x40020428
 8001b18:	40020440 	.word	0x40020440
 8001b1c:	40020458 	.word	0x40020458
 8001b20:	40020470 	.word	0x40020470
 8001b24:	40020488 	.word	0x40020488
 8001b28:	400204a0 	.word	0x400204a0
 8001b2c:	400204b8 	.word	0x400204b8
 8001b30:	58025408 	.word	0x58025408
 8001b34:	5802541c 	.word	0x5802541c
 8001b38:	58025430 	.word	0x58025430
 8001b3c:	58025444 	.word	0x58025444
 8001b40:	58025458 	.word	0x58025458
 8001b44:	5802546c 	.word	0x5802546c
 8001b48:	58025480 	.word	0x58025480
 8001b4c:	58025494 	.word	0x58025494
 8001b50:	2300      	movs	r3, #0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d007      	beq.n	8001b66 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b60:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001b64:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a6d      	ldr	r2, [pc, #436]	@ (8001d20 <HAL_DMA_Abort+0x444>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d04a      	beq.n	8001c06 <HAL_DMA_Abort+0x32a>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a6b      	ldr	r2, [pc, #428]	@ (8001d24 <HAL_DMA_Abort+0x448>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d045      	beq.n	8001c06 <HAL_DMA_Abort+0x32a>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a6a      	ldr	r2, [pc, #424]	@ (8001d28 <HAL_DMA_Abort+0x44c>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d040      	beq.n	8001c06 <HAL_DMA_Abort+0x32a>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a68      	ldr	r2, [pc, #416]	@ (8001d2c <HAL_DMA_Abort+0x450>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d03b      	beq.n	8001c06 <HAL_DMA_Abort+0x32a>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a67      	ldr	r2, [pc, #412]	@ (8001d30 <HAL_DMA_Abort+0x454>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d036      	beq.n	8001c06 <HAL_DMA_Abort+0x32a>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a65      	ldr	r2, [pc, #404]	@ (8001d34 <HAL_DMA_Abort+0x458>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d031      	beq.n	8001c06 <HAL_DMA_Abort+0x32a>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a64      	ldr	r2, [pc, #400]	@ (8001d38 <HAL_DMA_Abort+0x45c>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d02c      	beq.n	8001c06 <HAL_DMA_Abort+0x32a>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a62      	ldr	r2, [pc, #392]	@ (8001d3c <HAL_DMA_Abort+0x460>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d027      	beq.n	8001c06 <HAL_DMA_Abort+0x32a>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a61      	ldr	r2, [pc, #388]	@ (8001d40 <HAL_DMA_Abort+0x464>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d022      	beq.n	8001c06 <HAL_DMA_Abort+0x32a>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a5f      	ldr	r2, [pc, #380]	@ (8001d44 <HAL_DMA_Abort+0x468>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d01d      	beq.n	8001c06 <HAL_DMA_Abort+0x32a>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a5e      	ldr	r2, [pc, #376]	@ (8001d48 <HAL_DMA_Abort+0x46c>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d018      	beq.n	8001c06 <HAL_DMA_Abort+0x32a>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a5c      	ldr	r2, [pc, #368]	@ (8001d4c <HAL_DMA_Abort+0x470>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d013      	beq.n	8001c06 <HAL_DMA_Abort+0x32a>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a5b      	ldr	r2, [pc, #364]	@ (8001d50 <HAL_DMA_Abort+0x474>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d00e      	beq.n	8001c06 <HAL_DMA_Abort+0x32a>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a59      	ldr	r2, [pc, #356]	@ (8001d54 <HAL_DMA_Abort+0x478>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d009      	beq.n	8001c06 <HAL_DMA_Abort+0x32a>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a58      	ldr	r2, [pc, #352]	@ (8001d58 <HAL_DMA_Abort+0x47c>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d004      	beq.n	8001c06 <HAL_DMA_Abort+0x32a>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a56      	ldr	r2, [pc, #344]	@ (8001d5c <HAL_DMA_Abort+0x480>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d108      	bne.n	8001c18 <HAL_DMA_Abort+0x33c>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f022 0201 	bic.w	r2, r2, #1
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	e007      	b.n	8001c28 <HAL_DMA_Abort+0x34c>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f022 0201 	bic.w	r2, r2, #1
 8001c26:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001c28:	e013      	b.n	8001c52 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c2a:	f7ff fd0b 	bl	8001644 <HAL_GetTick>
 8001c2e:	4602      	mov	r2, r0
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	2b05      	cmp	r3, #5
 8001c36:	d90c      	bls.n	8001c52 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2220      	movs	r2, #32
 8001c3c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2203      	movs	r2, #3
 8001c42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e12d      	b.n	8001eae <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d1e5      	bne.n	8001c2a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a2f      	ldr	r2, [pc, #188]	@ (8001d20 <HAL_DMA_Abort+0x444>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d04a      	beq.n	8001cfe <HAL_DMA_Abort+0x422>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a2d      	ldr	r2, [pc, #180]	@ (8001d24 <HAL_DMA_Abort+0x448>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d045      	beq.n	8001cfe <HAL_DMA_Abort+0x422>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a2c      	ldr	r2, [pc, #176]	@ (8001d28 <HAL_DMA_Abort+0x44c>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d040      	beq.n	8001cfe <HAL_DMA_Abort+0x422>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a2a      	ldr	r2, [pc, #168]	@ (8001d2c <HAL_DMA_Abort+0x450>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d03b      	beq.n	8001cfe <HAL_DMA_Abort+0x422>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a29      	ldr	r2, [pc, #164]	@ (8001d30 <HAL_DMA_Abort+0x454>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d036      	beq.n	8001cfe <HAL_DMA_Abort+0x422>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a27      	ldr	r2, [pc, #156]	@ (8001d34 <HAL_DMA_Abort+0x458>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d031      	beq.n	8001cfe <HAL_DMA_Abort+0x422>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a26      	ldr	r2, [pc, #152]	@ (8001d38 <HAL_DMA_Abort+0x45c>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d02c      	beq.n	8001cfe <HAL_DMA_Abort+0x422>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a24      	ldr	r2, [pc, #144]	@ (8001d3c <HAL_DMA_Abort+0x460>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d027      	beq.n	8001cfe <HAL_DMA_Abort+0x422>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a23      	ldr	r2, [pc, #140]	@ (8001d40 <HAL_DMA_Abort+0x464>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d022      	beq.n	8001cfe <HAL_DMA_Abort+0x422>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a21      	ldr	r2, [pc, #132]	@ (8001d44 <HAL_DMA_Abort+0x468>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d01d      	beq.n	8001cfe <HAL_DMA_Abort+0x422>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a20      	ldr	r2, [pc, #128]	@ (8001d48 <HAL_DMA_Abort+0x46c>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d018      	beq.n	8001cfe <HAL_DMA_Abort+0x422>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a1e      	ldr	r2, [pc, #120]	@ (8001d4c <HAL_DMA_Abort+0x470>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d013      	beq.n	8001cfe <HAL_DMA_Abort+0x422>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a1d      	ldr	r2, [pc, #116]	@ (8001d50 <HAL_DMA_Abort+0x474>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d00e      	beq.n	8001cfe <HAL_DMA_Abort+0x422>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a1b      	ldr	r2, [pc, #108]	@ (8001d54 <HAL_DMA_Abort+0x478>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d009      	beq.n	8001cfe <HAL_DMA_Abort+0x422>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a1a      	ldr	r2, [pc, #104]	@ (8001d58 <HAL_DMA_Abort+0x47c>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d004      	beq.n	8001cfe <HAL_DMA_Abort+0x422>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a18      	ldr	r2, [pc, #96]	@ (8001d5c <HAL_DMA_Abort+0x480>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d101      	bne.n	8001d02 <HAL_DMA_Abort+0x426>
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e000      	b.n	8001d04 <HAL_DMA_Abort+0x428>
 8001d02:	2300      	movs	r3, #0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d02b      	beq.n	8001d60 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d0c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d12:	f003 031f 	and.w	r3, r3, #31
 8001d16:	223f      	movs	r2, #63	@ 0x3f
 8001d18:	409a      	lsls	r2, r3
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	609a      	str	r2, [r3, #8]
 8001d1e:	e02a      	b.n	8001d76 <HAL_DMA_Abort+0x49a>
 8001d20:	40020010 	.word	0x40020010
 8001d24:	40020028 	.word	0x40020028
 8001d28:	40020040 	.word	0x40020040
 8001d2c:	40020058 	.word	0x40020058
 8001d30:	40020070 	.word	0x40020070
 8001d34:	40020088 	.word	0x40020088
 8001d38:	400200a0 	.word	0x400200a0
 8001d3c:	400200b8 	.word	0x400200b8
 8001d40:	40020410 	.word	0x40020410
 8001d44:	40020428 	.word	0x40020428
 8001d48:	40020440 	.word	0x40020440
 8001d4c:	40020458 	.word	0x40020458
 8001d50:	40020470 	.word	0x40020470
 8001d54:	40020488 	.word	0x40020488
 8001d58:	400204a0 	.word	0x400204a0
 8001d5c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d64:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d6a:	f003 031f 	and.w	r3, r3, #31
 8001d6e:	2201      	movs	r2, #1
 8001d70:	409a      	lsls	r2, r3
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a4f      	ldr	r2, [pc, #316]	@ (8001eb8 <HAL_DMA_Abort+0x5dc>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d072      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a4d      	ldr	r2, [pc, #308]	@ (8001ebc <HAL_DMA_Abort+0x5e0>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d06d      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a4c      	ldr	r2, [pc, #304]	@ (8001ec0 <HAL_DMA_Abort+0x5e4>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d068      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a4a      	ldr	r2, [pc, #296]	@ (8001ec4 <HAL_DMA_Abort+0x5e8>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d063      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a49      	ldr	r2, [pc, #292]	@ (8001ec8 <HAL_DMA_Abort+0x5ec>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d05e      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a47      	ldr	r2, [pc, #284]	@ (8001ecc <HAL_DMA_Abort+0x5f0>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d059      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a46      	ldr	r2, [pc, #280]	@ (8001ed0 <HAL_DMA_Abort+0x5f4>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d054      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a44      	ldr	r2, [pc, #272]	@ (8001ed4 <HAL_DMA_Abort+0x5f8>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d04f      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a43      	ldr	r2, [pc, #268]	@ (8001ed8 <HAL_DMA_Abort+0x5fc>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d04a      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a41      	ldr	r2, [pc, #260]	@ (8001edc <HAL_DMA_Abort+0x600>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d045      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a40      	ldr	r2, [pc, #256]	@ (8001ee0 <HAL_DMA_Abort+0x604>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d040      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a3e      	ldr	r2, [pc, #248]	@ (8001ee4 <HAL_DMA_Abort+0x608>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d03b      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a3d      	ldr	r2, [pc, #244]	@ (8001ee8 <HAL_DMA_Abort+0x60c>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d036      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a3b      	ldr	r2, [pc, #236]	@ (8001eec <HAL_DMA_Abort+0x610>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d031      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a3a      	ldr	r2, [pc, #232]	@ (8001ef0 <HAL_DMA_Abort+0x614>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d02c      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a38      	ldr	r2, [pc, #224]	@ (8001ef4 <HAL_DMA_Abort+0x618>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d027      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a37      	ldr	r2, [pc, #220]	@ (8001ef8 <HAL_DMA_Abort+0x61c>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d022      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a35      	ldr	r2, [pc, #212]	@ (8001efc <HAL_DMA_Abort+0x620>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d01d      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a34      	ldr	r2, [pc, #208]	@ (8001f00 <HAL_DMA_Abort+0x624>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d018      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a32      	ldr	r2, [pc, #200]	@ (8001f04 <HAL_DMA_Abort+0x628>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d013      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a31      	ldr	r2, [pc, #196]	@ (8001f08 <HAL_DMA_Abort+0x62c>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d00e      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a2f      	ldr	r2, [pc, #188]	@ (8001f0c <HAL_DMA_Abort+0x630>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d009      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a2e      	ldr	r2, [pc, #184]	@ (8001f10 <HAL_DMA_Abort+0x634>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d004      	beq.n	8001e66 <HAL_DMA_Abort+0x58a>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a2c      	ldr	r2, [pc, #176]	@ (8001f14 <HAL_DMA_Abort+0x638>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d101      	bne.n	8001e6a <HAL_DMA_Abort+0x58e>
 8001e66:	2301      	movs	r3, #1
 8001e68:	e000      	b.n	8001e6c <HAL_DMA_Abort+0x590>
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d015      	beq.n	8001e9c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001e78:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d00c      	beq.n	8001e9c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e8c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e90:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001e9a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001eac:	2300      	movs	r3, #0
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3718      	adds	r7, #24
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40020010 	.word	0x40020010
 8001ebc:	40020028 	.word	0x40020028
 8001ec0:	40020040 	.word	0x40020040
 8001ec4:	40020058 	.word	0x40020058
 8001ec8:	40020070 	.word	0x40020070
 8001ecc:	40020088 	.word	0x40020088
 8001ed0:	400200a0 	.word	0x400200a0
 8001ed4:	400200b8 	.word	0x400200b8
 8001ed8:	40020410 	.word	0x40020410
 8001edc:	40020428 	.word	0x40020428
 8001ee0:	40020440 	.word	0x40020440
 8001ee4:	40020458 	.word	0x40020458
 8001ee8:	40020470 	.word	0x40020470
 8001eec:	40020488 	.word	0x40020488
 8001ef0:	400204a0 	.word	0x400204a0
 8001ef4:	400204b8 	.word	0x400204b8
 8001ef8:	58025408 	.word	0x58025408
 8001efc:	5802541c 	.word	0x5802541c
 8001f00:	58025430 	.word	0x58025430
 8001f04:	58025444 	.word	0x58025444
 8001f08:	58025458 	.word	0x58025458
 8001f0c:	5802546c 	.word	0x5802546c
 8001f10:	58025480 	.word	0x58025480
 8001f14:	58025494 	.word	0x58025494

08001f18 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d101      	bne.n	8001f2a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e237      	b.n	800239a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d004      	beq.n	8001f40 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2280      	movs	r2, #128	@ 0x80
 8001f3a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e22c      	b.n	800239a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a5c      	ldr	r2, [pc, #368]	@ (80020b8 <HAL_DMA_Abort_IT+0x1a0>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d04a      	beq.n	8001fe0 <HAL_DMA_Abort_IT+0xc8>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a5b      	ldr	r2, [pc, #364]	@ (80020bc <HAL_DMA_Abort_IT+0x1a4>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d045      	beq.n	8001fe0 <HAL_DMA_Abort_IT+0xc8>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a59      	ldr	r2, [pc, #356]	@ (80020c0 <HAL_DMA_Abort_IT+0x1a8>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d040      	beq.n	8001fe0 <HAL_DMA_Abort_IT+0xc8>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a58      	ldr	r2, [pc, #352]	@ (80020c4 <HAL_DMA_Abort_IT+0x1ac>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d03b      	beq.n	8001fe0 <HAL_DMA_Abort_IT+0xc8>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a56      	ldr	r2, [pc, #344]	@ (80020c8 <HAL_DMA_Abort_IT+0x1b0>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d036      	beq.n	8001fe0 <HAL_DMA_Abort_IT+0xc8>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a55      	ldr	r2, [pc, #340]	@ (80020cc <HAL_DMA_Abort_IT+0x1b4>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d031      	beq.n	8001fe0 <HAL_DMA_Abort_IT+0xc8>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a53      	ldr	r2, [pc, #332]	@ (80020d0 <HAL_DMA_Abort_IT+0x1b8>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d02c      	beq.n	8001fe0 <HAL_DMA_Abort_IT+0xc8>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a52      	ldr	r2, [pc, #328]	@ (80020d4 <HAL_DMA_Abort_IT+0x1bc>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d027      	beq.n	8001fe0 <HAL_DMA_Abort_IT+0xc8>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a50      	ldr	r2, [pc, #320]	@ (80020d8 <HAL_DMA_Abort_IT+0x1c0>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d022      	beq.n	8001fe0 <HAL_DMA_Abort_IT+0xc8>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a4f      	ldr	r2, [pc, #316]	@ (80020dc <HAL_DMA_Abort_IT+0x1c4>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d01d      	beq.n	8001fe0 <HAL_DMA_Abort_IT+0xc8>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a4d      	ldr	r2, [pc, #308]	@ (80020e0 <HAL_DMA_Abort_IT+0x1c8>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d018      	beq.n	8001fe0 <HAL_DMA_Abort_IT+0xc8>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a4c      	ldr	r2, [pc, #304]	@ (80020e4 <HAL_DMA_Abort_IT+0x1cc>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d013      	beq.n	8001fe0 <HAL_DMA_Abort_IT+0xc8>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a4a      	ldr	r2, [pc, #296]	@ (80020e8 <HAL_DMA_Abort_IT+0x1d0>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d00e      	beq.n	8001fe0 <HAL_DMA_Abort_IT+0xc8>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a49      	ldr	r2, [pc, #292]	@ (80020ec <HAL_DMA_Abort_IT+0x1d4>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d009      	beq.n	8001fe0 <HAL_DMA_Abort_IT+0xc8>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a47      	ldr	r2, [pc, #284]	@ (80020f0 <HAL_DMA_Abort_IT+0x1d8>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d004      	beq.n	8001fe0 <HAL_DMA_Abort_IT+0xc8>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a46      	ldr	r2, [pc, #280]	@ (80020f4 <HAL_DMA_Abort_IT+0x1dc>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d101      	bne.n	8001fe4 <HAL_DMA_Abort_IT+0xcc>
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	e000      	b.n	8001fe6 <HAL_DMA_Abort_IT+0xce>
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	f000 8086 	beq.w	80020f8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2204      	movs	r2, #4
 8001ff0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a2f      	ldr	r2, [pc, #188]	@ (80020b8 <HAL_DMA_Abort_IT+0x1a0>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d04a      	beq.n	8002094 <HAL_DMA_Abort_IT+0x17c>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a2e      	ldr	r2, [pc, #184]	@ (80020bc <HAL_DMA_Abort_IT+0x1a4>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d045      	beq.n	8002094 <HAL_DMA_Abort_IT+0x17c>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a2c      	ldr	r2, [pc, #176]	@ (80020c0 <HAL_DMA_Abort_IT+0x1a8>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d040      	beq.n	8002094 <HAL_DMA_Abort_IT+0x17c>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a2b      	ldr	r2, [pc, #172]	@ (80020c4 <HAL_DMA_Abort_IT+0x1ac>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d03b      	beq.n	8002094 <HAL_DMA_Abort_IT+0x17c>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a29      	ldr	r2, [pc, #164]	@ (80020c8 <HAL_DMA_Abort_IT+0x1b0>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d036      	beq.n	8002094 <HAL_DMA_Abort_IT+0x17c>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a28      	ldr	r2, [pc, #160]	@ (80020cc <HAL_DMA_Abort_IT+0x1b4>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d031      	beq.n	8002094 <HAL_DMA_Abort_IT+0x17c>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a26      	ldr	r2, [pc, #152]	@ (80020d0 <HAL_DMA_Abort_IT+0x1b8>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d02c      	beq.n	8002094 <HAL_DMA_Abort_IT+0x17c>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a25      	ldr	r2, [pc, #148]	@ (80020d4 <HAL_DMA_Abort_IT+0x1bc>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d027      	beq.n	8002094 <HAL_DMA_Abort_IT+0x17c>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a23      	ldr	r2, [pc, #140]	@ (80020d8 <HAL_DMA_Abort_IT+0x1c0>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d022      	beq.n	8002094 <HAL_DMA_Abort_IT+0x17c>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a22      	ldr	r2, [pc, #136]	@ (80020dc <HAL_DMA_Abort_IT+0x1c4>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d01d      	beq.n	8002094 <HAL_DMA_Abort_IT+0x17c>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a20      	ldr	r2, [pc, #128]	@ (80020e0 <HAL_DMA_Abort_IT+0x1c8>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d018      	beq.n	8002094 <HAL_DMA_Abort_IT+0x17c>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a1f      	ldr	r2, [pc, #124]	@ (80020e4 <HAL_DMA_Abort_IT+0x1cc>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d013      	beq.n	8002094 <HAL_DMA_Abort_IT+0x17c>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a1d      	ldr	r2, [pc, #116]	@ (80020e8 <HAL_DMA_Abort_IT+0x1d0>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d00e      	beq.n	8002094 <HAL_DMA_Abort_IT+0x17c>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a1c      	ldr	r2, [pc, #112]	@ (80020ec <HAL_DMA_Abort_IT+0x1d4>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d009      	beq.n	8002094 <HAL_DMA_Abort_IT+0x17c>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a1a      	ldr	r2, [pc, #104]	@ (80020f0 <HAL_DMA_Abort_IT+0x1d8>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d004      	beq.n	8002094 <HAL_DMA_Abort_IT+0x17c>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a19      	ldr	r2, [pc, #100]	@ (80020f4 <HAL_DMA_Abort_IT+0x1dc>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d108      	bne.n	80020a6 <HAL_DMA_Abort_IT+0x18e>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f022 0201 	bic.w	r2, r2, #1
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	e178      	b.n	8002398 <HAL_DMA_Abort_IT+0x480>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 0201 	bic.w	r2, r2, #1
 80020b4:	601a      	str	r2, [r3, #0]
 80020b6:	e16f      	b.n	8002398 <HAL_DMA_Abort_IT+0x480>
 80020b8:	40020010 	.word	0x40020010
 80020bc:	40020028 	.word	0x40020028
 80020c0:	40020040 	.word	0x40020040
 80020c4:	40020058 	.word	0x40020058
 80020c8:	40020070 	.word	0x40020070
 80020cc:	40020088 	.word	0x40020088
 80020d0:	400200a0 	.word	0x400200a0
 80020d4:	400200b8 	.word	0x400200b8
 80020d8:	40020410 	.word	0x40020410
 80020dc:	40020428 	.word	0x40020428
 80020e0:	40020440 	.word	0x40020440
 80020e4:	40020458 	.word	0x40020458
 80020e8:	40020470 	.word	0x40020470
 80020ec:	40020488 	.word	0x40020488
 80020f0:	400204a0 	.word	0x400204a0
 80020f4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f022 020e 	bic.w	r2, r2, #14
 8002106:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a6c      	ldr	r2, [pc, #432]	@ (80022c0 <HAL_DMA_Abort_IT+0x3a8>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d04a      	beq.n	80021a8 <HAL_DMA_Abort_IT+0x290>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a6b      	ldr	r2, [pc, #428]	@ (80022c4 <HAL_DMA_Abort_IT+0x3ac>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d045      	beq.n	80021a8 <HAL_DMA_Abort_IT+0x290>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a69      	ldr	r2, [pc, #420]	@ (80022c8 <HAL_DMA_Abort_IT+0x3b0>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d040      	beq.n	80021a8 <HAL_DMA_Abort_IT+0x290>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a68      	ldr	r2, [pc, #416]	@ (80022cc <HAL_DMA_Abort_IT+0x3b4>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d03b      	beq.n	80021a8 <HAL_DMA_Abort_IT+0x290>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a66      	ldr	r2, [pc, #408]	@ (80022d0 <HAL_DMA_Abort_IT+0x3b8>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d036      	beq.n	80021a8 <HAL_DMA_Abort_IT+0x290>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a65      	ldr	r2, [pc, #404]	@ (80022d4 <HAL_DMA_Abort_IT+0x3bc>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d031      	beq.n	80021a8 <HAL_DMA_Abort_IT+0x290>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a63      	ldr	r2, [pc, #396]	@ (80022d8 <HAL_DMA_Abort_IT+0x3c0>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d02c      	beq.n	80021a8 <HAL_DMA_Abort_IT+0x290>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a62      	ldr	r2, [pc, #392]	@ (80022dc <HAL_DMA_Abort_IT+0x3c4>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d027      	beq.n	80021a8 <HAL_DMA_Abort_IT+0x290>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a60      	ldr	r2, [pc, #384]	@ (80022e0 <HAL_DMA_Abort_IT+0x3c8>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d022      	beq.n	80021a8 <HAL_DMA_Abort_IT+0x290>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a5f      	ldr	r2, [pc, #380]	@ (80022e4 <HAL_DMA_Abort_IT+0x3cc>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d01d      	beq.n	80021a8 <HAL_DMA_Abort_IT+0x290>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a5d      	ldr	r2, [pc, #372]	@ (80022e8 <HAL_DMA_Abort_IT+0x3d0>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d018      	beq.n	80021a8 <HAL_DMA_Abort_IT+0x290>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a5c      	ldr	r2, [pc, #368]	@ (80022ec <HAL_DMA_Abort_IT+0x3d4>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d013      	beq.n	80021a8 <HAL_DMA_Abort_IT+0x290>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a5a      	ldr	r2, [pc, #360]	@ (80022f0 <HAL_DMA_Abort_IT+0x3d8>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d00e      	beq.n	80021a8 <HAL_DMA_Abort_IT+0x290>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a59      	ldr	r2, [pc, #356]	@ (80022f4 <HAL_DMA_Abort_IT+0x3dc>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d009      	beq.n	80021a8 <HAL_DMA_Abort_IT+0x290>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a57      	ldr	r2, [pc, #348]	@ (80022f8 <HAL_DMA_Abort_IT+0x3e0>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d004      	beq.n	80021a8 <HAL_DMA_Abort_IT+0x290>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a56      	ldr	r2, [pc, #344]	@ (80022fc <HAL_DMA_Abort_IT+0x3e4>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d108      	bne.n	80021ba <HAL_DMA_Abort_IT+0x2a2>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f022 0201 	bic.w	r2, r2, #1
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	e007      	b.n	80021ca <HAL_DMA_Abort_IT+0x2b2>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f022 0201 	bic.w	r2, r2, #1
 80021c8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a3c      	ldr	r2, [pc, #240]	@ (80022c0 <HAL_DMA_Abort_IT+0x3a8>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d072      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a3a      	ldr	r2, [pc, #232]	@ (80022c4 <HAL_DMA_Abort_IT+0x3ac>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d06d      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a39      	ldr	r2, [pc, #228]	@ (80022c8 <HAL_DMA_Abort_IT+0x3b0>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d068      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a37      	ldr	r2, [pc, #220]	@ (80022cc <HAL_DMA_Abort_IT+0x3b4>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d063      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a36      	ldr	r2, [pc, #216]	@ (80022d0 <HAL_DMA_Abort_IT+0x3b8>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d05e      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a34      	ldr	r2, [pc, #208]	@ (80022d4 <HAL_DMA_Abort_IT+0x3bc>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d059      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a33      	ldr	r2, [pc, #204]	@ (80022d8 <HAL_DMA_Abort_IT+0x3c0>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d054      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a31      	ldr	r2, [pc, #196]	@ (80022dc <HAL_DMA_Abort_IT+0x3c4>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d04f      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a30      	ldr	r2, [pc, #192]	@ (80022e0 <HAL_DMA_Abort_IT+0x3c8>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d04a      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a2e      	ldr	r2, [pc, #184]	@ (80022e4 <HAL_DMA_Abort_IT+0x3cc>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d045      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a2d      	ldr	r2, [pc, #180]	@ (80022e8 <HAL_DMA_Abort_IT+0x3d0>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d040      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a2b      	ldr	r2, [pc, #172]	@ (80022ec <HAL_DMA_Abort_IT+0x3d4>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d03b      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a2a      	ldr	r2, [pc, #168]	@ (80022f0 <HAL_DMA_Abort_IT+0x3d8>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d036      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a28      	ldr	r2, [pc, #160]	@ (80022f4 <HAL_DMA_Abort_IT+0x3dc>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d031      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a27      	ldr	r2, [pc, #156]	@ (80022f8 <HAL_DMA_Abort_IT+0x3e0>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d02c      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a25      	ldr	r2, [pc, #148]	@ (80022fc <HAL_DMA_Abort_IT+0x3e4>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d027      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a24      	ldr	r2, [pc, #144]	@ (8002300 <HAL_DMA_Abort_IT+0x3e8>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d022      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a22      	ldr	r2, [pc, #136]	@ (8002304 <HAL_DMA_Abort_IT+0x3ec>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d01d      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a21      	ldr	r2, [pc, #132]	@ (8002308 <HAL_DMA_Abort_IT+0x3f0>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d018      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a1f      	ldr	r2, [pc, #124]	@ (800230c <HAL_DMA_Abort_IT+0x3f4>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d013      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a1e      	ldr	r2, [pc, #120]	@ (8002310 <HAL_DMA_Abort_IT+0x3f8>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d00e      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a1c      	ldr	r2, [pc, #112]	@ (8002314 <HAL_DMA_Abort_IT+0x3fc>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d009      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a1b      	ldr	r2, [pc, #108]	@ (8002318 <HAL_DMA_Abort_IT+0x400>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d004      	beq.n	80022ba <HAL_DMA_Abort_IT+0x3a2>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a19      	ldr	r2, [pc, #100]	@ (800231c <HAL_DMA_Abort_IT+0x404>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d132      	bne.n	8002320 <HAL_DMA_Abort_IT+0x408>
 80022ba:	2301      	movs	r3, #1
 80022bc:	e031      	b.n	8002322 <HAL_DMA_Abort_IT+0x40a>
 80022be:	bf00      	nop
 80022c0:	40020010 	.word	0x40020010
 80022c4:	40020028 	.word	0x40020028
 80022c8:	40020040 	.word	0x40020040
 80022cc:	40020058 	.word	0x40020058
 80022d0:	40020070 	.word	0x40020070
 80022d4:	40020088 	.word	0x40020088
 80022d8:	400200a0 	.word	0x400200a0
 80022dc:	400200b8 	.word	0x400200b8
 80022e0:	40020410 	.word	0x40020410
 80022e4:	40020428 	.word	0x40020428
 80022e8:	40020440 	.word	0x40020440
 80022ec:	40020458 	.word	0x40020458
 80022f0:	40020470 	.word	0x40020470
 80022f4:	40020488 	.word	0x40020488
 80022f8:	400204a0 	.word	0x400204a0
 80022fc:	400204b8 	.word	0x400204b8
 8002300:	58025408 	.word	0x58025408
 8002304:	5802541c 	.word	0x5802541c
 8002308:	58025430 	.word	0x58025430
 800230c:	58025444 	.word	0x58025444
 8002310:	58025458 	.word	0x58025458
 8002314:	5802546c 	.word	0x5802546c
 8002318:	58025480 	.word	0x58025480
 800231c:	58025494 	.word	0x58025494
 8002320:	2300      	movs	r3, #0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d028      	beq.n	8002378 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002330:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002334:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800233a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002340:	f003 031f 	and.w	r3, r3, #31
 8002344:	2201      	movs	r2, #1
 8002346:	409a      	lsls	r2, r3
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002354:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800235a:	2b00      	cmp	r3, #0
 800235c:	d00c      	beq.n	8002378 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002368:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800236c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002376:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2200      	movs	r2, #0
 8002384:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800238c:	2b00      	cmp	r3, #0
 800238e:	d003      	beq.n	8002398 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop

080023a4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b098      	sub	sp, #96	@ 0x60
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80023ac:	4a84      	ldr	r2, [pc, #528]	@ (80025c0 <HAL_FDCAN_Init+0x21c>)
 80023ae:	f107 030c 	add.w	r3, r7, #12
 80023b2:	4611      	mov	r1, r2
 80023b4:	224c      	movs	r2, #76	@ 0x4c
 80023b6:	4618      	mov	r0, r3
 80023b8:	f006 fd6c 	bl	8008e94 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d101      	bne.n	80023c6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e1c6      	b.n	8002754 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a7e      	ldr	r2, [pc, #504]	@ (80025c4 <HAL_FDCAN_Init+0x220>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d106      	bne.n	80023de <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80023d8:	461a      	mov	r2, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d106      	bne.n	80023f8 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f7fe fe4a 	bl	800108c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	699a      	ldr	r2, [r3, #24]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f022 0210 	bic.w	r2, r2, #16
 8002406:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002408:	f7ff f91c 	bl	8001644 <HAL_GetTick>
 800240c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800240e:	e014      	b.n	800243a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002410:	f7ff f918 	bl	8001644 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b0a      	cmp	r3, #10
 800241c:	d90d      	bls.n	800243a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002424:	f043 0201 	orr.w	r2, r3, #1
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2203      	movs	r2, #3
 8002432:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e18c      	b.n	8002754 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	699b      	ldr	r3, [r3, #24]
 8002440:	f003 0308 	and.w	r3, r3, #8
 8002444:	2b08      	cmp	r3, #8
 8002446:	d0e3      	beq.n	8002410 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	699a      	ldr	r2, [r3, #24]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f042 0201 	orr.w	r2, r2, #1
 8002456:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002458:	f7ff f8f4 	bl	8001644 <HAL_GetTick>
 800245c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800245e:	e014      	b.n	800248a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002460:	f7ff f8f0 	bl	8001644 <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	2b0a      	cmp	r3, #10
 800246c:	d90d      	bls.n	800248a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002474:	f043 0201 	orr.w	r2, r3, #1
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2203      	movs	r2, #3
 8002482:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e164      	b.n	8002754 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	699b      	ldr	r3, [r3, #24]
 8002490:	f003 0301 	and.w	r3, r3, #1
 8002494:	2b00      	cmp	r3, #0
 8002496:	d0e3      	beq.n	8002460 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	699a      	ldr	r2, [r3, #24]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f042 0202 	orr.w	r2, r2, #2
 80024a6:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	7c1b      	ldrb	r3, [r3, #16]
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d108      	bne.n	80024c2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	699a      	ldr	r2, [r3, #24]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80024be:	619a      	str	r2, [r3, #24]
 80024c0:	e007      	b.n	80024d2 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	699a      	ldr	r2, [r3, #24]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024d0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	7c5b      	ldrb	r3, [r3, #17]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d108      	bne.n	80024ec <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	699a      	ldr	r2, [r3, #24]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80024e8:	619a      	str	r2, [r3, #24]
 80024ea:	e007      	b.n	80024fc <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	699a      	ldr	r2, [r3, #24]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80024fa:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	7c9b      	ldrb	r3, [r3, #18]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d108      	bne.n	8002516 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	699a      	ldr	r2, [r3, #24]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002512:	619a      	str	r2, [r3, #24]
 8002514:	e007      	b.n	8002526 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	699a      	ldr	r2, [r3, #24]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002524:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689a      	ldr	r2, [r3, #8]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	430a      	orrs	r2, r1
 800253a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	699a      	ldr	r2, [r3, #24]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800254a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	691a      	ldr	r2, [r3, #16]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f022 0210 	bic.w	r2, r2, #16
 800255a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d108      	bne.n	8002576 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	699a      	ldr	r2, [r3, #24]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f042 0204 	orr.w	r2, r2, #4
 8002572:	619a      	str	r2, [r3, #24]
 8002574:	e030      	b.n	80025d8 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	68db      	ldr	r3, [r3, #12]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d02c      	beq.n	80025d8 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	2b02      	cmp	r3, #2
 8002584:	d020      	beq.n	80025c8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	699a      	ldr	r2, [r3, #24]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002594:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	691a      	ldr	r2, [r3, #16]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f042 0210 	orr.w	r2, r2, #16
 80025a4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	2b03      	cmp	r3, #3
 80025ac:	d114      	bne.n	80025d8 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	699a      	ldr	r2, [r3, #24]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f042 0220 	orr.w	r2, r2, #32
 80025bc:	619a      	str	r2, [r3, #24]
 80025be:	e00b      	b.n	80025d8 <HAL_FDCAN_Init+0x234>
 80025c0:	08008ee0 	.word	0x08008ee0
 80025c4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	699a      	ldr	r2, [r3, #24]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f042 0220 	orr.w	r2, r2, #32
 80025d6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	699b      	ldr	r3, [r3, #24]
 80025dc:	3b01      	subs	r3, #1
 80025de:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	69db      	ldr	r3, [r3, #28]
 80025e4:	3b01      	subs	r3, #1
 80025e6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80025e8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6a1b      	ldr	r3, [r3, #32]
 80025ee:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80025f0:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	695b      	ldr	r3, [r3, #20]
 80025f8:	3b01      	subs	r3, #1
 80025fa:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002600:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002602:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800260c:	d115      	bne.n	800263a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002612:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002618:	3b01      	subs	r3, #1
 800261a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800261c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002622:	3b01      	subs	r3, #1
 8002624:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002626:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262e:	3b01      	subs	r3, #1
 8002630:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002636:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002638:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800263e:	2b00      	cmp	r3, #0
 8002640:	d00a      	beq.n	8002658 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	430a      	orrs	r2, r1
 8002654:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002660:	4413      	add	r3, r2
 8002662:	2b00      	cmp	r3, #0
 8002664:	d011      	beq.n	800268a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800266e:	f023 0107 	bic.w	r1, r3, #7
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	3360      	adds	r3, #96	@ 0x60
 800267a:	443b      	add	r3, r7
 800267c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	430a      	orrs	r2, r1
 8002686:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268e:	2b00      	cmp	r3, #0
 8002690:	d011      	beq.n	80026b6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800269a:	f023 0107 	bic.w	r1, r3, #7
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	3360      	adds	r3, #96	@ 0x60
 80026a6:	443b      	add	r3, r7
 80026a8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	430a      	orrs	r2, r1
 80026b2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d012      	beq.n	80026e4 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80026c6:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	3360      	adds	r3, #96	@ 0x60
 80026d2:	443b      	add	r3, r7
 80026d4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80026d8:	011a      	lsls	r2, r3, #4
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	430a      	orrs	r2, r1
 80026e0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d012      	beq.n	8002712 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80026f4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	3360      	adds	r3, #96	@ 0x60
 8002700:	443b      	add	r3, r7
 8002702:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002706:	021a      	lsls	r2, r3, #8
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	430a      	orrs	r2, r1
 800270e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a11      	ldr	r2, [pc, #68]	@ (800275c <HAL_FDCAN_Init+0x3b8>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d107      	bne.n	800272c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	689a      	ldr	r2, [r3, #8]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f022 0203 	bic.w	r2, r2, #3
 800272a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2201      	movs	r2, #1
 8002740:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f000 f80b 	bl	8002760 <FDCAN_CalcultateRamBlockAddresses>
 800274a:	4603      	mov	r3, r0
 800274c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8002750:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002754:	4618      	mov	r0, r3
 8002756:	3760      	adds	r7, #96	@ 0x60
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	4000a000 	.word	0x4000a000

08002760 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800276c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002776:	4ba7      	ldr	r3, [pc, #668]	@ (8002a14 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002778:	4013      	ands	r3, r2
 800277a:	68ba      	ldr	r2, [r7, #8]
 800277c:	0091      	lsls	r1, r2, #2
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	6812      	ldr	r2, [r2, #0]
 8002782:	430b      	orrs	r3, r1
 8002784:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002790:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002798:	041a      	lsls	r2, r3, #16
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	430a      	orrs	r2, r1
 80027a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027a8:	68ba      	ldr	r2, [r7, #8]
 80027aa:	4413      	add	r3, r2
 80027ac:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80027b6:	4b97      	ldr	r3, [pc, #604]	@ (8002a14 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80027b8:	4013      	ands	r3, r2
 80027ba:	68ba      	ldr	r2, [r7, #8]
 80027bc:	0091      	lsls	r1, r2, #2
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	6812      	ldr	r2, [r2, #0]
 80027c2:	430b      	orrs	r3, r1
 80027c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027d0:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027d8:	041a      	lsls	r2, r3, #16
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	430a      	orrs	r2, r1
 80027e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	68ba      	ldr	r2, [r7, #8]
 80027ec:	4413      	add	r3, r2
 80027ee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80027f8:	4b86      	ldr	r3, [pc, #536]	@ (8002a14 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80027fa:	4013      	ands	r3, r2
 80027fc:	68ba      	ldr	r2, [r7, #8]
 80027fe:	0091      	lsls	r1, r2, #2
 8002800:	687a      	ldr	r2, [r7, #4]
 8002802:	6812      	ldr	r2, [r2, #0]
 8002804:	430b      	orrs	r3, r1
 8002806:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002812:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281a:	041a      	lsls	r2, r3, #16
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	430a      	orrs	r2, r1
 8002822:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800282e:	fb02 f303 	mul.w	r3, r2, r3
 8002832:	68ba      	ldr	r2, [r7, #8]
 8002834:	4413      	add	r3, r2
 8002836:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002840:	4b74      	ldr	r3, [pc, #464]	@ (8002a14 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002842:	4013      	ands	r3, r2
 8002844:	68ba      	ldr	r2, [r7, #8]
 8002846:	0091      	lsls	r1, r2, #2
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	6812      	ldr	r2, [r2, #0]
 800284c:	430b      	orrs	r3, r1
 800284e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800285a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002862:	041a      	lsls	r2, r3, #16
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	430a      	orrs	r2, r1
 800286a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002876:	fb02 f303 	mul.w	r3, r2, r3
 800287a:	68ba      	ldr	r2, [r7, #8]
 800287c:	4413      	add	r3, r2
 800287e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8002888:	4b62      	ldr	r3, [pc, #392]	@ (8002a14 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800288a:	4013      	ands	r3, r2
 800288c:	68ba      	ldr	r2, [r7, #8]
 800288e:	0091      	lsls	r1, r2, #2
 8002890:	687a      	ldr	r2, [r7, #4]
 8002892:	6812      	ldr	r2, [r2, #0]
 8002894:	430b      	orrs	r3, r1
 8002896:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80028a2:	fb02 f303 	mul.w	r3, r2, r3
 80028a6:	68ba      	ldr	r2, [r7, #8]
 80028a8:	4413      	add	r3, r2
 80028aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80028b4:	4b57      	ldr	r3, [pc, #348]	@ (8002a14 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80028b6:	4013      	ands	r3, r2
 80028b8:	68ba      	ldr	r2, [r7, #8]
 80028ba:	0091      	lsls	r1, r2, #2
 80028bc:	687a      	ldr	r2, [r7, #4]
 80028be:	6812      	ldr	r2, [r2, #0]
 80028c0:	430b      	orrs	r3, r1
 80028c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028ce:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d6:	041a      	lsls	r2, r3, #16
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	430a      	orrs	r2, r1
 80028de:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	68ba      	ldr	r2, [r7, #8]
 80028ea:	4413      	add	r3, r2
 80028ec:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80028f6:	4b47      	ldr	r3, [pc, #284]	@ (8002a14 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80028f8:	4013      	ands	r3, r2
 80028fa:	68ba      	ldr	r2, [r7, #8]
 80028fc:	0091      	lsls	r1, r2, #2
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	6812      	ldr	r2, [r2, #0]
 8002902:	430b      	orrs	r3, r1
 8002904:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002910:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002918:	041a      	lsls	r2, r3, #16
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	430a      	orrs	r2, r1
 8002920:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800292c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002934:	061a      	lsls	r2, r3, #24
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	430a      	orrs	r2, r1
 800293c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002944:	4b34      	ldr	r3, [pc, #208]	@ (8002a18 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8002946:	4413      	add	r3, r2
 8002948:	009a      	lsls	r2, r3, #2
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	441a      	add	r2, r3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	441a      	add	r2, r3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002976:	6879      	ldr	r1, [r7, #4]
 8002978:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800297a:	fb01 f303 	mul.w	r3, r1, r3
 800297e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002980:	441a      	add	r2, r3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800298e:	6879      	ldr	r1, [r7, #4]
 8002990:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8002992:	fb01 f303 	mul.w	r3, r1, r3
 8002996:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002998:	441a      	add	r2, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029a6:	6879      	ldr	r1, [r7, #4]
 80029a8:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80029aa:	fb01 f303 	mul.w	r3, r1, r3
 80029ae:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80029b0:	441a      	add	r2, r3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c2:	00db      	lsls	r3, r3, #3
 80029c4:	441a      	add	r2, r3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d6:	6879      	ldr	r1, [r7, #4]
 80029d8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80029da:	fb01 f303 	mul.w	r3, r1, r3
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	441a      	add	r2, r3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029f2:	6879      	ldr	r1, [r7, #4]
 80029f4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80029f6:	fb01 f303 	mul.w	r3, r1, r3
 80029fa:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80029fc:	441a      	add	r2, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a0a:	4a04      	ldr	r2, [pc, #16]	@ (8002a1c <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d915      	bls.n	8002a3c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8002a10:	e006      	b.n	8002a20 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8002a12:	bf00      	nop
 8002a14:	ffff0003 	.word	0xffff0003
 8002a18:	10002b00 	.word	0x10002b00
 8002a1c:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a26:	f043 0220 	orr.w	r2, r3, #32
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2203      	movs	r2, #3
 8002a34:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e010      	b.n	8002a5e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a40:	60fb      	str	r3, [r7, #12]
 8002a42:	e005      	b.n	8002a50 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2200      	movs	r2, #0
 8002a48:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	3304      	adds	r3, #4
 8002a4e:	60fb      	str	r3, [r7, #12]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a56:	68fa      	ldr	r2, [r7, #12]
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d3f3      	bcc.n	8002a44 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8002a5c:	2300      	movs	r3, #0
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3714      	adds	r7, #20
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop

08002a6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b089      	sub	sp, #36	@ 0x24
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002a76:	2300      	movs	r3, #0
 8002a78:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002a7a:	4b89      	ldr	r3, [pc, #548]	@ (8002ca0 <HAL_GPIO_Init+0x234>)
 8002a7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002a7e:	e194      	b.n	8002daa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	2101      	movs	r1, #1
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	fa01 f303 	lsl.w	r3, r1, r3
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	f000 8186 	beq.w	8002da4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f003 0303 	and.w	r3, r3, #3
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d005      	beq.n	8002ab0 <HAL_GPIO_Init+0x44>
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f003 0303 	and.w	r3, r3, #3
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d130      	bne.n	8002b12 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	2203      	movs	r2, #3
 8002abc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac0:	43db      	mvns	r3, r3
 8002ac2:	69ba      	ldr	r2, [r7, #24]
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	68da      	ldr	r2, [r3, #12]
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	005b      	lsls	r3, r3, #1
 8002ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad4:	69ba      	ldr	r2, [r7, #24]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	fa02 f303 	lsl.w	r3, r2, r3
 8002aee:	43db      	mvns	r3, r3
 8002af0:	69ba      	ldr	r2, [r7, #24]
 8002af2:	4013      	ands	r3, r2
 8002af4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	091b      	lsrs	r3, r3, #4
 8002afc:	f003 0201 	and.w	r2, r3, #1
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	fa02 f303 	lsl.w	r3, r2, r3
 8002b06:	69ba      	ldr	r2, [r7, #24]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	69ba      	ldr	r2, [r7, #24]
 8002b10:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f003 0303 	and.w	r3, r3, #3
 8002b1a:	2b03      	cmp	r3, #3
 8002b1c:	d017      	beq.n	8002b4e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	2203      	movs	r2, #3
 8002b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2e:	43db      	mvns	r3, r3
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	4013      	ands	r3, r2
 8002b34:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	689a      	ldr	r2, [r3, #8]
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	69ba      	ldr	r2, [r7, #24]
 8002b4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f003 0303 	and.w	r3, r3, #3
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d123      	bne.n	8002ba2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	08da      	lsrs	r2, r3, #3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	3208      	adds	r2, #8
 8002b62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	f003 0307 	and.w	r3, r3, #7
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	220f      	movs	r2, #15
 8002b72:	fa02 f303 	lsl.w	r3, r2, r3
 8002b76:	43db      	mvns	r3, r3
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	691a      	ldr	r2, [r3, #16]
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	f003 0307 	and.w	r3, r3, #7
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8e:	69ba      	ldr	r2, [r7, #24]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	08da      	lsrs	r2, r3, #3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	3208      	adds	r2, #8
 8002b9c:	69b9      	ldr	r1, [r7, #24]
 8002b9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	2203      	movs	r2, #3
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb2:	43db      	mvns	r3, r3
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f003 0203 	and.w	r2, r3, #3
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bca:	69ba      	ldr	r2, [r7, #24]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	69ba      	ldr	r2, [r7, #24]
 8002bd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f000 80e0 	beq.w	8002da4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002be4:	4b2f      	ldr	r3, [pc, #188]	@ (8002ca4 <HAL_GPIO_Init+0x238>)
 8002be6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002bea:	4a2e      	ldr	r2, [pc, #184]	@ (8002ca4 <HAL_GPIO_Init+0x238>)
 8002bec:	f043 0302 	orr.w	r3, r3, #2
 8002bf0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002bf4:	4b2b      	ldr	r3, [pc, #172]	@ (8002ca4 <HAL_GPIO_Init+0x238>)
 8002bf6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	60fb      	str	r3, [r7, #12]
 8002c00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c02:	4a29      	ldr	r2, [pc, #164]	@ (8002ca8 <HAL_GPIO_Init+0x23c>)
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	089b      	lsrs	r3, r3, #2
 8002c08:	3302      	adds	r3, #2
 8002c0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	f003 0303 	and.w	r3, r3, #3
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	220f      	movs	r2, #15
 8002c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1e:	43db      	mvns	r3, r3
 8002c20:	69ba      	ldr	r2, [r7, #24]
 8002c22:	4013      	ands	r3, r2
 8002c24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a20      	ldr	r2, [pc, #128]	@ (8002cac <HAL_GPIO_Init+0x240>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d052      	beq.n	8002cd4 <HAL_GPIO_Init+0x268>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a1f      	ldr	r2, [pc, #124]	@ (8002cb0 <HAL_GPIO_Init+0x244>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d031      	beq.n	8002c9a <HAL_GPIO_Init+0x22e>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a1e      	ldr	r2, [pc, #120]	@ (8002cb4 <HAL_GPIO_Init+0x248>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d02b      	beq.n	8002c96 <HAL_GPIO_Init+0x22a>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a1d      	ldr	r2, [pc, #116]	@ (8002cb8 <HAL_GPIO_Init+0x24c>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d025      	beq.n	8002c92 <HAL_GPIO_Init+0x226>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a1c      	ldr	r2, [pc, #112]	@ (8002cbc <HAL_GPIO_Init+0x250>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d01f      	beq.n	8002c8e <HAL_GPIO_Init+0x222>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a1b      	ldr	r2, [pc, #108]	@ (8002cc0 <HAL_GPIO_Init+0x254>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d019      	beq.n	8002c8a <HAL_GPIO_Init+0x21e>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a1a      	ldr	r2, [pc, #104]	@ (8002cc4 <HAL_GPIO_Init+0x258>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d013      	beq.n	8002c86 <HAL_GPIO_Init+0x21a>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a19      	ldr	r2, [pc, #100]	@ (8002cc8 <HAL_GPIO_Init+0x25c>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d00d      	beq.n	8002c82 <HAL_GPIO_Init+0x216>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a18      	ldr	r2, [pc, #96]	@ (8002ccc <HAL_GPIO_Init+0x260>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d007      	beq.n	8002c7e <HAL_GPIO_Init+0x212>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a17      	ldr	r2, [pc, #92]	@ (8002cd0 <HAL_GPIO_Init+0x264>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d101      	bne.n	8002c7a <HAL_GPIO_Init+0x20e>
 8002c76:	2309      	movs	r3, #9
 8002c78:	e02d      	b.n	8002cd6 <HAL_GPIO_Init+0x26a>
 8002c7a:	230a      	movs	r3, #10
 8002c7c:	e02b      	b.n	8002cd6 <HAL_GPIO_Init+0x26a>
 8002c7e:	2308      	movs	r3, #8
 8002c80:	e029      	b.n	8002cd6 <HAL_GPIO_Init+0x26a>
 8002c82:	2307      	movs	r3, #7
 8002c84:	e027      	b.n	8002cd6 <HAL_GPIO_Init+0x26a>
 8002c86:	2306      	movs	r3, #6
 8002c88:	e025      	b.n	8002cd6 <HAL_GPIO_Init+0x26a>
 8002c8a:	2305      	movs	r3, #5
 8002c8c:	e023      	b.n	8002cd6 <HAL_GPIO_Init+0x26a>
 8002c8e:	2304      	movs	r3, #4
 8002c90:	e021      	b.n	8002cd6 <HAL_GPIO_Init+0x26a>
 8002c92:	2303      	movs	r3, #3
 8002c94:	e01f      	b.n	8002cd6 <HAL_GPIO_Init+0x26a>
 8002c96:	2302      	movs	r3, #2
 8002c98:	e01d      	b.n	8002cd6 <HAL_GPIO_Init+0x26a>
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e01b      	b.n	8002cd6 <HAL_GPIO_Init+0x26a>
 8002c9e:	bf00      	nop
 8002ca0:	58000080 	.word	0x58000080
 8002ca4:	58024400 	.word	0x58024400
 8002ca8:	58000400 	.word	0x58000400
 8002cac:	58020000 	.word	0x58020000
 8002cb0:	58020400 	.word	0x58020400
 8002cb4:	58020800 	.word	0x58020800
 8002cb8:	58020c00 	.word	0x58020c00
 8002cbc:	58021000 	.word	0x58021000
 8002cc0:	58021400 	.word	0x58021400
 8002cc4:	58021800 	.word	0x58021800
 8002cc8:	58021c00 	.word	0x58021c00
 8002ccc:	58022000 	.word	0x58022000
 8002cd0:	58022400 	.word	0x58022400
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	69fa      	ldr	r2, [r7, #28]
 8002cd8:	f002 0203 	and.w	r2, r2, #3
 8002cdc:	0092      	lsls	r2, r2, #2
 8002cde:	4093      	lsls	r3, r2
 8002ce0:	69ba      	ldr	r2, [r7, #24]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ce6:	4938      	ldr	r1, [pc, #224]	@ (8002dc8 <HAL_GPIO_Init+0x35c>)
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	089b      	lsrs	r3, r3, #2
 8002cec:	3302      	adds	r3, #2
 8002cee:	69ba      	ldr	r2, [r7, #24]
 8002cf0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002cf4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	43db      	mvns	r3, r3
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	4013      	ands	r3, r2
 8002d04:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d003      	beq.n	8002d1a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002d1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002d22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	43db      	mvns	r3, r3
 8002d2e:	69ba      	ldr	r2, [r7, #24]
 8002d30:	4013      	ands	r3, r2
 8002d32:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d003      	beq.n	8002d48 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002d40:	69ba      	ldr	r2, [r7, #24]
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002d48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	43db      	mvns	r3, r3
 8002d5a:	69ba      	ldr	r2, [r7, #24]
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d003      	beq.n	8002d74 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	69ba      	ldr	r2, [r7, #24]
 8002d78:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	43db      	mvns	r3, r3
 8002d84:	69ba      	ldr	r2, [r7, #24]
 8002d86:	4013      	ands	r3, r2
 8002d88:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d003      	beq.n	8002d9e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002d96:	69ba      	ldr	r2, [r7, #24]
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	69ba      	ldr	r2, [r7, #24]
 8002da2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	3301      	adds	r3, #1
 8002da8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	fa22 f303 	lsr.w	r3, r2, r3
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	f47f ae63 	bne.w	8002a80 <HAL_GPIO_Init+0x14>
  }
}
 8002dba:	bf00      	nop
 8002dbc:	bf00      	nop
 8002dbe:	3724      	adds	r7, #36	@ 0x24
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr
 8002dc8:	58000400 	.word	0x58000400

08002dcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	460b      	mov	r3, r1
 8002dd6:	807b      	strh	r3, [r7, #2]
 8002dd8:	4613      	mov	r3, r2
 8002dda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ddc:	787b      	ldrb	r3, [r7, #1]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d003      	beq.n	8002dea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002de2:	887a      	ldrh	r2, [r7, #2]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002de8:	e003      	b.n	8002df2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002dea:	887b      	ldrh	r3, [r7, #2]
 8002dec:	041a      	lsls	r2, r3, #16
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	619a      	str	r2, [r3, #24]
}
 8002df2:	bf00      	nop
 8002df4:	370c      	adds	r7, #12
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
	...

08002e00 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002e08:	4a08      	ldr	r2, [pc, #32]	@ (8002e2c <HAL_HSEM_FastTake+0x2c>)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	3320      	adds	r3, #32
 8002e0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e12:	4a07      	ldr	r2, [pc, #28]	@ (8002e30 <HAL_HSEM_FastTake+0x30>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d101      	bne.n	8002e1c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	e000      	b.n	8002e1e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	370c      	adds	r7, #12
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	58026400 	.word	0x58026400
 8002e30:	80000300 	.word	0x80000300

08002e34 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8002e3e:	4906      	ldr	r1, [pc, #24]	@ (8002e58 <HAL_HSEM_Release+0x24>)
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002e4c:	bf00      	nop
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr
 8002e58:	58026400 	.word	0x58026400

08002e5c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002e64:	4b29      	ldr	r3, [pc, #164]	@ (8002f0c <HAL_PWREx_ConfigSupply+0xb0>)
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	f003 0307 	and.w	r3, r3, #7
 8002e6c:	2b06      	cmp	r3, #6
 8002e6e:	d00a      	beq.n	8002e86 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002e70:	4b26      	ldr	r3, [pc, #152]	@ (8002f0c <HAL_PWREx_ConfigSupply+0xb0>)
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d001      	beq.n	8002e82 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e040      	b.n	8002f04 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002e82:	2300      	movs	r3, #0
 8002e84:	e03e      	b.n	8002f04 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002e86:	4b21      	ldr	r3, [pc, #132]	@ (8002f0c <HAL_PWREx_ConfigSupply+0xb0>)
 8002e88:	68db      	ldr	r3, [r3, #12]
 8002e8a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002e8e:	491f      	ldr	r1, [pc, #124]	@ (8002f0c <HAL_PWREx_ConfigSupply+0xb0>)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002e96:	f7fe fbd5 	bl	8001644 <HAL_GetTick>
 8002e9a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002e9c:	e009      	b.n	8002eb2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002e9e:	f7fe fbd1 	bl	8001644 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002eac:	d901      	bls.n	8002eb2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e028      	b.n	8002f04 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002eb2:	4b16      	ldr	r3, [pc, #88]	@ (8002f0c <HAL_PWREx_ConfigSupply+0xb0>)
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002eba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ebe:	d1ee      	bne.n	8002e9e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2b1e      	cmp	r3, #30
 8002ec4:	d008      	beq.n	8002ed8 <HAL_PWREx_ConfigSupply+0x7c>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2b2e      	cmp	r3, #46	@ 0x2e
 8002eca:	d005      	beq.n	8002ed8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b1d      	cmp	r3, #29
 8002ed0:	d002      	beq.n	8002ed8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2b2d      	cmp	r3, #45	@ 0x2d
 8002ed6:	d114      	bne.n	8002f02 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002ed8:	f7fe fbb4 	bl	8001644 <HAL_GetTick>
 8002edc:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002ede:	e009      	b.n	8002ef4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002ee0:	f7fe fbb0 	bl	8001644 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002eee:	d901      	bls.n	8002ef4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e007      	b.n	8002f04 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002ef4:	4b05      	ldr	r3, [pc, #20]	@ (8002f0c <HAL_PWREx_ConfigSupply+0xb0>)
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002efc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f00:	d1ee      	bne.n	8002ee0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3710      	adds	r7, #16
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	58024800 	.word	0x58024800

08002f10 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b08c      	sub	sp, #48	@ 0x30
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d102      	bne.n	8002f24 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	f000 bc48 	b.w	80037b4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0301 	and.w	r3, r3, #1
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	f000 8088 	beq.w	8003042 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f32:	4b99      	ldr	r3, [pc, #612]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8002f34:	691b      	ldr	r3, [r3, #16]
 8002f36:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002f3c:	4b96      	ldr	r3, [pc, #600]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8002f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f40:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f44:	2b10      	cmp	r3, #16
 8002f46:	d007      	beq.n	8002f58 <HAL_RCC_OscConfig+0x48>
 8002f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f4a:	2b18      	cmp	r3, #24
 8002f4c:	d111      	bne.n	8002f72 <HAL_RCC_OscConfig+0x62>
 8002f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f50:	f003 0303 	and.w	r3, r3, #3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d10c      	bne.n	8002f72 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f58:	4b8f      	ldr	r3, [pc, #572]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d06d      	beq.n	8003040 <HAL_RCC_OscConfig+0x130>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d169      	bne.n	8003040 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	f000 bc21 	b.w	80037b4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f7a:	d106      	bne.n	8002f8a <HAL_RCC_OscConfig+0x7a>
 8002f7c:	4b86      	ldr	r3, [pc, #536]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a85      	ldr	r2, [pc, #532]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8002f82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f86:	6013      	str	r3, [r2, #0]
 8002f88:	e02e      	b.n	8002fe8 <HAL_RCC_OscConfig+0xd8>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10c      	bne.n	8002fac <HAL_RCC_OscConfig+0x9c>
 8002f92:	4b81      	ldr	r3, [pc, #516]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a80      	ldr	r2, [pc, #512]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8002f98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f9c:	6013      	str	r3, [r2, #0]
 8002f9e:	4b7e      	ldr	r3, [pc, #504]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a7d      	ldr	r2, [pc, #500]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8002fa4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fa8:	6013      	str	r3, [r2, #0]
 8002faa:	e01d      	b.n	8002fe8 <HAL_RCC_OscConfig+0xd8>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fb4:	d10c      	bne.n	8002fd0 <HAL_RCC_OscConfig+0xc0>
 8002fb6:	4b78      	ldr	r3, [pc, #480]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a77      	ldr	r2, [pc, #476]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8002fbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fc0:	6013      	str	r3, [r2, #0]
 8002fc2:	4b75      	ldr	r3, [pc, #468]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a74      	ldr	r2, [pc, #464]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8002fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fcc:	6013      	str	r3, [r2, #0]
 8002fce:	e00b      	b.n	8002fe8 <HAL_RCC_OscConfig+0xd8>
 8002fd0:	4b71      	ldr	r3, [pc, #452]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a70      	ldr	r2, [pc, #448]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8002fd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fda:	6013      	str	r3, [r2, #0]
 8002fdc:	4b6e      	ldr	r3, [pc, #440]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a6d      	ldr	r2, [pc, #436]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8002fe2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fe6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d013      	beq.n	8003018 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff0:	f7fe fb28 	bl	8001644 <HAL_GetTick>
 8002ff4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ff6:	e008      	b.n	800300a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ff8:	f7fe fb24 	bl	8001644 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	2b64      	cmp	r3, #100	@ 0x64
 8003004:	d901      	bls.n	800300a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e3d4      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800300a:	4b63      	ldr	r3, [pc, #396]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d0f0      	beq.n	8002ff8 <HAL_RCC_OscConfig+0xe8>
 8003016:	e014      	b.n	8003042 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003018:	f7fe fb14 	bl	8001644 <HAL_GetTick>
 800301c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800301e:	e008      	b.n	8003032 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003020:	f7fe fb10 	bl	8001644 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b64      	cmp	r3, #100	@ 0x64
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e3c0      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003032:	4b59      	ldr	r3, [pc, #356]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d1f0      	bne.n	8003020 <HAL_RCC_OscConfig+0x110>
 800303e:	e000      	b.n	8003042 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003040:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b00      	cmp	r3, #0
 800304c:	f000 80ca 	beq.w	80031e4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003050:	4b51      	ldr	r3, [pc, #324]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8003052:	691b      	ldr	r3, [r3, #16]
 8003054:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003058:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800305a:	4b4f      	ldr	r3, [pc, #316]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 800305c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800305e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003060:	6a3b      	ldr	r3, [r7, #32]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d007      	beq.n	8003076 <HAL_RCC_OscConfig+0x166>
 8003066:	6a3b      	ldr	r3, [r7, #32]
 8003068:	2b18      	cmp	r3, #24
 800306a:	d156      	bne.n	800311a <HAL_RCC_OscConfig+0x20a>
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	f003 0303 	and.w	r3, r3, #3
 8003072:	2b00      	cmp	r3, #0
 8003074:	d151      	bne.n	800311a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003076:	4b48      	ldr	r3, [pc, #288]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0304 	and.w	r3, r3, #4
 800307e:	2b00      	cmp	r3, #0
 8003080:	d005      	beq.n	800308e <HAL_RCC_OscConfig+0x17e>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e392      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800308e:	4b42      	ldr	r3, [pc, #264]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f023 0219 	bic.w	r2, r3, #25
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	493f      	ldr	r1, [pc, #252]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 800309c:	4313      	orrs	r3, r2
 800309e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030a0:	f7fe fad0 	bl	8001644 <HAL_GetTick>
 80030a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030a6:	e008      	b.n	80030ba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030a8:	f7fe facc 	bl	8001644 <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d901      	bls.n	80030ba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e37c      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030ba:	4b37      	ldr	r3, [pc, #220]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0304 	and.w	r3, r3, #4
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d0f0      	beq.n	80030a8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030c6:	f7fe faed 	bl	80016a4 <HAL_GetREVID>
 80030ca:	4603      	mov	r3, r0
 80030cc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d817      	bhi.n	8003104 <HAL_RCC_OscConfig+0x1f4>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	691b      	ldr	r3, [r3, #16]
 80030d8:	2b40      	cmp	r3, #64	@ 0x40
 80030da:	d108      	bne.n	80030ee <HAL_RCC_OscConfig+0x1de>
 80030dc:	4b2e      	ldr	r3, [pc, #184]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80030e4:	4a2c      	ldr	r2, [pc, #176]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 80030e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030ea:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030ec:	e07a      	b.n	80031e4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030ee:	4b2a      	ldr	r3, [pc, #168]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	031b      	lsls	r3, r3, #12
 80030fc:	4926      	ldr	r1, [pc, #152]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003102:	e06f      	b.n	80031e4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003104:	4b24      	ldr	r3, [pc, #144]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	691b      	ldr	r3, [r3, #16]
 8003110:	061b      	lsls	r3, r3, #24
 8003112:	4921      	ldr	r1, [pc, #132]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8003114:	4313      	orrs	r3, r2
 8003116:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003118:	e064      	b.n	80031e4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d047      	beq.n	80031b2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003122:	4b1d      	ldr	r3, [pc, #116]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f023 0219 	bic.w	r2, r3, #25
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	491a      	ldr	r1, [pc, #104]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8003130:	4313      	orrs	r3, r2
 8003132:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003134:	f7fe fa86 	bl	8001644 <HAL_GetTick>
 8003138:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800313a:	e008      	b.n	800314e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800313c:	f7fe fa82 	bl	8001644 <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b02      	cmp	r3, #2
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e332      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800314e:	4b12      	ldr	r3, [pc, #72]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0304 	and.w	r3, r3, #4
 8003156:	2b00      	cmp	r3, #0
 8003158:	d0f0      	beq.n	800313c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800315a:	f7fe faa3 	bl	80016a4 <HAL_GetREVID>
 800315e:	4603      	mov	r3, r0
 8003160:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003164:	4293      	cmp	r3, r2
 8003166:	d819      	bhi.n	800319c <HAL_RCC_OscConfig+0x28c>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	2b40      	cmp	r3, #64	@ 0x40
 800316e:	d108      	bne.n	8003182 <HAL_RCC_OscConfig+0x272>
 8003170:	4b09      	ldr	r3, [pc, #36]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003178:	4a07      	ldr	r2, [pc, #28]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 800317a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800317e:	6053      	str	r3, [r2, #4]
 8003180:	e030      	b.n	80031e4 <HAL_RCC_OscConfig+0x2d4>
 8003182:	4b05      	ldr	r3, [pc, #20]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	031b      	lsls	r3, r3, #12
 8003190:	4901      	ldr	r1, [pc, #4]	@ (8003198 <HAL_RCC_OscConfig+0x288>)
 8003192:	4313      	orrs	r3, r2
 8003194:	604b      	str	r3, [r1, #4]
 8003196:	e025      	b.n	80031e4 <HAL_RCC_OscConfig+0x2d4>
 8003198:	58024400 	.word	0x58024400
 800319c:	4b9a      	ldr	r3, [pc, #616]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	691b      	ldr	r3, [r3, #16]
 80031a8:	061b      	lsls	r3, r3, #24
 80031aa:	4997      	ldr	r1, [pc, #604]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	604b      	str	r3, [r1, #4]
 80031b0:	e018      	b.n	80031e4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031b2:	4b95      	ldr	r3, [pc, #596]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a94      	ldr	r2, [pc, #592]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 80031b8:	f023 0301 	bic.w	r3, r3, #1
 80031bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031be:	f7fe fa41 	bl	8001644 <HAL_GetTick>
 80031c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80031c4:	e008      	b.n	80031d8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031c6:	f7fe fa3d 	bl	8001644 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d901      	bls.n	80031d8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e2ed      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80031d8:	4b8b      	ldr	r3, [pc, #556]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 0304 	and.w	r3, r3, #4
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d1f0      	bne.n	80031c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0310 	and.w	r3, r3, #16
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f000 80a9 	beq.w	8003344 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031f2:	4b85      	ldr	r3, [pc, #532]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 80031f4:	691b      	ldr	r3, [r3, #16]
 80031f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031fa:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80031fc:	4b82      	ldr	r3, [pc, #520]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 80031fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003200:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	2b08      	cmp	r3, #8
 8003206:	d007      	beq.n	8003218 <HAL_RCC_OscConfig+0x308>
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	2b18      	cmp	r3, #24
 800320c:	d13a      	bne.n	8003284 <HAL_RCC_OscConfig+0x374>
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	f003 0303 	and.w	r3, r3, #3
 8003214:	2b01      	cmp	r3, #1
 8003216:	d135      	bne.n	8003284 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003218:	4b7b      	ldr	r3, [pc, #492]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003220:	2b00      	cmp	r3, #0
 8003222:	d005      	beq.n	8003230 <HAL_RCC_OscConfig+0x320>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	69db      	ldr	r3, [r3, #28]
 8003228:	2b80      	cmp	r3, #128	@ 0x80
 800322a:	d001      	beq.n	8003230 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e2c1      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003230:	f7fe fa38 	bl	80016a4 <HAL_GetREVID>
 8003234:	4603      	mov	r3, r0
 8003236:	f241 0203 	movw	r2, #4099	@ 0x1003
 800323a:	4293      	cmp	r3, r2
 800323c:	d817      	bhi.n	800326e <HAL_RCC_OscConfig+0x35e>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6a1b      	ldr	r3, [r3, #32]
 8003242:	2b20      	cmp	r3, #32
 8003244:	d108      	bne.n	8003258 <HAL_RCC_OscConfig+0x348>
 8003246:	4b70      	ldr	r3, [pc, #448]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800324e:	4a6e      	ldr	r2, [pc, #440]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 8003250:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003254:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003256:	e075      	b.n	8003344 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003258:	4b6b      	ldr	r3, [pc, #428]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6a1b      	ldr	r3, [r3, #32]
 8003264:	069b      	lsls	r3, r3, #26
 8003266:	4968      	ldr	r1, [pc, #416]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 8003268:	4313      	orrs	r3, r2
 800326a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800326c:	e06a      	b.n	8003344 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800326e:	4b66      	ldr	r3, [pc, #408]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a1b      	ldr	r3, [r3, #32]
 800327a:	061b      	lsls	r3, r3, #24
 800327c:	4962      	ldr	r1, [pc, #392]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 800327e:	4313      	orrs	r3, r2
 8003280:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003282:	e05f      	b.n	8003344 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	69db      	ldr	r3, [r3, #28]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d042      	beq.n	8003312 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800328c:	4b5e      	ldr	r3, [pc, #376]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a5d      	ldr	r2, [pc, #372]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 8003292:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003296:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003298:	f7fe f9d4 	bl	8001644 <HAL_GetTick>
 800329c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800329e:	e008      	b.n	80032b2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80032a0:	f7fe f9d0 	bl	8001644 <HAL_GetTick>
 80032a4:	4602      	mov	r2, r0
 80032a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d901      	bls.n	80032b2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e280      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80032b2:	4b55      	ldr	r3, [pc, #340]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d0f0      	beq.n	80032a0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80032be:	f7fe f9f1 	bl	80016a4 <HAL_GetREVID>
 80032c2:	4603      	mov	r3, r0
 80032c4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d817      	bhi.n	80032fc <HAL_RCC_OscConfig+0x3ec>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a1b      	ldr	r3, [r3, #32]
 80032d0:	2b20      	cmp	r3, #32
 80032d2:	d108      	bne.n	80032e6 <HAL_RCC_OscConfig+0x3d6>
 80032d4:	4b4c      	ldr	r3, [pc, #304]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80032dc:	4a4a      	ldr	r2, [pc, #296]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 80032de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80032e2:	6053      	str	r3, [r2, #4]
 80032e4:	e02e      	b.n	8003344 <HAL_RCC_OscConfig+0x434>
 80032e6:	4b48      	ldr	r3, [pc, #288]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a1b      	ldr	r3, [r3, #32]
 80032f2:	069b      	lsls	r3, r3, #26
 80032f4:	4944      	ldr	r1, [pc, #272]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	604b      	str	r3, [r1, #4]
 80032fa:	e023      	b.n	8003344 <HAL_RCC_OscConfig+0x434>
 80032fc:	4b42      	ldr	r3, [pc, #264]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6a1b      	ldr	r3, [r3, #32]
 8003308:	061b      	lsls	r3, r3, #24
 800330a:	493f      	ldr	r1, [pc, #252]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 800330c:	4313      	orrs	r3, r2
 800330e:	60cb      	str	r3, [r1, #12]
 8003310:	e018      	b.n	8003344 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003312:	4b3d      	ldr	r3, [pc, #244]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a3c      	ldr	r2, [pc, #240]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 8003318:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800331c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800331e:	f7fe f991 	bl	8001644 <HAL_GetTick>
 8003322:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003324:	e008      	b.n	8003338 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003326:	f7fe f98d 	bl	8001644 <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	2b02      	cmp	r3, #2
 8003332:	d901      	bls.n	8003338 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003334:	2303      	movs	r3, #3
 8003336:	e23d      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003338:	4b33      	ldr	r3, [pc, #204]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003340:	2b00      	cmp	r3, #0
 8003342:	d1f0      	bne.n	8003326 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0308 	and.w	r3, r3, #8
 800334c:	2b00      	cmp	r3, #0
 800334e:	d036      	beq.n	80033be <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	695b      	ldr	r3, [r3, #20]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d019      	beq.n	800338c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003358:	4b2b      	ldr	r3, [pc, #172]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 800335a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800335c:	4a2a      	ldr	r2, [pc, #168]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 800335e:	f043 0301 	orr.w	r3, r3, #1
 8003362:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003364:	f7fe f96e 	bl	8001644 <HAL_GetTick>
 8003368:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800336a:	e008      	b.n	800337e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800336c:	f7fe f96a 	bl	8001644 <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2b02      	cmp	r3, #2
 8003378:	d901      	bls.n	800337e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e21a      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800337e:	4b22      	ldr	r3, [pc, #136]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 8003380:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003382:	f003 0302 	and.w	r3, r3, #2
 8003386:	2b00      	cmp	r3, #0
 8003388:	d0f0      	beq.n	800336c <HAL_RCC_OscConfig+0x45c>
 800338a:	e018      	b.n	80033be <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800338c:	4b1e      	ldr	r3, [pc, #120]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 800338e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003390:	4a1d      	ldr	r2, [pc, #116]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 8003392:	f023 0301 	bic.w	r3, r3, #1
 8003396:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003398:	f7fe f954 	bl	8001644 <HAL_GetTick>
 800339c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800339e:	e008      	b.n	80033b2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033a0:	f7fe f950 	bl	8001644 <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d901      	bls.n	80033b2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e200      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80033b2:	4b15      	ldr	r3, [pc, #84]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 80033b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d1f0      	bne.n	80033a0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0320 	and.w	r3, r3, #32
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d039      	beq.n	800343e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d01c      	beq.n	800340c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80033d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a0c      	ldr	r2, [pc, #48]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 80033d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80033dc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80033de:	f7fe f931 	bl	8001644 <HAL_GetTick>
 80033e2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80033e4:	e008      	b.n	80033f8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033e6:	f7fe f92d 	bl	8001644 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	2b02      	cmp	r3, #2
 80033f2:	d901      	bls.n	80033f8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80033f4:	2303      	movs	r3, #3
 80033f6:	e1dd      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80033f8:	4b03      	ldr	r3, [pc, #12]	@ (8003408 <HAL_RCC_OscConfig+0x4f8>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d0f0      	beq.n	80033e6 <HAL_RCC_OscConfig+0x4d6>
 8003404:	e01b      	b.n	800343e <HAL_RCC_OscConfig+0x52e>
 8003406:	bf00      	nop
 8003408:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800340c:	4b9b      	ldr	r3, [pc, #620]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a9a      	ldr	r2, [pc, #616]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003412:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003416:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003418:	f7fe f914 	bl	8001644 <HAL_GetTick>
 800341c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800341e:	e008      	b.n	8003432 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003420:	f7fe f910 	bl	8001644 <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	2b02      	cmp	r3, #2
 800342c:	d901      	bls.n	8003432 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e1c0      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003432:	4b92      	ldr	r3, [pc, #584]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d1f0      	bne.n	8003420 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0304 	and.w	r3, r3, #4
 8003446:	2b00      	cmp	r3, #0
 8003448:	f000 8081 	beq.w	800354e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800344c:	4b8c      	ldr	r3, [pc, #560]	@ (8003680 <HAL_RCC_OscConfig+0x770>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a8b      	ldr	r2, [pc, #556]	@ (8003680 <HAL_RCC_OscConfig+0x770>)
 8003452:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003456:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003458:	f7fe f8f4 	bl	8001644 <HAL_GetTick>
 800345c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800345e:	e008      	b.n	8003472 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003460:	f7fe f8f0 	bl	8001644 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	2b64      	cmp	r3, #100	@ 0x64
 800346c:	d901      	bls.n	8003472 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e1a0      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003472:	4b83      	ldr	r3, [pc, #524]	@ (8003680 <HAL_RCC_OscConfig+0x770>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800347a:	2b00      	cmp	r3, #0
 800347c:	d0f0      	beq.n	8003460 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	2b01      	cmp	r3, #1
 8003484:	d106      	bne.n	8003494 <HAL_RCC_OscConfig+0x584>
 8003486:	4b7d      	ldr	r3, [pc, #500]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003488:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800348a:	4a7c      	ldr	r2, [pc, #496]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 800348c:	f043 0301 	orr.w	r3, r3, #1
 8003490:	6713      	str	r3, [r2, #112]	@ 0x70
 8003492:	e02d      	b.n	80034f0 <HAL_RCC_OscConfig+0x5e0>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d10c      	bne.n	80034b6 <HAL_RCC_OscConfig+0x5a6>
 800349c:	4b77      	ldr	r3, [pc, #476]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 800349e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034a0:	4a76      	ldr	r2, [pc, #472]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 80034a2:	f023 0301 	bic.w	r3, r3, #1
 80034a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80034a8:	4b74      	ldr	r3, [pc, #464]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 80034aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ac:	4a73      	ldr	r2, [pc, #460]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 80034ae:	f023 0304 	bic.w	r3, r3, #4
 80034b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80034b4:	e01c      	b.n	80034f0 <HAL_RCC_OscConfig+0x5e0>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	2b05      	cmp	r3, #5
 80034bc:	d10c      	bne.n	80034d8 <HAL_RCC_OscConfig+0x5c8>
 80034be:	4b6f      	ldr	r3, [pc, #444]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 80034c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034c2:	4a6e      	ldr	r2, [pc, #440]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 80034c4:	f043 0304 	orr.w	r3, r3, #4
 80034c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80034ca:	4b6c      	ldr	r3, [pc, #432]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 80034cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ce:	4a6b      	ldr	r2, [pc, #428]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 80034d0:	f043 0301 	orr.w	r3, r3, #1
 80034d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80034d6:	e00b      	b.n	80034f0 <HAL_RCC_OscConfig+0x5e0>
 80034d8:	4b68      	ldr	r3, [pc, #416]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 80034da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034dc:	4a67      	ldr	r2, [pc, #412]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 80034de:	f023 0301 	bic.w	r3, r3, #1
 80034e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80034e4:	4b65      	ldr	r3, [pc, #404]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 80034e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034e8:	4a64      	ldr	r2, [pc, #400]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 80034ea:	f023 0304 	bic.w	r3, r3, #4
 80034ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d015      	beq.n	8003524 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034f8:	f7fe f8a4 	bl	8001644 <HAL_GetTick>
 80034fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80034fe:	e00a      	b.n	8003516 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003500:	f7fe f8a0 	bl	8001644 <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800350e:	4293      	cmp	r3, r2
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e14e      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003516:	4b59      	ldr	r3, [pc, #356]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800351a:	f003 0302 	and.w	r3, r3, #2
 800351e:	2b00      	cmp	r3, #0
 8003520:	d0ee      	beq.n	8003500 <HAL_RCC_OscConfig+0x5f0>
 8003522:	e014      	b.n	800354e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003524:	f7fe f88e 	bl	8001644 <HAL_GetTick>
 8003528:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800352a:	e00a      	b.n	8003542 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800352c:	f7fe f88a 	bl	8001644 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	f241 3288 	movw	r2, #5000	@ 0x1388
 800353a:	4293      	cmp	r3, r2
 800353c:	d901      	bls.n	8003542 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e138      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003542:	4b4e      	ldr	r3, [pc, #312]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003546:	f003 0302 	and.w	r3, r3, #2
 800354a:	2b00      	cmp	r3, #0
 800354c:	d1ee      	bne.n	800352c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003552:	2b00      	cmp	r3, #0
 8003554:	f000 812d 	beq.w	80037b2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003558:	4b48      	ldr	r3, [pc, #288]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 800355a:	691b      	ldr	r3, [r3, #16]
 800355c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003560:	2b18      	cmp	r3, #24
 8003562:	f000 80bd 	beq.w	80036e0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356a:	2b02      	cmp	r3, #2
 800356c:	f040 809e 	bne.w	80036ac <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003570:	4b42      	ldr	r3, [pc, #264]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a41      	ldr	r2, [pc, #260]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003576:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800357a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800357c:	f7fe f862 	bl	8001644 <HAL_GetTick>
 8003580:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003582:	e008      	b.n	8003596 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003584:	f7fe f85e 	bl	8001644 <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	2b02      	cmp	r3, #2
 8003590:	d901      	bls.n	8003596 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003592:	2303      	movs	r3, #3
 8003594:	e10e      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003596:	4b39      	ldr	r3, [pc, #228]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d1f0      	bne.n	8003584 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035a2:	4b36      	ldr	r3, [pc, #216]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 80035a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80035a6:	4b37      	ldr	r3, [pc, #220]	@ (8003684 <HAL_RCC_OscConfig+0x774>)
 80035a8:	4013      	ands	r3, r2
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80035b2:	0112      	lsls	r2, r2, #4
 80035b4:	430a      	orrs	r2, r1
 80035b6:	4931      	ldr	r1, [pc, #196]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 80035b8:	4313      	orrs	r3, r2
 80035ba:	628b      	str	r3, [r1, #40]	@ 0x28
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035c0:	3b01      	subs	r3, #1
 80035c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035ca:	3b01      	subs	r3, #1
 80035cc:	025b      	lsls	r3, r3, #9
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	431a      	orrs	r2, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035d6:	3b01      	subs	r3, #1
 80035d8:	041b      	lsls	r3, r3, #16
 80035da:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80035de:	431a      	orrs	r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035e4:	3b01      	subs	r3, #1
 80035e6:	061b      	lsls	r3, r3, #24
 80035e8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80035ec:	4923      	ldr	r1, [pc, #140]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80035f2:	4b22      	ldr	r3, [pc, #136]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 80035f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035f6:	4a21      	ldr	r2, [pc, #132]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 80035f8:	f023 0301 	bic.w	r3, r3, #1
 80035fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80035fe:	4b1f      	ldr	r3, [pc, #124]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003600:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003602:	4b21      	ldr	r3, [pc, #132]	@ (8003688 <HAL_RCC_OscConfig+0x778>)
 8003604:	4013      	ands	r3, r2
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800360a:	00d2      	lsls	r2, r2, #3
 800360c:	491b      	ldr	r1, [pc, #108]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 800360e:	4313      	orrs	r3, r2
 8003610:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003612:	4b1a      	ldr	r3, [pc, #104]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003616:	f023 020c 	bic.w	r2, r3, #12
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361e:	4917      	ldr	r1, [pc, #92]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003620:	4313      	orrs	r3, r2
 8003622:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003624:	4b15      	ldr	r3, [pc, #84]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003628:	f023 0202 	bic.w	r2, r3, #2
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003630:	4912      	ldr	r1, [pc, #72]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003632:	4313      	orrs	r3, r2
 8003634:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003636:	4b11      	ldr	r3, [pc, #68]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800363a:	4a10      	ldr	r2, [pc, #64]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 800363c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003640:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003642:	4b0e      	ldr	r3, [pc, #56]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003646:	4a0d      	ldr	r2, [pc, #52]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003648:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800364c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800364e:	4b0b      	ldr	r3, [pc, #44]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003652:	4a0a      	ldr	r2, [pc, #40]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003654:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003658:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800365a:	4b08      	ldr	r3, [pc, #32]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 800365c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800365e:	4a07      	ldr	r2, [pc, #28]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003660:	f043 0301 	orr.w	r3, r3, #1
 8003664:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003666:	4b05      	ldr	r3, [pc, #20]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a04      	ldr	r2, [pc, #16]	@ (800367c <HAL_RCC_OscConfig+0x76c>)
 800366c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003670:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003672:	f7fd ffe7 	bl	8001644 <HAL_GetTick>
 8003676:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003678:	e011      	b.n	800369e <HAL_RCC_OscConfig+0x78e>
 800367a:	bf00      	nop
 800367c:	58024400 	.word	0x58024400
 8003680:	58024800 	.word	0x58024800
 8003684:	fffffc0c 	.word	0xfffffc0c
 8003688:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800368c:	f7fd ffda 	bl	8001644 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b02      	cmp	r3, #2
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e08a      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800369e:	4b47      	ldr	r3, [pc, #284]	@ (80037bc <HAL_RCC_OscConfig+0x8ac>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d0f0      	beq.n	800368c <HAL_RCC_OscConfig+0x77c>
 80036aa:	e082      	b.n	80037b2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036ac:	4b43      	ldr	r3, [pc, #268]	@ (80037bc <HAL_RCC_OscConfig+0x8ac>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a42      	ldr	r2, [pc, #264]	@ (80037bc <HAL_RCC_OscConfig+0x8ac>)
 80036b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80036b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036b8:	f7fd ffc4 	bl	8001644 <HAL_GetTick>
 80036bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80036be:	e008      	b.n	80036d2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036c0:	f7fd ffc0 	bl	8001644 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d901      	bls.n	80036d2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e070      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80036d2:	4b3a      	ldr	r3, [pc, #232]	@ (80037bc <HAL_RCC_OscConfig+0x8ac>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d1f0      	bne.n	80036c0 <HAL_RCC_OscConfig+0x7b0>
 80036de:	e068      	b.n	80037b2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80036e0:	4b36      	ldr	r3, [pc, #216]	@ (80037bc <HAL_RCC_OscConfig+0x8ac>)
 80036e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80036e6:	4b35      	ldr	r3, [pc, #212]	@ (80037bc <HAL_RCC_OscConfig+0x8ac>)
 80036e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ea:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d031      	beq.n	8003758 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	f003 0203 	and.w	r2, r3, #3
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036fe:	429a      	cmp	r2, r3
 8003700:	d12a      	bne.n	8003758 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	091b      	lsrs	r3, r3, #4
 8003706:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800370e:	429a      	cmp	r2, r3
 8003710:	d122      	bne.n	8003758 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800371c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800371e:	429a      	cmp	r2, r3
 8003720:	d11a      	bne.n	8003758 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	0a5b      	lsrs	r3, r3, #9
 8003726:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800372e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003730:	429a      	cmp	r2, r3
 8003732:	d111      	bne.n	8003758 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	0c1b      	lsrs	r3, r3, #16
 8003738:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003740:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003742:	429a      	cmp	r2, r3
 8003744:	d108      	bne.n	8003758 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	0e1b      	lsrs	r3, r3, #24
 800374a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003752:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003754:	429a      	cmp	r2, r3
 8003756:	d001      	beq.n	800375c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e02b      	b.n	80037b4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800375c:	4b17      	ldr	r3, [pc, #92]	@ (80037bc <HAL_RCC_OscConfig+0x8ac>)
 800375e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003760:	08db      	lsrs	r3, r3, #3
 8003762:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003766:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800376c:	693a      	ldr	r2, [r7, #16]
 800376e:	429a      	cmp	r2, r3
 8003770:	d01f      	beq.n	80037b2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003772:	4b12      	ldr	r3, [pc, #72]	@ (80037bc <HAL_RCC_OscConfig+0x8ac>)
 8003774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003776:	4a11      	ldr	r2, [pc, #68]	@ (80037bc <HAL_RCC_OscConfig+0x8ac>)
 8003778:	f023 0301 	bic.w	r3, r3, #1
 800377c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800377e:	f7fd ff61 	bl	8001644 <HAL_GetTick>
 8003782:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003784:	bf00      	nop
 8003786:	f7fd ff5d 	bl	8001644 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800378e:	4293      	cmp	r3, r2
 8003790:	d0f9      	beq.n	8003786 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003792:	4b0a      	ldr	r3, [pc, #40]	@ (80037bc <HAL_RCC_OscConfig+0x8ac>)
 8003794:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003796:	4b0a      	ldr	r3, [pc, #40]	@ (80037c0 <HAL_RCC_OscConfig+0x8b0>)
 8003798:	4013      	ands	r3, r2
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800379e:	00d2      	lsls	r2, r2, #3
 80037a0:	4906      	ldr	r1, [pc, #24]	@ (80037bc <HAL_RCC_OscConfig+0x8ac>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80037a6:	4b05      	ldr	r3, [pc, #20]	@ (80037bc <HAL_RCC_OscConfig+0x8ac>)
 80037a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037aa:	4a04      	ldr	r2, [pc, #16]	@ (80037bc <HAL_RCC_OscConfig+0x8ac>)
 80037ac:	f043 0301 	orr.w	r3, r3, #1
 80037b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80037b2:	2300      	movs	r3, #0
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3730      	adds	r7, #48	@ 0x30
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	58024400 	.word	0x58024400
 80037c0:	ffff0007 	.word	0xffff0007

080037c4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b086      	sub	sp, #24
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d101      	bne.n	80037d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e19c      	b.n	8003b12 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037d8:	4b8a      	ldr	r3, [pc, #552]	@ (8003a04 <HAL_RCC_ClockConfig+0x240>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 030f 	and.w	r3, r3, #15
 80037e0:	683a      	ldr	r2, [r7, #0]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d910      	bls.n	8003808 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037e6:	4b87      	ldr	r3, [pc, #540]	@ (8003a04 <HAL_RCC_ClockConfig+0x240>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f023 020f 	bic.w	r2, r3, #15
 80037ee:	4985      	ldr	r1, [pc, #532]	@ (8003a04 <HAL_RCC_ClockConfig+0x240>)
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037f6:	4b83      	ldr	r3, [pc, #524]	@ (8003a04 <HAL_RCC_ClockConfig+0x240>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 030f 	and.w	r3, r3, #15
 80037fe:	683a      	ldr	r2, [r7, #0]
 8003800:	429a      	cmp	r2, r3
 8003802:	d001      	beq.n	8003808 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e184      	b.n	8003b12 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0304 	and.w	r3, r3, #4
 8003810:	2b00      	cmp	r3, #0
 8003812:	d010      	beq.n	8003836 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	691a      	ldr	r2, [r3, #16]
 8003818:	4b7b      	ldr	r3, [pc, #492]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003820:	429a      	cmp	r2, r3
 8003822:	d908      	bls.n	8003836 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003824:	4b78      	ldr	r3, [pc, #480]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 8003826:	699b      	ldr	r3, [r3, #24]
 8003828:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	691b      	ldr	r3, [r3, #16]
 8003830:	4975      	ldr	r1, [pc, #468]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 8003832:	4313      	orrs	r3, r2
 8003834:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0308 	and.w	r3, r3, #8
 800383e:	2b00      	cmp	r3, #0
 8003840:	d010      	beq.n	8003864 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	695a      	ldr	r2, [r3, #20]
 8003846:	4b70      	ldr	r3, [pc, #448]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 8003848:	69db      	ldr	r3, [r3, #28]
 800384a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800384e:	429a      	cmp	r2, r3
 8003850:	d908      	bls.n	8003864 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003852:	4b6d      	ldr	r3, [pc, #436]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 8003854:	69db      	ldr	r3, [r3, #28]
 8003856:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	496a      	ldr	r1, [pc, #424]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 8003860:	4313      	orrs	r3, r2
 8003862:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0310 	and.w	r3, r3, #16
 800386c:	2b00      	cmp	r3, #0
 800386e:	d010      	beq.n	8003892 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	699a      	ldr	r2, [r3, #24]
 8003874:	4b64      	ldr	r3, [pc, #400]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 8003876:	69db      	ldr	r3, [r3, #28]
 8003878:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800387c:	429a      	cmp	r2, r3
 800387e:	d908      	bls.n	8003892 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003880:	4b61      	ldr	r3, [pc, #388]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 8003882:	69db      	ldr	r3, [r3, #28]
 8003884:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	699b      	ldr	r3, [r3, #24]
 800388c:	495e      	ldr	r1, [pc, #376]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 800388e:	4313      	orrs	r3, r2
 8003890:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0320 	and.w	r3, r3, #32
 800389a:	2b00      	cmp	r3, #0
 800389c:	d010      	beq.n	80038c0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	69da      	ldr	r2, [r3, #28]
 80038a2:	4b59      	ldr	r3, [pc, #356]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 80038a4:	6a1b      	ldr	r3, [r3, #32]
 80038a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d908      	bls.n	80038c0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80038ae:	4b56      	ldr	r3, [pc, #344]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 80038b0:	6a1b      	ldr	r3, [r3, #32]
 80038b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	69db      	ldr	r3, [r3, #28]
 80038ba:	4953      	ldr	r1, [pc, #332]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 80038bc:	4313      	orrs	r3, r2
 80038be:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 0302 	and.w	r3, r3, #2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d010      	beq.n	80038ee <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	68da      	ldr	r2, [r3, #12]
 80038d0:	4b4d      	ldr	r3, [pc, #308]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 80038d2:	699b      	ldr	r3, [r3, #24]
 80038d4:	f003 030f 	and.w	r3, r3, #15
 80038d8:	429a      	cmp	r2, r3
 80038da:	d908      	bls.n	80038ee <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038dc:	4b4a      	ldr	r3, [pc, #296]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 80038de:	699b      	ldr	r3, [r3, #24]
 80038e0:	f023 020f 	bic.w	r2, r3, #15
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	68db      	ldr	r3, [r3, #12]
 80038e8:	4947      	ldr	r1, [pc, #284]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d055      	beq.n	80039a6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80038fa:	4b43      	ldr	r3, [pc, #268]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	4940      	ldr	r1, [pc, #256]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 8003908:	4313      	orrs	r3, r2
 800390a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	2b02      	cmp	r3, #2
 8003912:	d107      	bne.n	8003924 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003914:	4b3c      	ldr	r3, [pc, #240]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d121      	bne.n	8003964 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e0f6      	b.n	8003b12 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	2b03      	cmp	r3, #3
 800392a:	d107      	bne.n	800393c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800392c:	4b36      	ldr	r3, [pc, #216]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d115      	bne.n	8003964 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e0ea      	b.n	8003b12 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	2b01      	cmp	r3, #1
 8003942:	d107      	bne.n	8003954 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003944:	4b30      	ldr	r3, [pc, #192]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800394c:	2b00      	cmp	r3, #0
 800394e:	d109      	bne.n	8003964 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	e0de      	b.n	8003b12 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003954:	4b2c      	ldr	r3, [pc, #176]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0304 	and.w	r3, r3, #4
 800395c:	2b00      	cmp	r3, #0
 800395e:	d101      	bne.n	8003964 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e0d6      	b.n	8003b12 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003964:	4b28      	ldr	r3, [pc, #160]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 8003966:	691b      	ldr	r3, [r3, #16]
 8003968:	f023 0207 	bic.w	r2, r3, #7
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	4925      	ldr	r1, [pc, #148]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 8003972:	4313      	orrs	r3, r2
 8003974:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003976:	f7fd fe65 	bl	8001644 <HAL_GetTick>
 800397a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800397c:	e00a      	b.n	8003994 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800397e:	f7fd fe61 	bl	8001644 <HAL_GetTick>
 8003982:	4602      	mov	r2, r0
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	f241 3288 	movw	r2, #5000	@ 0x1388
 800398c:	4293      	cmp	r3, r2
 800398e:	d901      	bls.n	8003994 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e0be      	b.n	8003b12 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003994:	4b1c      	ldr	r3, [pc, #112]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 8003996:	691b      	ldr	r3, [r3, #16]
 8003998:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	00db      	lsls	r3, r3, #3
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d1eb      	bne.n	800397e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0302 	and.w	r3, r3, #2
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d010      	beq.n	80039d4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	68da      	ldr	r2, [r3, #12]
 80039b6:	4b14      	ldr	r3, [pc, #80]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	f003 030f 	and.w	r3, r3, #15
 80039be:	429a      	cmp	r2, r3
 80039c0:	d208      	bcs.n	80039d4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039c2:	4b11      	ldr	r3, [pc, #68]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	f023 020f 	bic.w	r2, r3, #15
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	490e      	ldr	r1, [pc, #56]	@ (8003a08 <HAL_RCC_ClockConfig+0x244>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003a04 <HAL_RCC_ClockConfig+0x240>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 030f 	and.w	r3, r3, #15
 80039dc:	683a      	ldr	r2, [r7, #0]
 80039de:	429a      	cmp	r2, r3
 80039e0:	d214      	bcs.n	8003a0c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039e2:	4b08      	ldr	r3, [pc, #32]	@ (8003a04 <HAL_RCC_ClockConfig+0x240>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f023 020f 	bic.w	r2, r3, #15
 80039ea:	4906      	ldr	r1, [pc, #24]	@ (8003a04 <HAL_RCC_ClockConfig+0x240>)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039f2:	4b04      	ldr	r3, [pc, #16]	@ (8003a04 <HAL_RCC_ClockConfig+0x240>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 030f 	and.w	r3, r3, #15
 80039fa:	683a      	ldr	r2, [r7, #0]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d005      	beq.n	8003a0c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e086      	b.n	8003b12 <HAL_RCC_ClockConfig+0x34e>
 8003a04:	52002000 	.word	0x52002000
 8003a08:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0304 	and.w	r3, r3, #4
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d010      	beq.n	8003a3a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	691a      	ldr	r2, [r3, #16]
 8003a1c:	4b3f      	ldr	r3, [pc, #252]	@ (8003b1c <HAL_RCC_ClockConfig+0x358>)
 8003a1e:	699b      	ldr	r3, [r3, #24]
 8003a20:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d208      	bcs.n	8003a3a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003a28:	4b3c      	ldr	r3, [pc, #240]	@ (8003b1c <HAL_RCC_ClockConfig+0x358>)
 8003a2a:	699b      	ldr	r3, [r3, #24]
 8003a2c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	691b      	ldr	r3, [r3, #16]
 8003a34:	4939      	ldr	r1, [pc, #228]	@ (8003b1c <HAL_RCC_ClockConfig+0x358>)
 8003a36:	4313      	orrs	r3, r2
 8003a38:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0308 	and.w	r3, r3, #8
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d010      	beq.n	8003a68 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	695a      	ldr	r2, [r3, #20]
 8003a4a:	4b34      	ldr	r3, [pc, #208]	@ (8003b1c <HAL_RCC_ClockConfig+0x358>)
 8003a4c:	69db      	ldr	r3, [r3, #28]
 8003a4e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d208      	bcs.n	8003a68 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003a56:	4b31      	ldr	r3, [pc, #196]	@ (8003b1c <HAL_RCC_ClockConfig+0x358>)
 8003a58:	69db      	ldr	r3, [r3, #28]
 8003a5a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	492e      	ldr	r1, [pc, #184]	@ (8003b1c <HAL_RCC_ClockConfig+0x358>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0310 	and.w	r3, r3, #16
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d010      	beq.n	8003a96 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	699a      	ldr	r2, [r3, #24]
 8003a78:	4b28      	ldr	r3, [pc, #160]	@ (8003b1c <HAL_RCC_ClockConfig+0x358>)
 8003a7a:	69db      	ldr	r3, [r3, #28]
 8003a7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d208      	bcs.n	8003a96 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003a84:	4b25      	ldr	r3, [pc, #148]	@ (8003b1c <HAL_RCC_ClockConfig+0x358>)
 8003a86:	69db      	ldr	r3, [r3, #28]
 8003a88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	699b      	ldr	r3, [r3, #24]
 8003a90:	4922      	ldr	r1, [pc, #136]	@ (8003b1c <HAL_RCC_ClockConfig+0x358>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0320 	and.w	r3, r3, #32
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d010      	beq.n	8003ac4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	69da      	ldr	r2, [r3, #28]
 8003aa6:	4b1d      	ldr	r3, [pc, #116]	@ (8003b1c <HAL_RCC_ClockConfig+0x358>)
 8003aa8:	6a1b      	ldr	r3, [r3, #32]
 8003aaa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d208      	bcs.n	8003ac4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8003b1c <HAL_RCC_ClockConfig+0x358>)
 8003ab4:	6a1b      	ldr	r3, [r3, #32]
 8003ab6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	69db      	ldr	r3, [r3, #28]
 8003abe:	4917      	ldr	r1, [pc, #92]	@ (8003b1c <HAL_RCC_ClockConfig+0x358>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003ac4:	f000 f834 	bl	8003b30 <HAL_RCC_GetSysClockFreq>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	4b14      	ldr	r3, [pc, #80]	@ (8003b1c <HAL_RCC_ClockConfig+0x358>)
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	0a1b      	lsrs	r3, r3, #8
 8003ad0:	f003 030f 	and.w	r3, r3, #15
 8003ad4:	4912      	ldr	r1, [pc, #72]	@ (8003b20 <HAL_RCC_ClockConfig+0x35c>)
 8003ad6:	5ccb      	ldrb	r3, [r1, r3]
 8003ad8:	f003 031f 	and.w	r3, r3, #31
 8003adc:	fa22 f303 	lsr.w	r3, r2, r3
 8003ae0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8003b1c <HAL_RCC_ClockConfig+0x358>)
 8003ae4:	699b      	ldr	r3, [r3, #24]
 8003ae6:	f003 030f 	and.w	r3, r3, #15
 8003aea:	4a0d      	ldr	r2, [pc, #52]	@ (8003b20 <HAL_RCC_ClockConfig+0x35c>)
 8003aec:	5cd3      	ldrb	r3, [r2, r3]
 8003aee:	f003 031f 	and.w	r3, r3, #31
 8003af2:	693a      	ldr	r2, [r7, #16]
 8003af4:	fa22 f303 	lsr.w	r3, r2, r3
 8003af8:	4a0a      	ldr	r2, [pc, #40]	@ (8003b24 <HAL_RCC_ClockConfig+0x360>)
 8003afa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003afc:	4a0a      	ldr	r2, [pc, #40]	@ (8003b28 <HAL_RCC_ClockConfig+0x364>)
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003b02:	4b0a      	ldr	r3, [pc, #40]	@ (8003b2c <HAL_RCC_ClockConfig+0x368>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7fd fd52 	bl	80015b0 <HAL_InitTick>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3718      	adds	r7, #24
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	58024400 	.word	0x58024400
 8003b20:	08008f2c 	.word	0x08008f2c
 8003b24:	24000004 	.word	0x24000004
 8003b28:	24000000 	.word	0x24000000
 8003b2c:	24000008 	.word	0x24000008

08003b30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b089      	sub	sp, #36	@ 0x24
 8003b34:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b36:	4bb3      	ldr	r3, [pc, #716]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b38:	691b      	ldr	r3, [r3, #16]
 8003b3a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b3e:	2b18      	cmp	r3, #24
 8003b40:	f200 8155 	bhi.w	8003dee <HAL_RCC_GetSysClockFreq+0x2be>
 8003b44:	a201      	add	r2, pc, #4	@ (adr r2, 8003b4c <HAL_RCC_GetSysClockFreq+0x1c>)
 8003b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b4a:	bf00      	nop
 8003b4c:	08003bb1 	.word	0x08003bb1
 8003b50:	08003def 	.word	0x08003def
 8003b54:	08003def 	.word	0x08003def
 8003b58:	08003def 	.word	0x08003def
 8003b5c:	08003def 	.word	0x08003def
 8003b60:	08003def 	.word	0x08003def
 8003b64:	08003def 	.word	0x08003def
 8003b68:	08003def 	.word	0x08003def
 8003b6c:	08003bd7 	.word	0x08003bd7
 8003b70:	08003def 	.word	0x08003def
 8003b74:	08003def 	.word	0x08003def
 8003b78:	08003def 	.word	0x08003def
 8003b7c:	08003def 	.word	0x08003def
 8003b80:	08003def 	.word	0x08003def
 8003b84:	08003def 	.word	0x08003def
 8003b88:	08003def 	.word	0x08003def
 8003b8c:	08003bdd 	.word	0x08003bdd
 8003b90:	08003def 	.word	0x08003def
 8003b94:	08003def 	.word	0x08003def
 8003b98:	08003def 	.word	0x08003def
 8003b9c:	08003def 	.word	0x08003def
 8003ba0:	08003def 	.word	0x08003def
 8003ba4:	08003def 	.word	0x08003def
 8003ba8:	08003def 	.word	0x08003def
 8003bac:	08003be3 	.word	0x08003be3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003bb0:	4b94      	ldr	r3, [pc, #592]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0320 	and.w	r3, r3, #32
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d009      	beq.n	8003bd0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003bbc:	4b91      	ldr	r3, [pc, #580]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	08db      	lsrs	r3, r3, #3
 8003bc2:	f003 0303 	and.w	r3, r3, #3
 8003bc6:	4a90      	ldr	r2, [pc, #576]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003bc8:	fa22 f303 	lsr.w	r3, r2, r3
 8003bcc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003bce:	e111      	b.n	8003df4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003bd0:	4b8d      	ldr	r3, [pc, #564]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003bd2:	61bb      	str	r3, [r7, #24]
      break;
 8003bd4:	e10e      	b.n	8003df4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003bd6:	4b8d      	ldr	r3, [pc, #564]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003bd8:	61bb      	str	r3, [r7, #24]
      break;
 8003bda:	e10b      	b.n	8003df4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003bdc:	4b8c      	ldr	r3, [pc, #560]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003bde:	61bb      	str	r3, [r7, #24]
      break;
 8003be0:	e108      	b.n	8003df4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003be2:	4b88      	ldr	r3, [pc, #544]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be6:	f003 0303 	and.w	r3, r3, #3
 8003bea:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003bec:	4b85      	ldr	r3, [pc, #532]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf0:	091b      	lsrs	r3, r3, #4
 8003bf2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003bf6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003bf8:	4b82      	ldr	r3, [pc, #520]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bfc:	f003 0301 	and.w	r3, r3, #1
 8003c00:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003c02:	4b80      	ldr	r3, [pc, #512]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c06:	08db      	lsrs	r3, r3, #3
 8003c08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003c0c:	68fa      	ldr	r2, [r7, #12]
 8003c0e:	fb02 f303 	mul.w	r3, r2, r3
 8003c12:	ee07 3a90 	vmov	s15, r3
 8003c16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c1a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	f000 80e1 	beq.w	8003de8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	f000 8083 	beq.w	8003d34 <HAL_RCC_GetSysClockFreq+0x204>
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	f200 80a1 	bhi.w	8003d78 <HAL_RCC_GetSysClockFreq+0x248>
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d003      	beq.n	8003c44 <HAL_RCC_GetSysClockFreq+0x114>
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d056      	beq.n	8003cf0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003c42:	e099      	b.n	8003d78 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003c44:	4b6f      	ldr	r3, [pc, #444]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0320 	and.w	r3, r3, #32
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d02d      	beq.n	8003cac <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003c50:	4b6c      	ldr	r3, [pc, #432]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	08db      	lsrs	r3, r3, #3
 8003c56:	f003 0303 	and.w	r3, r3, #3
 8003c5a:	4a6b      	ldr	r2, [pc, #428]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003c5c:	fa22 f303 	lsr.w	r3, r2, r3
 8003c60:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	ee07 3a90 	vmov	s15, r3
 8003c68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	ee07 3a90 	vmov	s15, r3
 8003c72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c7a:	4b62      	ldr	r3, [pc, #392]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c82:	ee07 3a90 	vmov	s15, r3
 8003c86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c8a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c8e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003e14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ca2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ca6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003caa:	e087      	b.n	8003dbc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	ee07 3a90 	vmov	s15, r3
 8003cb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cb6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003e18 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003cba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cbe:	4b51      	ldr	r3, [pc, #324]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cc6:	ee07 3a90 	vmov	s15, r3
 8003cca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cce:	ed97 6a02 	vldr	s12, [r7, #8]
 8003cd2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003e14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003cd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ce2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ce6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003cee:	e065      	b.n	8003dbc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	ee07 3a90 	vmov	s15, r3
 8003cf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cfa:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003e1c <HAL_RCC_GetSysClockFreq+0x2ec>
 8003cfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d02:	4b40      	ldr	r3, [pc, #256]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d0a:	ee07 3a90 	vmov	s15, r3
 8003d0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d12:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d16:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003e14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d2e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003d32:	e043      	b.n	8003dbc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	ee07 3a90 	vmov	s15, r3
 8003d3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d3e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003e20 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003d42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d46:	4b2f      	ldr	r3, [pc, #188]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d4e:	ee07 3a90 	vmov	s15, r3
 8003d52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d56:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d5a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003e14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003d5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d72:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003d76:	e021      	b.n	8003dbc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	ee07 3a90 	vmov	s15, r3
 8003d7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d82:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003e1c <HAL_RCC_GetSysClockFreq+0x2ec>
 8003d86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d8a:	4b1e      	ldr	r3, [pc, #120]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d92:	ee07 3a90 	vmov	s15, r3
 8003d96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003d9e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003e14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003da2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003da6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003daa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003dae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003db6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003dba:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003dbc:	4b11      	ldr	r3, [pc, #68]	@ (8003e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc0:	0a5b      	lsrs	r3, r3, #9
 8003dc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	ee07 3a90 	vmov	s15, r3
 8003dd0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003dd4:	edd7 6a07 	vldr	s13, [r7, #28]
 8003dd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ddc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003de0:	ee17 3a90 	vmov	r3, s15
 8003de4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003de6:	e005      	b.n	8003df4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003de8:	2300      	movs	r3, #0
 8003dea:	61bb      	str	r3, [r7, #24]
      break;
 8003dec:	e002      	b.n	8003df4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003dee:	4b07      	ldr	r3, [pc, #28]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003df0:	61bb      	str	r3, [r7, #24]
      break;
 8003df2:	bf00      	nop
  }

  return sysclockfreq;
 8003df4:	69bb      	ldr	r3, [r7, #24]
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3724      	adds	r7, #36	@ 0x24
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	58024400 	.word	0x58024400
 8003e08:	03d09000 	.word	0x03d09000
 8003e0c:	003d0900 	.word	0x003d0900
 8003e10:	007a1200 	.word	0x007a1200
 8003e14:	46000000 	.word	0x46000000
 8003e18:	4c742400 	.word	0x4c742400
 8003e1c:	4a742400 	.word	0x4a742400
 8003e20:	4af42400 	.word	0x4af42400

08003e24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003e2a:	f7ff fe81 	bl	8003b30 <HAL_RCC_GetSysClockFreq>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	4b10      	ldr	r3, [pc, #64]	@ (8003e74 <HAL_RCC_GetHCLKFreq+0x50>)
 8003e32:	699b      	ldr	r3, [r3, #24]
 8003e34:	0a1b      	lsrs	r3, r3, #8
 8003e36:	f003 030f 	and.w	r3, r3, #15
 8003e3a:	490f      	ldr	r1, [pc, #60]	@ (8003e78 <HAL_RCC_GetHCLKFreq+0x54>)
 8003e3c:	5ccb      	ldrb	r3, [r1, r3]
 8003e3e:	f003 031f 	and.w	r3, r3, #31
 8003e42:	fa22 f303 	lsr.w	r3, r2, r3
 8003e46:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003e48:	4b0a      	ldr	r3, [pc, #40]	@ (8003e74 <HAL_RCC_GetHCLKFreq+0x50>)
 8003e4a:	699b      	ldr	r3, [r3, #24]
 8003e4c:	f003 030f 	and.w	r3, r3, #15
 8003e50:	4a09      	ldr	r2, [pc, #36]	@ (8003e78 <HAL_RCC_GetHCLKFreq+0x54>)
 8003e52:	5cd3      	ldrb	r3, [r2, r3]
 8003e54:	f003 031f 	and.w	r3, r3, #31
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e5e:	4a07      	ldr	r2, [pc, #28]	@ (8003e7c <HAL_RCC_GetHCLKFreq+0x58>)
 8003e60:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003e62:	4a07      	ldr	r2, [pc, #28]	@ (8003e80 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003e68:	4b04      	ldr	r3, [pc, #16]	@ (8003e7c <HAL_RCC_GetHCLKFreq+0x58>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3708      	adds	r7, #8
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	58024400 	.word	0x58024400
 8003e78:	08008f2c 	.word	0x08008f2c
 8003e7c:	24000004 	.word	0x24000004
 8003e80:	24000000 	.word	0x24000000

08003e84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003e88:	f7ff ffcc 	bl	8003e24 <HAL_RCC_GetHCLKFreq>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	4b06      	ldr	r3, [pc, #24]	@ (8003ea8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e90:	69db      	ldr	r3, [r3, #28]
 8003e92:	091b      	lsrs	r3, r3, #4
 8003e94:	f003 0307 	and.w	r3, r3, #7
 8003e98:	4904      	ldr	r1, [pc, #16]	@ (8003eac <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e9a:	5ccb      	ldrb	r3, [r1, r3]
 8003e9c:	f003 031f 	and.w	r3, r3, #31
 8003ea0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	58024400 	.word	0x58024400
 8003eac:	08008f2c 	.word	0x08008f2c

08003eb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003eb4:	f7ff ffb6 	bl	8003e24 <HAL_RCC_GetHCLKFreq>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	4b06      	ldr	r3, [pc, #24]	@ (8003ed4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ebc:	69db      	ldr	r3, [r3, #28]
 8003ebe:	0a1b      	lsrs	r3, r3, #8
 8003ec0:	f003 0307 	and.w	r3, r3, #7
 8003ec4:	4904      	ldr	r1, [pc, #16]	@ (8003ed8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003ec6:	5ccb      	ldrb	r3, [r1, r3]
 8003ec8:	f003 031f 	and.w	r3, r3, #31
 8003ecc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	58024400 	.word	0x58024400
 8003ed8:	08008f2c 	.word	0x08008f2c

08003edc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003edc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ee0:	b0ca      	sub	sp, #296	@ 0x128
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ee8:	2300      	movs	r3, #0
 8003eea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003eee:	2300      	movs	r3, #0
 8003ef0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003ef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003efc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003f00:	2500      	movs	r5, #0
 8003f02:	ea54 0305 	orrs.w	r3, r4, r5
 8003f06:	d049      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f0c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f0e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003f12:	d02f      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003f14:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003f18:	d828      	bhi.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003f1a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003f1e:	d01a      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003f20:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003f24:	d822      	bhi.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d003      	beq.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003f2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f2e:	d007      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003f30:	e01c      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f32:	4bb8      	ldr	r3, [pc, #736]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f36:	4ab7      	ldr	r2, [pc, #732]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003f3e:	e01a      	b.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f44:	3308      	adds	r3, #8
 8003f46:	2102      	movs	r1, #2
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f001 fc8f 	bl	800586c <RCCEx_PLL2_Config>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003f54:	e00f      	b.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f5a:	3328      	adds	r3, #40	@ 0x28
 8003f5c:	2102      	movs	r1, #2
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f001 fd36 	bl	80059d0 <RCCEx_PLL3_Config>
 8003f64:	4603      	mov	r3, r0
 8003f66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003f6a:	e004      	b.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f72:	e000      	b.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003f74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d10a      	bne.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003f7e:	4ba5      	ldr	r3, [pc, #660]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f82:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f8c:	4aa1      	ldr	r2, [pc, #644]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f8e:	430b      	orrs	r3, r1
 8003f90:	6513      	str	r3, [r2, #80]	@ 0x50
 8003f92:	e003      	b.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003fa8:	f04f 0900 	mov.w	r9, #0
 8003fac:	ea58 0309 	orrs.w	r3, r8, r9
 8003fb0:	d047      	beq.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003fb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fb8:	2b04      	cmp	r3, #4
 8003fba:	d82a      	bhi.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003fbc:	a201      	add	r2, pc, #4	@ (adr r2, 8003fc4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fc2:	bf00      	nop
 8003fc4:	08003fd9 	.word	0x08003fd9
 8003fc8:	08003fe7 	.word	0x08003fe7
 8003fcc:	08003ffd 	.word	0x08003ffd
 8003fd0:	0800401b 	.word	0x0800401b
 8003fd4:	0800401b 	.word	0x0800401b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fd8:	4b8e      	ldr	r3, [pc, #568]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fdc:	4a8d      	ldr	r2, [pc, #564]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fe2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003fe4:	e01a      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fea:	3308      	adds	r3, #8
 8003fec:	2100      	movs	r1, #0
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f001 fc3c 	bl	800586c <RCCEx_PLL2_Config>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ffa:	e00f      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004000:	3328      	adds	r3, #40	@ 0x28
 8004002:	2100      	movs	r1, #0
 8004004:	4618      	mov	r0, r3
 8004006:	f001 fce3 	bl	80059d0 <RCCEx_PLL3_Config>
 800400a:	4603      	mov	r3, r0
 800400c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004010:	e004      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004018:	e000      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800401a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800401c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004020:	2b00      	cmp	r3, #0
 8004022:	d10a      	bne.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004024:	4b7b      	ldr	r3, [pc, #492]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004026:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004028:	f023 0107 	bic.w	r1, r3, #7
 800402c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004032:	4a78      	ldr	r2, [pc, #480]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004034:	430b      	orrs	r3, r1
 8004036:	6513      	str	r3, [r2, #80]	@ 0x50
 8004038:	e003      	b.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800403a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800403e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800404a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800404e:	f04f 0b00 	mov.w	fp, #0
 8004052:	ea5a 030b 	orrs.w	r3, sl, fp
 8004056:	d04c      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800405c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800405e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004062:	d030      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004064:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004068:	d829      	bhi.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800406a:	2bc0      	cmp	r3, #192	@ 0xc0
 800406c:	d02d      	beq.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800406e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004070:	d825      	bhi.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004072:	2b80      	cmp	r3, #128	@ 0x80
 8004074:	d018      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004076:	2b80      	cmp	r3, #128	@ 0x80
 8004078:	d821      	bhi.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800407a:	2b00      	cmp	r3, #0
 800407c:	d002      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800407e:	2b40      	cmp	r3, #64	@ 0x40
 8004080:	d007      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004082:	e01c      	b.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004084:	4b63      	ldr	r3, [pc, #396]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004088:	4a62      	ldr	r2, [pc, #392]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800408a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800408e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004090:	e01c      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004092:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004096:	3308      	adds	r3, #8
 8004098:	2100      	movs	r1, #0
 800409a:	4618      	mov	r0, r3
 800409c:	f001 fbe6 	bl	800586c <RCCEx_PLL2_Config>
 80040a0:	4603      	mov	r3, r0
 80040a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80040a6:	e011      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80040a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ac:	3328      	adds	r3, #40	@ 0x28
 80040ae:	2100      	movs	r1, #0
 80040b0:	4618      	mov	r0, r3
 80040b2:	f001 fc8d 	bl	80059d0 <RCCEx_PLL3_Config>
 80040b6:	4603      	mov	r3, r0
 80040b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80040bc:	e006      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040c4:	e002      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80040c6:	bf00      	nop
 80040c8:	e000      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80040ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d10a      	bne.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80040d4:	4b4f      	ldr	r3, [pc, #316]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040d8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80040dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040e2:	4a4c      	ldr	r2, [pc, #304]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80040e4:	430b      	orrs	r3, r1
 80040e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80040e8:	e003      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80040f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040fa:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80040fe:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004102:	2300      	movs	r3, #0
 8004104:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004108:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800410c:	460b      	mov	r3, r1
 800410e:	4313      	orrs	r3, r2
 8004110:	d053      	beq.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004116:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800411a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800411e:	d035      	beq.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004120:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004124:	d82e      	bhi.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004126:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800412a:	d031      	beq.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800412c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004130:	d828      	bhi.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004132:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004136:	d01a      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004138:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800413c:	d822      	bhi.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800413e:	2b00      	cmp	r3, #0
 8004140:	d003      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004142:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004146:	d007      	beq.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004148:	e01c      	b.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800414a:	4b32      	ldr	r3, [pc, #200]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800414c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800414e:	4a31      	ldr	r2, [pc, #196]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004150:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004154:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004156:	e01c      	b.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800415c:	3308      	adds	r3, #8
 800415e:	2100      	movs	r1, #0
 8004160:	4618      	mov	r0, r3
 8004162:	f001 fb83 	bl	800586c <RCCEx_PLL2_Config>
 8004166:	4603      	mov	r3, r0
 8004168:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800416c:	e011      	b.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800416e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004172:	3328      	adds	r3, #40	@ 0x28
 8004174:	2100      	movs	r1, #0
 8004176:	4618      	mov	r0, r3
 8004178:	f001 fc2a 	bl	80059d0 <RCCEx_PLL3_Config>
 800417c:	4603      	mov	r3, r0
 800417e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004182:	e006      	b.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800418a:	e002      	b.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800418c:	bf00      	nop
 800418e:	e000      	b.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004190:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004192:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004196:	2b00      	cmp	r3, #0
 8004198:	d10b      	bne.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800419a:	4b1e      	ldr	r3, [pc, #120]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800419c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800419e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80041a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80041aa:	4a1a      	ldr	r2, [pc, #104]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041ac:	430b      	orrs	r3, r1
 80041ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80041b0:	e003      	b.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80041ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041c2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80041c6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80041ca:	2300      	movs	r3, #0
 80041cc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80041d0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80041d4:	460b      	mov	r3, r1
 80041d6:	4313      	orrs	r3, r2
 80041d8:	d056      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80041da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80041e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041e6:	d038      	beq.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80041e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041ec:	d831      	bhi.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80041ee:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80041f2:	d034      	beq.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80041f4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80041f8:	d82b      	bhi.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80041fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80041fe:	d01d      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004200:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004204:	d825      	bhi.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004206:	2b00      	cmp	r3, #0
 8004208:	d006      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800420a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800420e:	d00a      	beq.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004210:	e01f      	b.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004212:	bf00      	nop
 8004214:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004218:	4ba2      	ldr	r3, [pc, #648]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800421a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800421c:	4aa1      	ldr	r2, [pc, #644]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800421e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004222:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004224:	e01c      	b.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800422a:	3308      	adds	r3, #8
 800422c:	2100      	movs	r1, #0
 800422e:	4618      	mov	r0, r3
 8004230:	f001 fb1c 	bl	800586c <RCCEx_PLL2_Config>
 8004234:	4603      	mov	r3, r0
 8004236:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800423a:	e011      	b.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800423c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004240:	3328      	adds	r3, #40	@ 0x28
 8004242:	2100      	movs	r1, #0
 8004244:	4618      	mov	r0, r3
 8004246:	f001 fbc3 	bl	80059d0 <RCCEx_PLL3_Config>
 800424a:	4603      	mov	r3, r0
 800424c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004250:	e006      	b.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004258:	e002      	b.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800425a:	bf00      	nop
 800425c:	e000      	b.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800425e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004260:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004264:	2b00      	cmp	r3, #0
 8004266:	d10b      	bne.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004268:	4b8e      	ldr	r3, [pc, #568]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800426a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800426c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004274:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004278:	4a8a      	ldr	r2, [pc, #552]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800427a:	430b      	orrs	r3, r1
 800427c:	6593      	str	r3, [r2, #88]	@ 0x58
 800427e:	e003      	b.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004280:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004284:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800428c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004290:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004294:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004298:	2300      	movs	r3, #0
 800429a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800429e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80042a2:	460b      	mov	r3, r1
 80042a4:	4313      	orrs	r3, r2
 80042a6:	d03a      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80042a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042ae:	2b30      	cmp	r3, #48	@ 0x30
 80042b0:	d01f      	beq.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80042b2:	2b30      	cmp	r3, #48	@ 0x30
 80042b4:	d819      	bhi.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80042b6:	2b20      	cmp	r3, #32
 80042b8:	d00c      	beq.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80042ba:	2b20      	cmp	r3, #32
 80042bc:	d815      	bhi.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d019      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80042c2:	2b10      	cmp	r3, #16
 80042c4:	d111      	bne.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042c6:	4b77      	ldr	r3, [pc, #476]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ca:	4a76      	ldr	r2, [pc, #472]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80042d2:	e011      	b.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80042d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d8:	3308      	adds	r3, #8
 80042da:	2102      	movs	r1, #2
 80042dc:	4618      	mov	r0, r3
 80042de:	f001 fac5 	bl	800586c <RCCEx_PLL2_Config>
 80042e2:	4603      	mov	r3, r0
 80042e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80042e8:	e006      	b.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042f0:	e002      	b.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80042f2:	bf00      	nop
 80042f4:	e000      	b.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80042f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d10a      	bne.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004300:	4b68      	ldr	r3, [pc, #416]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004302:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004304:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004308:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800430c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800430e:	4a65      	ldr	r2, [pc, #404]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004310:	430b      	orrs	r3, r1
 8004312:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004314:	e003      	b.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004316:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800431a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800431e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004326:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800432a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800432e:	2300      	movs	r3, #0
 8004330:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004334:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004338:	460b      	mov	r3, r1
 800433a:	4313      	orrs	r3, r2
 800433c:	d051      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800433e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004342:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004344:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004348:	d035      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800434a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800434e:	d82e      	bhi.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004350:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004354:	d031      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004356:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800435a:	d828      	bhi.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800435c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004360:	d01a      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004362:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004366:	d822      	bhi.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004368:	2b00      	cmp	r3, #0
 800436a:	d003      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800436c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004370:	d007      	beq.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004372:	e01c      	b.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004374:	4b4b      	ldr	r3, [pc, #300]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004378:	4a4a      	ldr	r2, [pc, #296]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800437a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800437e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004380:	e01c      	b.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004386:	3308      	adds	r3, #8
 8004388:	2100      	movs	r1, #0
 800438a:	4618      	mov	r0, r3
 800438c:	f001 fa6e 	bl	800586c <RCCEx_PLL2_Config>
 8004390:	4603      	mov	r3, r0
 8004392:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004396:	e011      	b.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800439c:	3328      	adds	r3, #40	@ 0x28
 800439e:	2100      	movs	r1, #0
 80043a0:	4618      	mov	r0, r3
 80043a2:	f001 fb15 	bl	80059d0 <RCCEx_PLL3_Config>
 80043a6:	4603      	mov	r3, r0
 80043a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80043ac:	e006      	b.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043b4:	e002      	b.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80043b6:	bf00      	nop
 80043b8:	e000      	b.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80043ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d10a      	bne.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80043c4:	4b37      	ldr	r3, [pc, #220]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043c8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80043cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043d2:	4a34      	ldr	r2, [pc, #208]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80043d4:	430b      	orrs	r3, r1
 80043d6:	6513      	str	r3, [r2, #80]	@ 0x50
 80043d8:	e003      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80043e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ea:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80043ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80043f2:	2300      	movs	r3, #0
 80043f4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80043f8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80043fc:	460b      	mov	r3, r1
 80043fe:	4313      	orrs	r3, r2
 8004400:	d056      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004406:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004408:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800440c:	d033      	beq.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800440e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004412:	d82c      	bhi.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004414:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004418:	d02f      	beq.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800441a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800441e:	d826      	bhi.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004420:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004424:	d02b      	beq.n	800447e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004426:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800442a:	d820      	bhi.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800442c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004430:	d012      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004432:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004436:	d81a      	bhi.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004438:	2b00      	cmp	r3, #0
 800443a:	d022      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800443c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004440:	d115      	bne.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004446:	3308      	adds	r3, #8
 8004448:	2101      	movs	r1, #1
 800444a:	4618      	mov	r0, r3
 800444c:	f001 fa0e 	bl	800586c <RCCEx_PLL2_Config>
 8004450:	4603      	mov	r3, r0
 8004452:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004456:	e015      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004458:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800445c:	3328      	adds	r3, #40	@ 0x28
 800445e:	2101      	movs	r1, #1
 8004460:	4618      	mov	r0, r3
 8004462:	f001 fab5 	bl	80059d0 <RCCEx_PLL3_Config>
 8004466:	4603      	mov	r3, r0
 8004468:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800446c:	e00a      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004474:	e006      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004476:	bf00      	nop
 8004478:	e004      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800447a:	bf00      	nop
 800447c:	e002      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800447e:	bf00      	nop
 8004480:	e000      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004482:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004484:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004488:	2b00      	cmp	r3, #0
 800448a:	d10d      	bne.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800448c:	4b05      	ldr	r3, [pc, #20]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800448e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004490:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004498:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800449a:	4a02      	ldr	r2, [pc, #8]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800449c:	430b      	orrs	r3, r1
 800449e:	6513      	str	r3, [r2, #80]	@ 0x50
 80044a0:	e006      	b.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80044a2:	bf00      	nop
 80044a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80044b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80044bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80044c0:	2300      	movs	r3, #0
 80044c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80044c6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80044ca:	460b      	mov	r3, r1
 80044cc:	4313      	orrs	r3, r2
 80044ce:	d055      	beq.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80044d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80044d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044dc:	d033      	beq.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80044de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044e2:	d82c      	bhi.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80044e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044e8:	d02f      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80044ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044ee:	d826      	bhi.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80044f0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80044f4:	d02b      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x672>
 80044f6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80044fa:	d820      	bhi.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80044fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004500:	d012      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004502:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004506:	d81a      	bhi.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004508:	2b00      	cmp	r3, #0
 800450a:	d022      	beq.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800450c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004510:	d115      	bne.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004516:	3308      	adds	r3, #8
 8004518:	2101      	movs	r1, #1
 800451a:	4618      	mov	r0, r3
 800451c:	f001 f9a6 	bl	800586c <RCCEx_PLL2_Config>
 8004520:	4603      	mov	r3, r0
 8004522:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004526:	e015      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800452c:	3328      	adds	r3, #40	@ 0x28
 800452e:	2101      	movs	r1, #1
 8004530:	4618      	mov	r0, r3
 8004532:	f001 fa4d 	bl	80059d0 <RCCEx_PLL3_Config>
 8004536:	4603      	mov	r3, r0
 8004538:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800453c:	e00a      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004544:	e006      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004546:	bf00      	nop
 8004548:	e004      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800454a:	bf00      	nop
 800454c:	e002      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800454e:	bf00      	nop
 8004550:	e000      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004552:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004554:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004558:	2b00      	cmp	r3, #0
 800455a:	d10b      	bne.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800455c:	4ba3      	ldr	r3, [pc, #652]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800455e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004560:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004568:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800456c:	4a9f      	ldr	r2, [pc, #636]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800456e:	430b      	orrs	r3, r1
 8004570:	6593      	str	r3, [r2, #88]	@ 0x58
 8004572:	e003      	b.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004574:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004578:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800457c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004584:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004588:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800458c:	2300      	movs	r3, #0
 800458e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004592:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004596:	460b      	mov	r3, r1
 8004598:	4313      	orrs	r3, r2
 800459a:	d037      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800459c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045a6:	d00e      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80045a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045ac:	d816      	bhi.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x700>
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d018      	beq.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80045b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045b6:	d111      	bne.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045b8:	4b8c      	ldr	r3, [pc, #560]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045bc:	4a8b      	ldr	r2, [pc, #556]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80045c4:	e00f      	b.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ca:	3308      	adds	r3, #8
 80045cc:	2101      	movs	r1, #1
 80045ce:	4618      	mov	r0, r3
 80045d0:	f001 f94c 	bl	800586c <RCCEx_PLL2_Config>
 80045d4:	4603      	mov	r3, r0
 80045d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80045da:	e004      	b.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045e2:	e000      	b.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80045e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d10a      	bne.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80045ee:	4b7f      	ldr	r3, [pc, #508]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045f2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80045f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045fc:	4a7b      	ldr	r2, [pc, #492]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045fe:	430b      	orrs	r3, r1
 8004600:	6513      	str	r3, [r2, #80]	@ 0x50
 8004602:	e003      	b.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004604:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004608:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800460c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004614:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004618:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800461c:	2300      	movs	r3, #0
 800461e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004622:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004626:	460b      	mov	r3, r1
 8004628:	4313      	orrs	r3, r2
 800462a:	d039      	beq.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800462c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004630:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004632:	2b03      	cmp	r3, #3
 8004634:	d81c      	bhi.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004636:	a201      	add	r2, pc, #4	@ (adr r2, 800463c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800463c:	08004679 	.word	0x08004679
 8004640:	0800464d 	.word	0x0800464d
 8004644:	0800465b 	.word	0x0800465b
 8004648:	08004679 	.word	0x08004679
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800464c:	4b67      	ldr	r3, [pc, #412]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800464e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004650:	4a66      	ldr	r2, [pc, #408]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004652:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004656:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004658:	e00f      	b.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800465a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800465e:	3308      	adds	r3, #8
 8004660:	2102      	movs	r1, #2
 8004662:	4618      	mov	r0, r3
 8004664:	f001 f902 	bl	800586c <RCCEx_PLL2_Config>
 8004668:	4603      	mov	r3, r0
 800466a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800466e:	e004      	b.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004676:	e000      	b.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004678:	bf00      	nop
    }

    if (ret == HAL_OK)
 800467a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800467e:	2b00      	cmp	r3, #0
 8004680:	d10a      	bne.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004682:	4b5a      	ldr	r3, [pc, #360]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004686:	f023 0103 	bic.w	r1, r3, #3
 800468a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800468e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004690:	4a56      	ldr	r2, [pc, #344]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004692:	430b      	orrs	r3, r1
 8004694:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004696:	e003      	b.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004698:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800469c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80046a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80046ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80046b0:	2300      	movs	r3, #0
 80046b2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80046b6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80046ba:	460b      	mov	r3, r1
 80046bc:	4313      	orrs	r3, r2
 80046be:	f000 809f 	beq.w	8004800 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046c2:	4b4b      	ldr	r3, [pc, #300]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a4a      	ldr	r2, [pc, #296]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80046c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80046ce:	f7fc ffb9 	bl	8001644 <HAL_GetTick>
 80046d2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80046d6:	e00b      	b.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046d8:	f7fc ffb4 	bl	8001644 <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	2b64      	cmp	r3, #100	@ 0x64
 80046e6:	d903      	bls.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046ee:	e005      	b.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80046f0:	4b3f      	ldr	r3, [pc, #252]	@ (80047f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d0ed      	beq.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80046fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004700:	2b00      	cmp	r3, #0
 8004702:	d179      	bne.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004704:	4b39      	ldr	r3, [pc, #228]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004706:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004710:	4053      	eors	r3, r2
 8004712:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004716:	2b00      	cmp	r3, #0
 8004718:	d015      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800471a:	4b34      	ldr	r3, [pc, #208]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800471c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800471e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004722:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004726:	4b31      	ldr	r3, [pc, #196]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800472a:	4a30      	ldr	r2, [pc, #192]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800472c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004730:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004732:	4b2e      	ldr	r3, [pc, #184]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004736:	4a2d      	ldr	r2, [pc, #180]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004738:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800473c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800473e:	4a2b      	ldr	r2, [pc, #172]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004740:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004744:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800474a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800474e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004752:	d118      	bne.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004754:	f7fc ff76 	bl	8001644 <HAL_GetTick>
 8004758:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800475c:	e00d      	b.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800475e:	f7fc ff71 	bl	8001644 <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004768:	1ad2      	subs	r2, r2, r3
 800476a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800476e:	429a      	cmp	r2, r3
 8004770:	d903      	bls.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004778:	e005      	b.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800477a:	4b1c      	ldr	r3, [pc, #112]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800477c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800477e:	f003 0302 	and.w	r3, r3, #2
 8004782:	2b00      	cmp	r3, #0
 8004784:	d0eb      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004786:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800478a:	2b00      	cmp	r3, #0
 800478c:	d129      	bne.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800478e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004792:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004796:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800479a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800479e:	d10e      	bne.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80047a0:	4b12      	ldr	r3, [pc, #72]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047a2:	691b      	ldr	r3, [r3, #16]
 80047a4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80047a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80047b0:	091a      	lsrs	r2, r3, #4
 80047b2:	4b10      	ldr	r3, [pc, #64]	@ (80047f4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80047b4:	4013      	ands	r3, r2
 80047b6:	4a0d      	ldr	r2, [pc, #52]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047b8:	430b      	orrs	r3, r1
 80047ba:	6113      	str	r3, [r2, #16]
 80047bc:	e005      	b.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80047be:	4b0b      	ldr	r3, [pc, #44]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	4a0a      	ldr	r2, [pc, #40]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047c4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80047c8:	6113      	str	r3, [r2, #16]
 80047ca:	4b08      	ldr	r3, [pc, #32]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047cc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80047ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80047d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047da:	4a04      	ldr	r2, [pc, #16]	@ (80047ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047dc:	430b      	orrs	r3, r1
 80047de:	6713      	str	r3, [r2, #112]	@ 0x70
 80047e0:	e00e      	b.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80047e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80047ea:	e009      	b.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80047ec:	58024400 	.word	0x58024400
 80047f0:	58024800 	.word	0x58024800
 80047f4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004800:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004808:	f002 0301 	and.w	r3, r2, #1
 800480c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004810:	2300      	movs	r3, #0
 8004812:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004816:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800481a:	460b      	mov	r3, r1
 800481c:	4313      	orrs	r3, r2
 800481e:	f000 8089 	beq.w	8004934 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004826:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004828:	2b28      	cmp	r3, #40	@ 0x28
 800482a:	d86b      	bhi.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800482c:	a201      	add	r2, pc, #4	@ (adr r2, 8004834 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800482e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004832:	bf00      	nop
 8004834:	0800490d 	.word	0x0800490d
 8004838:	08004905 	.word	0x08004905
 800483c:	08004905 	.word	0x08004905
 8004840:	08004905 	.word	0x08004905
 8004844:	08004905 	.word	0x08004905
 8004848:	08004905 	.word	0x08004905
 800484c:	08004905 	.word	0x08004905
 8004850:	08004905 	.word	0x08004905
 8004854:	080048d9 	.word	0x080048d9
 8004858:	08004905 	.word	0x08004905
 800485c:	08004905 	.word	0x08004905
 8004860:	08004905 	.word	0x08004905
 8004864:	08004905 	.word	0x08004905
 8004868:	08004905 	.word	0x08004905
 800486c:	08004905 	.word	0x08004905
 8004870:	08004905 	.word	0x08004905
 8004874:	080048ef 	.word	0x080048ef
 8004878:	08004905 	.word	0x08004905
 800487c:	08004905 	.word	0x08004905
 8004880:	08004905 	.word	0x08004905
 8004884:	08004905 	.word	0x08004905
 8004888:	08004905 	.word	0x08004905
 800488c:	08004905 	.word	0x08004905
 8004890:	08004905 	.word	0x08004905
 8004894:	0800490d 	.word	0x0800490d
 8004898:	08004905 	.word	0x08004905
 800489c:	08004905 	.word	0x08004905
 80048a0:	08004905 	.word	0x08004905
 80048a4:	08004905 	.word	0x08004905
 80048a8:	08004905 	.word	0x08004905
 80048ac:	08004905 	.word	0x08004905
 80048b0:	08004905 	.word	0x08004905
 80048b4:	0800490d 	.word	0x0800490d
 80048b8:	08004905 	.word	0x08004905
 80048bc:	08004905 	.word	0x08004905
 80048c0:	08004905 	.word	0x08004905
 80048c4:	08004905 	.word	0x08004905
 80048c8:	08004905 	.word	0x08004905
 80048cc:	08004905 	.word	0x08004905
 80048d0:	08004905 	.word	0x08004905
 80048d4:	0800490d 	.word	0x0800490d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80048d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048dc:	3308      	adds	r3, #8
 80048de:	2101      	movs	r1, #1
 80048e0:	4618      	mov	r0, r3
 80048e2:	f000 ffc3 	bl	800586c <RCCEx_PLL2_Config>
 80048e6:	4603      	mov	r3, r0
 80048e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80048ec:	e00f      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80048ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048f2:	3328      	adds	r3, #40	@ 0x28
 80048f4:	2101      	movs	r1, #1
 80048f6:	4618      	mov	r0, r3
 80048f8:	f001 f86a 	bl	80059d0 <RCCEx_PLL3_Config>
 80048fc:	4603      	mov	r3, r0
 80048fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004902:	e004      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800490a:	e000      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800490c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800490e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004912:	2b00      	cmp	r3, #0
 8004914:	d10a      	bne.n	800492c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004916:	4bbf      	ldr	r3, [pc, #764]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004918:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800491a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800491e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004922:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004924:	4abb      	ldr	r2, [pc, #748]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004926:	430b      	orrs	r3, r1
 8004928:	6553      	str	r3, [r2, #84]	@ 0x54
 800492a:	e003      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800492c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004930:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800493c:	f002 0302 	and.w	r3, r2, #2
 8004940:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004944:	2300      	movs	r3, #0
 8004946:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800494a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800494e:	460b      	mov	r3, r1
 8004950:	4313      	orrs	r3, r2
 8004952:	d041      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004958:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800495a:	2b05      	cmp	r3, #5
 800495c:	d824      	bhi.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800495e:	a201      	add	r2, pc, #4	@ (adr r2, 8004964 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004964:	080049b1 	.word	0x080049b1
 8004968:	0800497d 	.word	0x0800497d
 800496c:	08004993 	.word	0x08004993
 8004970:	080049b1 	.word	0x080049b1
 8004974:	080049b1 	.word	0x080049b1
 8004978:	080049b1 	.word	0x080049b1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800497c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004980:	3308      	adds	r3, #8
 8004982:	2101      	movs	r1, #1
 8004984:	4618      	mov	r0, r3
 8004986:	f000 ff71 	bl	800586c <RCCEx_PLL2_Config>
 800498a:	4603      	mov	r3, r0
 800498c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004990:	e00f      	b.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004996:	3328      	adds	r3, #40	@ 0x28
 8004998:	2101      	movs	r1, #1
 800499a:	4618      	mov	r0, r3
 800499c:	f001 f818 	bl	80059d0 <RCCEx_PLL3_Config>
 80049a0:	4603      	mov	r3, r0
 80049a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80049a6:	e004      	b.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049ae:	e000      	b.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80049b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d10a      	bne.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80049ba:	4b96      	ldr	r3, [pc, #600]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80049bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049be:	f023 0107 	bic.w	r1, r3, #7
 80049c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049c8:	4a92      	ldr	r2, [pc, #584]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80049ca:	430b      	orrs	r3, r1
 80049cc:	6553      	str	r3, [r2, #84]	@ 0x54
 80049ce:	e003      	b.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e0:	f002 0304 	and.w	r3, r2, #4
 80049e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80049e8:	2300      	movs	r3, #0
 80049ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80049ee:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80049f2:	460b      	mov	r3, r1
 80049f4:	4313      	orrs	r3, r2
 80049f6:	d044      	beq.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80049f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a00:	2b05      	cmp	r3, #5
 8004a02:	d825      	bhi.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004a04:	a201      	add	r2, pc, #4	@ (adr r2, 8004a0c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a0a:	bf00      	nop
 8004a0c:	08004a59 	.word	0x08004a59
 8004a10:	08004a25 	.word	0x08004a25
 8004a14:	08004a3b 	.word	0x08004a3b
 8004a18:	08004a59 	.word	0x08004a59
 8004a1c:	08004a59 	.word	0x08004a59
 8004a20:	08004a59 	.word	0x08004a59
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a28:	3308      	adds	r3, #8
 8004a2a:	2101      	movs	r1, #1
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f000 ff1d 	bl	800586c <RCCEx_PLL2_Config>
 8004a32:	4603      	mov	r3, r0
 8004a34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004a38:	e00f      	b.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3e:	3328      	adds	r3, #40	@ 0x28
 8004a40:	2101      	movs	r1, #1
 8004a42:	4618      	mov	r0, r3
 8004a44:	f000 ffc4 	bl	80059d0 <RCCEx_PLL3_Config>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004a4e:	e004      	b.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a56:	e000      	b.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004a58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d10b      	bne.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a62:	4b6c      	ldr	r3, [pc, #432]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a66:	f023 0107 	bic.w	r1, r3, #7
 8004a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a72:	4a68      	ldr	r2, [pc, #416]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004a74:	430b      	orrs	r3, r1
 8004a76:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a78:	e003      	b.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a8a:	f002 0320 	and.w	r3, r2, #32
 8004a8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004a92:	2300      	movs	r3, #0
 8004a94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004a98:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004a9c:	460b      	mov	r3, r1
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	d055      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aaa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004aae:	d033      	beq.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004ab0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ab4:	d82c      	bhi.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004ab6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aba:	d02f      	beq.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004abc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ac0:	d826      	bhi.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004ac2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004ac6:	d02b      	beq.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004ac8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004acc:	d820      	bhi.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004ace:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ad2:	d012      	beq.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004ad4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ad8:	d81a      	bhi.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d022      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004ade:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ae2:	d115      	bne.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ae4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ae8:	3308      	adds	r3, #8
 8004aea:	2100      	movs	r1, #0
 8004aec:	4618      	mov	r0, r3
 8004aee:	f000 febd 	bl	800586c <RCCEx_PLL2_Config>
 8004af2:	4603      	mov	r3, r0
 8004af4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004af8:	e015      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004afe:	3328      	adds	r3, #40	@ 0x28
 8004b00:	2102      	movs	r1, #2
 8004b02:	4618      	mov	r0, r3
 8004b04:	f000 ff64 	bl	80059d0 <RCCEx_PLL3_Config>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004b0e:	e00a      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b16:	e006      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004b18:	bf00      	nop
 8004b1a:	e004      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004b1c:	bf00      	nop
 8004b1e:	e002      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004b20:	bf00      	nop
 8004b22:	e000      	b.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004b24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10b      	bne.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004b2e:	4b39      	ldr	r3, [pc, #228]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b32:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004b36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b3e:	4a35      	ldr	r2, [pc, #212]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b40:	430b      	orrs	r3, r1
 8004b42:	6553      	str	r3, [r2, #84]	@ 0x54
 8004b44:	e003      	b.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004b4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b56:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004b5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004b5e:	2300      	movs	r3, #0
 8004b60:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004b64:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004b68:	460b      	mov	r3, r1
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	d058      	beq.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004b6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b76:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004b7a:	d033      	beq.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004b7c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004b80:	d82c      	bhi.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004b82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b86:	d02f      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004b88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b8c:	d826      	bhi.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004b8e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b92:	d02b      	beq.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004b94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b98:	d820      	bhi.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004b9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b9e:	d012      	beq.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004ba0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ba4:	d81a      	bhi.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d022      	beq.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004baa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bae:	d115      	bne.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004bb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bb4:	3308      	adds	r3, #8
 8004bb6:	2100      	movs	r1, #0
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f000 fe57 	bl	800586c <RCCEx_PLL2_Config>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004bc4:	e015      	b.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004bc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bca:	3328      	adds	r3, #40	@ 0x28
 8004bcc:	2102      	movs	r1, #2
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f000 fefe 	bl	80059d0 <RCCEx_PLL3_Config>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004bda:	e00a      	b.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004be2:	e006      	b.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004be4:	bf00      	nop
 8004be6:	e004      	b.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004be8:	bf00      	nop
 8004bea:	e002      	b.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004bec:	bf00      	nop
 8004bee:	e000      	b.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004bf0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d10e      	bne.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004bfa:	4b06      	ldr	r3, [pc, #24]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bfe:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004c02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c0a:	4a02      	ldr	r2, [pc, #8]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c0c:	430b      	orrs	r3, r1
 8004c0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c10:	e006      	b.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004c12:	bf00      	nop
 8004c14:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c28:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004c2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004c30:	2300      	movs	r3, #0
 8004c32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004c36:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004c3a:	460b      	mov	r3, r1
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	d055      	beq.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c44:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004c48:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004c4c:	d033      	beq.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004c4e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004c52:	d82c      	bhi.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004c54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c58:	d02f      	beq.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004c5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c5e:	d826      	bhi.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004c60:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004c64:	d02b      	beq.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004c66:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004c6a:	d820      	bhi.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004c6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c70:	d012      	beq.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004c72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c76:	d81a      	bhi.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d022      	beq.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004c7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c80:	d115      	bne.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c86:	3308      	adds	r3, #8
 8004c88:	2100      	movs	r1, #0
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f000 fdee 	bl	800586c <RCCEx_PLL2_Config>
 8004c90:	4603      	mov	r3, r0
 8004c92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004c96:	e015      	b.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c9c:	3328      	adds	r3, #40	@ 0x28
 8004c9e:	2102      	movs	r1, #2
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f000 fe95 	bl	80059d0 <RCCEx_PLL3_Config>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004cac:	e00a      	b.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cb4:	e006      	b.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004cb6:	bf00      	nop
 8004cb8:	e004      	b.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004cba:	bf00      	nop
 8004cbc:	e002      	b.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004cbe:	bf00      	nop
 8004cc0:	e000      	b.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004cc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d10b      	bne.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004ccc:	4ba1      	ldr	r3, [pc, #644]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cd0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004cd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cd8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004cdc:	4a9d      	ldr	r2, [pc, #628]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004cde:	430b      	orrs	r3, r1
 8004ce0:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ce2:	e003      	b.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ce4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ce8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004cec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf4:	f002 0308 	and.w	r3, r2, #8
 8004cf8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004d02:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004d06:	460b      	mov	r3, r1
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	d01e      	beq.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d18:	d10c      	bne.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d1e:	3328      	adds	r3, #40	@ 0x28
 8004d20:	2102      	movs	r1, #2
 8004d22:	4618      	mov	r0, r3
 8004d24:	f000 fe54 	bl	80059d0 <RCCEx_PLL3_Config>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d002      	beq.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004d34:	4b87      	ldr	r3, [pc, #540]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d38:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d44:	4a83      	ldr	r2, [pc, #524]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d46:	430b      	orrs	r3, r1
 8004d48:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d52:	f002 0310 	and.w	r3, r2, #16
 8004d56:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004d60:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004d64:	460b      	mov	r3, r1
 8004d66:	4313      	orrs	r3, r2
 8004d68:	d01e      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004d6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d76:	d10c      	bne.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004d78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d7c:	3328      	adds	r3, #40	@ 0x28
 8004d7e:	2102      	movs	r1, #2
 8004d80:	4618      	mov	r0, r3
 8004d82:	f000 fe25 	bl	80059d0 <RCCEx_PLL3_Config>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d002      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004d92:	4b70      	ldr	r3, [pc, #448]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d96:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004d9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004da2:	4a6c      	ldr	r2, [pc, #432]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004da4:	430b      	orrs	r3, r1
 8004da6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004db0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004db4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004db8:	2300      	movs	r3, #0
 8004dba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004dbe:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004dc2:	460b      	mov	r3, r1
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	d03e      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dcc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004dd0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dd4:	d022      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004dd6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dda:	d81b      	bhi.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d003      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004de0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004de4:	d00b      	beq.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004de6:	e015      	b.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dec:	3308      	adds	r3, #8
 8004dee:	2100      	movs	r1, #0
 8004df0:	4618      	mov	r0, r3
 8004df2:	f000 fd3b 	bl	800586c <RCCEx_PLL2_Config>
 8004df6:	4603      	mov	r3, r0
 8004df8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004dfc:	e00f      	b.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e02:	3328      	adds	r3, #40	@ 0x28
 8004e04:	2102      	movs	r1, #2
 8004e06:	4618      	mov	r0, r3
 8004e08:	f000 fde2 	bl	80059d0 <RCCEx_PLL3_Config>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004e12:	e004      	b.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e1a:	e000      	b.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004e1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d10b      	bne.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e26:	4b4b      	ldr	r3, [pc, #300]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e2a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e32:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004e36:	4a47      	ldr	r2, [pc, #284]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e38:	430b      	orrs	r3, r1
 8004e3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e3c:	e003      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e4e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004e52:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e54:	2300      	movs	r3, #0
 8004e56:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004e58:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004e5c:	460b      	mov	r3, r1
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	d03b      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e6a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e6e:	d01f      	beq.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004e70:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e74:	d818      	bhi.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004e76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e7a:	d003      	beq.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004e7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e80:	d007      	beq.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004e82:	e011      	b.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e84:	4b33      	ldr	r3, [pc, #204]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e88:	4a32      	ldr	r2, [pc, #200]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004e8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004e90:	e00f      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e96:	3328      	adds	r3, #40	@ 0x28
 8004e98:	2101      	movs	r1, #1
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f000 fd98 	bl	80059d0 <RCCEx_PLL3_Config>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004ea6:	e004      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004eae:	e000      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004eb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d10b      	bne.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004eba:	4b26      	ldr	r3, [pc, #152]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ebc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ebe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eca:	4a22      	ldr	r2, [pc, #136]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ecc:	430b      	orrs	r3, r1
 8004ece:	6553      	str	r3, [r2, #84]	@ 0x54
 8004ed0:	e003      	b.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ed2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ed6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004ee6:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ee8:	2300      	movs	r3, #0
 8004eea:	677b      	str	r3, [r7, #116]	@ 0x74
 8004eec:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004ef0:	460b      	mov	r3, r1
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	d034      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004ef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004efa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d003      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004f00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f04:	d007      	beq.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004f06:	e011      	b.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f08:	4b12      	ldr	r3, [pc, #72]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f0c:	4a11      	ldr	r2, [pc, #68]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004f14:	e00e      	b.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f1a:	3308      	adds	r3, #8
 8004f1c:	2102      	movs	r1, #2
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f000 fca4 	bl	800586c <RCCEx_PLL2_Config>
 8004f24:	4603      	mov	r3, r0
 8004f26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004f2a:	e003      	b.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d10d      	bne.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004f3c:	4b05      	ldr	r3, [pc, #20]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f40:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004f44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f4a:	4a02      	ldr	r2, [pc, #8]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f4c:	430b      	orrs	r3, r1
 8004f4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004f50:	e006      	b.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004f52:	bf00      	nop
 8004f54:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f68:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004f6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f6e:	2300      	movs	r3, #0
 8004f70:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004f72:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004f76:	460b      	mov	r3, r1
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	d00c      	beq.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f80:	3328      	adds	r3, #40	@ 0x28
 8004f82:	2102      	movs	r1, #2
 8004f84:	4618      	mov	r0, r3
 8004f86:	f000 fd23 	bl	80059d0 <RCCEx_PLL3_Config>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d002      	beq.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004f96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f9e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004fa2:	663b      	str	r3, [r7, #96]	@ 0x60
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	667b      	str	r3, [r7, #100]	@ 0x64
 8004fa8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004fac:	460b      	mov	r3, r1
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	d038      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004fb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004fbe:	d018      	beq.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004fc0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004fc4:	d811      	bhi.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004fc6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fca:	d014      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004fcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fd0:	d80b      	bhi.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d011      	beq.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004fd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fda:	d106      	bne.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fdc:	4bc3      	ldr	r3, [pc, #780]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe0:	4ac2      	ldr	r2, [pc, #776]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fe2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fe6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004fe8:	e008      	b.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ff0:	e004      	b.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004ff2:	bf00      	nop
 8004ff4:	e002      	b.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004ff6:	bf00      	nop
 8004ff8:	e000      	b.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004ffa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ffc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005000:	2b00      	cmp	r3, #0
 8005002:	d10b      	bne.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005004:	4bb9      	ldr	r3, [pc, #740]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005006:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005008:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800500c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005010:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005014:	4ab5      	ldr	r2, [pc, #724]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005016:	430b      	orrs	r3, r1
 8005018:	6553      	str	r3, [r2, #84]	@ 0x54
 800501a:	e003      	b.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800501c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005020:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005030:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005032:	2300      	movs	r3, #0
 8005034:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005036:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800503a:	460b      	mov	r3, r1
 800503c:	4313      	orrs	r3, r2
 800503e:	d009      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005040:	4baa      	ldr	r3, [pc, #680]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005042:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005044:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800504e:	4aa7      	ldr	r2, [pc, #668]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005050:	430b      	orrs	r3, r1
 8005052:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005054:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800505c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005060:	653b      	str	r3, [r7, #80]	@ 0x50
 8005062:	2300      	movs	r3, #0
 8005064:	657b      	str	r3, [r7, #84]	@ 0x54
 8005066:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800506a:	460b      	mov	r3, r1
 800506c:	4313      	orrs	r3, r2
 800506e:	d00a      	beq.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005070:	4b9e      	ldr	r3, [pc, #632]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005072:	691b      	ldr	r3, [r3, #16]
 8005074:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800507c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005080:	4a9a      	ldr	r2, [pc, #616]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005082:	430b      	orrs	r3, r1
 8005084:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800508a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800508e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005092:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005094:	2300      	movs	r3, #0
 8005096:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005098:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800509c:	460b      	mov	r3, r1
 800509e:	4313      	orrs	r3, r2
 80050a0:	d009      	beq.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80050a2:	4b92      	ldr	r3, [pc, #584]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050a6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80050aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050b0:	4a8e      	ldr	r2, [pc, #568]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050b2:	430b      	orrs	r3, r1
 80050b4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80050b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050be:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80050c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80050c4:	2300      	movs	r3, #0
 80050c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80050c8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80050cc:	460b      	mov	r3, r1
 80050ce:	4313      	orrs	r3, r2
 80050d0:	d00e      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80050d2:	4b86      	ldr	r3, [pc, #536]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050d4:	691b      	ldr	r3, [r3, #16]
 80050d6:	4a85      	ldr	r2, [pc, #532]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050d8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80050dc:	6113      	str	r3, [r2, #16]
 80050de:	4b83      	ldr	r3, [pc, #524]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050e0:	6919      	ldr	r1, [r3, #16]
 80050e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050e6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80050ea:	4a80      	ldr	r2, [pc, #512]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80050ec:	430b      	orrs	r3, r1
 80050ee:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80050f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80050fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80050fe:	2300      	movs	r3, #0
 8005100:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005102:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005106:	460b      	mov	r3, r1
 8005108:	4313      	orrs	r3, r2
 800510a:	d009      	beq.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800510c:	4b77      	ldr	r3, [pc, #476]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800510e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005110:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005114:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005118:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800511a:	4a74      	ldr	r2, [pc, #464]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800511c:	430b      	orrs	r3, r1
 800511e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005128:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800512c:	633b      	str	r3, [r7, #48]	@ 0x30
 800512e:	2300      	movs	r3, #0
 8005130:	637b      	str	r3, [r7, #52]	@ 0x34
 8005132:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005136:	460b      	mov	r3, r1
 8005138:	4313      	orrs	r3, r2
 800513a:	d00a      	beq.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800513c:	4b6b      	ldr	r3, [pc, #428]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800513e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005140:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005148:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800514c:	4a67      	ldr	r2, [pc, #412]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800514e:	430b      	orrs	r3, r1
 8005150:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800515a:	2100      	movs	r1, #0
 800515c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800515e:	f003 0301 	and.w	r3, r3, #1
 8005162:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005164:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005168:	460b      	mov	r3, r1
 800516a:	4313      	orrs	r3, r2
 800516c:	d011      	beq.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800516e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005172:	3308      	adds	r3, #8
 8005174:	2100      	movs	r1, #0
 8005176:	4618      	mov	r0, r3
 8005178:	f000 fb78 	bl	800586c <RCCEx_PLL2_Config>
 800517c:	4603      	mov	r3, r0
 800517e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005182:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005186:	2b00      	cmp	r3, #0
 8005188:	d003      	beq.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800518a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800518e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800519a:	2100      	movs	r1, #0
 800519c:	6239      	str	r1, [r7, #32]
 800519e:	f003 0302 	and.w	r3, r3, #2
 80051a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80051a4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80051a8:	460b      	mov	r3, r1
 80051aa:	4313      	orrs	r3, r2
 80051ac:	d011      	beq.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80051ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b2:	3308      	adds	r3, #8
 80051b4:	2101      	movs	r1, #1
 80051b6:	4618      	mov	r0, r3
 80051b8:	f000 fb58 	bl	800586c <RCCEx_PLL2_Config>
 80051bc:	4603      	mov	r3, r0
 80051be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80051c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d003      	beq.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80051d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051da:	2100      	movs	r1, #0
 80051dc:	61b9      	str	r1, [r7, #24]
 80051de:	f003 0304 	and.w	r3, r3, #4
 80051e2:	61fb      	str	r3, [r7, #28]
 80051e4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80051e8:	460b      	mov	r3, r1
 80051ea:	4313      	orrs	r3, r2
 80051ec:	d011      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80051ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051f2:	3308      	adds	r3, #8
 80051f4:	2102      	movs	r1, #2
 80051f6:	4618      	mov	r0, r3
 80051f8:	f000 fb38 	bl	800586c <RCCEx_PLL2_Config>
 80051fc:	4603      	mov	r3, r0
 80051fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005202:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005206:	2b00      	cmp	r3, #0
 8005208:	d003      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800520a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800520e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800521a:	2100      	movs	r1, #0
 800521c:	6139      	str	r1, [r7, #16]
 800521e:	f003 0308 	and.w	r3, r3, #8
 8005222:	617b      	str	r3, [r7, #20]
 8005224:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005228:	460b      	mov	r3, r1
 800522a:	4313      	orrs	r3, r2
 800522c:	d011      	beq.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800522e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005232:	3328      	adds	r3, #40	@ 0x28
 8005234:	2100      	movs	r1, #0
 8005236:	4618      	mov	r0, r3
 8005238:	f000 fbca 	bl	80059d0 <RCCEx_PLL3_Config>
 800523c:	4603      	mov	r3, r0
 800523e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005242:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005246:	2b00      	cmp	r3, #0
 8005248:	d003      	beq.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800524a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800524e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800525a:	2100      	movs	r1, #0
 800525c:	60b9      	str	r1, [r7, #8]
 800525e:	f003 0310 	and.w	r3, r3, #16
 8005262:	60fb      	str	r3, [r7, #12]
 8005264:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005268:	460b      	mov	r3, r1
 800526a:	4313      	orrs	r3, r2
 800526c:	d011      	beq.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800526e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005272:	3328      	adds	r3, #40	@ 0x28
 8005274:	2101      	movs	r1, #1
 8005276:	4618      	mov	r0, r3
 8005278:	f000 fbaa 	bl	80059d0 <RCCEx_PLL3_Config>
 800527c:	4603      	mov	r3, r0
 800527e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005282:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005286:	2b00      	cmp	r3, #0
 8005288:	d003      	beq.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800528a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800528e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800529a:	2100      	movs	r1, #0
 800529c:	6039      	str	r1, [r7, #0]
 800529e:	f003 0320 	and.w	r3, r3, #32
 80052a2:	607b      	str	r3, [r7, #4]
 80052a4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80052a8:	460b      	mov	r3, r1
 80052aa:	4313      	orrs	r3, r2
 80052ac:	d011      	beq.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80052ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052b2:	3328      	adds	r3, #40	@ 0x28
 80052b4:	2102      	movs	r1, #2
 80052b6:	4618      	mov	r0, r3
 80052b8:	f000 fb8a 	bl	80059d0 <RCCEx_PLL3_Config>
 80052bc:	4603      	mov	r3, r0
 80052be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80052c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d003      	beq.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80052d2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d101      	bne.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80052da:	2300      	movs	r3, #0
 80052dc:	e000      	b.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80052e6:	46bd      	mov	sp, r7
 80052e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052ec:	58024400 	.word	0x58024400

080052f0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80052f4:	f7fe fd96 	bl	8003e24 <HAL_RCC_GetHCLKFreq>
 80052f8:	4602      	mov	r2, r0
 80052fa:	4b06      	ldr	r3, [pc, #24]	@ (8005314 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80052fc:	6a1b      	ldr	r3, [r3, #32]
 80052fe:	091b      	lsrs	r3, r3, #4
 8005300:	f003 0307 	and.w	r3, r3, #7
 8005304:	4904      	ldr	r1, [pc, #16]	@ (8005318 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005306:	5ccb      	ldrb	r3, [r1, r3]
 8005308:	f003 031f 	and.w	r3, r3, #31
 800530c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005310:	4618      	mov	r0, r3
 8005312:	bd80      	pop	{r7, pc}
 8005314:	58024400 	.word	0x58024400
 8005318:	08008f2c 	.word	0x08008f2c

0800531c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800531c:	b480      	push	{r7}
 800531e:	b089      	sub	sp, #36	@ 0x24
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005324:	4ba1      	ldr	r3, [pc, #644]	@ (80055ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005328:	f003 0303 	and.w	r3, r3, #3
 800532c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800532e:	4b9f      	ldr	r3, [pc, #636]	@ (80055ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005332:	0b1b      	lsrs	r3, r3, #12
 8005334:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005338:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800533a:	4b9c      	ldr	r3, [pc, #624]	@ (80055ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800533c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800533e:	091b      	lsrs	r3, r3, #4
 8005340:	f003 0301 	and.w	r3, r3, #1
 8005344:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005346:	4b99      	ldr	r3, [pc, #612]	@ (80055ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005348:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800534a:	08db      	lsrs	r3, r3, #3
 800534c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005350:	693a      	ldr	r2, [r7, #16]
 8005352:	fb02 f303 	mul.w	r3, r2, r3
 8005356:	ee07 3a90 	vmov	s15, r3
 800535a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800535e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	2b00      	cmp	r3, #0
 8005366:	f000 8111 	beq.w	800558c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	2b02      	cmp	r3, #2
 800536e:	f000 8083 	beq.w	8005478 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	2b02      	cmp	r3, #2
 8005376:	f200 80a1 	bhi.w	80054bc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d003      	beq.n	8005388 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	2b01      	cmp	r3, #1
 8005384:	d056      	beq.n	8005434 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005386:	e099      	b.n	80054bc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005388:	4b88      	ldr	r3, [pc, #544]	@ (80055ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0320 	and.w	r3, r3, #32
 8005390:	2b00      	cmp	r3, #0
 8005392:	d02d      	beq.n	80053f0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005394:	4b85      	ldr	r3, [pc, #532]	@ (80055ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	08db      	lsrs	r3, r3, #3
 800539a:	f003 0303 	and.w	r3, r3, #3
 800539e:	4a84      	ldr	r2, [pc, #528]	@ (80055b0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80053a0:	fa22 f303 	lsr.w	r3, r2, r3
 80053a4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	ee07 3a90 	vmov	s15, r3
 80053ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	ee07 3a90 	vmov	s15, r3
 80053b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053be:	4b7b      	ldr	r3, [pc, #492]	@ (80055ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053c6:	ee07 3a90 	vmov	s15, r3
 80053ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80053d2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80055b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80053d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053ea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80053ee:	e087      	b.n	8005500 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	ee07 3a90 	vmov	s15, r3
 80053f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053fa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80055b8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80053fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005402:	4b6a      	ldr	r3, [pc, #424]	@ (80055ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005406:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800540a:	ee07 3a90 	vmov	s15, r3
 800540e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005412:	ed97 6a03 	vldr	s12, [r7, #12]
 8005416:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80055b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800541a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800541e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005422:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005426:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800542a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800542e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005432:	e065      	b.n	8005500 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	ee07 3a90 	vmov	s15, r3
 800543a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800543e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80055bc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005442:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005446:	4b59      	ldr	r3, [pc, #356]	@ (80055ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005448:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800544a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800544e:	ee07 3a90 	vmov	s15, r3
 8005452:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005456:	ed97 6a03 	vldr	s12, [r7, #12]
 800545a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80055b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800545e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005462:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005466:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800546a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800546e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005472:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005476:	e043      	b.n	8005500 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	ee07 3a90 	vmov	s15, r3
 800547e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005482:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80055c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005486:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800548a:	4b48      	ldr	r3, [pc, #288]	@ (80055ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800548c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800548e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005492:	ee07 3a90 	vmov	s15, r3
 8005496:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800549a:	ed97 6a03 	vldr	s12, [r7, #12]
 800549e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80055b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80054a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054ba:	e021      	b.n	8005500 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	ee07 3a90 	vmov	s15, r3
 80054c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054c6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80055bc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80054ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054ce:	4b37      	ldr	r3, [pc, #220]	@ (80055ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054d6:	ee07 3a90 	vmov	s15, r3
 80054da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054de:	ed97 6a03 	vldr	s12, [r7, #12]
 80054e2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80055b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80054e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054fe:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005500:	4b2a      	ldr	r3, [pc, #168]	@ (80055ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005504:	0a5b      	lsrs	r3, r3, #9
 8005506:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800550a:	ee07 3a90 	vmov	s15, r3
 800550e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005512:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005516:	ee37 7a87 	vadd.f32	s14, s15, s14
 800551a:	edd7 6a07 	vldr	s13, [r7, #28]
 800551e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005522:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005526:	ee17 2a90 	vmov	r2, s15
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800552e:	4b1f      	ldr	r3, [pc, #124]	@ (80055ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005532:	0c1b      	lsrs	r3, r3, #16
 8005534:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005538:	ee07 3a90 	vmov	s15, r3
 800553c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005540:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005544:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005548:	edd7 6a07 	vldr	s13, [r7, #28]
 800554c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005550:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005554:	ee17 2a90 	vmov	r2, s15
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800555c:	4b13      	ldr	r3, [pc, #76]	@ (80055ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800555e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005560:	0e1b      	lsrs	r3, r3, #24
 8005562:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005566:	ee07 3a90 	vmov	s15, r3
 800556a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800556e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005572:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005576:	edd7 6a07 	vldr	s13, [r7, #28]
 800557a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800557e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005582:	ee17 2a90 	vmov	r2, s15
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800558a:	e008      	b.n	800559e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	609a      	str	r2, [r3, #8]
}
 800559e:	bf00      	nop
 80055a0:	3724      	adds	r7, #36	@ 0x24
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop
 80055ac:	58024400 	.word	0x58024400
 80055b0:	03d09000 	.word	0x03d09000
 80055b4:	46000000 	.word	0x46000000
 80055b8:	4c742400 	.word	0x4c742400
 80055bc:	4a742400 	.word	0x4a742400
 80055c0:	4af42400 	.word	0x4af42400

080055c4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b089      	sub	sp, #36	@ 0x24
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80055cc:	4ba1      	ldr	r3, [pc, #644]	@ (8005854 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055d0:	f003 0303 	and.w	r3, r3, #3
 80055d4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80055d6:	4b9f      	ldr	r3, [pc, #636]	@ (8005854 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055da:	0d1b      	lsrs	r3, r3, #20
 80055dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80055e0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80055e2:	4b9c      	ldr	r3, [pc, #624]	@ (8005854 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055e6:	0a1b      	lsrs	r3, r3, #8
 80055e8:	f003 0301 	and.w	r3, r3, #1
 80055ec:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80055ee:	4b99      	ldr	r3, [pc, #612]	@ (8005854 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055f2:	08db      	lsrs	r3, r3, #3
 80055f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80055f8:	693a      	ldr	r2, [r7, #16]
 80055fa:	fb02 f303 	mul.w	r3, r2, r3
 80055fe:	ee07 3a90 	vmov	s15, r3
 8005602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005606:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	2b00      	cmp	r3, #0
 800560e:	f000 8111 	beq.w	8005834 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	2b02      	cmp	r3, #2
 8005616:	f000 8083 	beq.w	8005720 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800561a:	69bb      	ldr	r3, [r7, #24]
 800561c:	2b02      	cmp	r3, #2
 800561e:	f200 80a1 	bhi.w	8005764 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005622:	69bb      	ldr	r3, [r7, #24]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d003      	beq.n	8005630 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	2b01      	cmp	r3, #1
 800562c:	d056      	beq.n	80056dc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800562e:	e099      	b.n	8005764 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005630:	4b88      	ldr	r3, [pc, #544]	@ (8005854 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 0320 	and.w	r3, r3, #32
 8005638:	2b00      	cmp	r3, #0
 800563a:	d02d      	beq.n	8005698 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800563c:	4b85      	ldr	r3, [pc, #532]	@ (8005854 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	08db      	lsrs	r3, r3, #3
 8005642:	f003 0303 	and.w	r3, r3, #3
 8005646:	4a84      	ldr	r2, [pc, #528]	@ (8005858 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005648:	fa22 f303 	lsr.w	r3, r2, r3
 800564c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	ee07 3a90 	vmov	s15, r3
 8005654:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	ee07 3a90 	vmov	s15, r3
 800565e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005662:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005666:	4b7b      	ldr	r3, [pc, #492]	@ (8005854 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800566a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800566e:	ee07 3a90 	vmov	s15, r3
 8005672:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005676:	ed97 6a03 	vldr	s12, [r7, #12]
 800567a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800585c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800567e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005682:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005686:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800568a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800568e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005692:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005696:	e087      	b.n	80057a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	ee07 3a90 	vmov	s15, r3
 800569e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056a2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005860 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80056a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056aa:	4b6a      	ldr	r3, [pc, #424]	@ (8005854 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056b2:	ee07 3a90 	vmov	s15, r3
 80056b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80056be:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800585c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80056c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80056da:	e065      	b.n	80057a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	ee07 3a90 	vmov	s15, r3
 80056e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056e6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005864 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80056ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056ee:	4b59      	ldr	r3, [pc, #356]	@ (8005854 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80056f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056f6:	ee07 3a90 	vmov	s15, r3
 80056fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8005702:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800585c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005706:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800570a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800570e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005712:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005716:	ee67 7a27 	vmul.f32	s15, s14, s15
 800571a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800571e:	e043      	b.n	80057a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	ee07 3a90 	vmov	s15, r3
 8005726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800572a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005868 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800572e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005732:	4b48      	ldr	r3, [pc, #288]	@ (8005854 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005736:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800573a:	ee07 3a90 	vmov	s15, r3
 800573e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005742:	ed97 6a03 	vldr	s12, [r7, #12]
 8005746:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800585c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800574a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800574e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005752:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005756:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800575a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800575e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005762:	e021      	b.n	80057a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	ee07 3a90 	vmov	s15, r3
 800576a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800576e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005864 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005772:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005776:	4b37      	ldr	r3, [pc, #220]	@ (8005854 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800577a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800577e:	ee07 3a90 	vmov	s15, r3
 8005782:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005786:	ed97 6a03 	vldr	s12, [r7, #12]
 800578a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800585c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800578e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005792:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005796:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800579a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800579e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80057a6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80057a8:	4b2a      	ldr	r3, [pc, #168]	@ (8005854 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ac:	0a5b      	lsrs	r3, r3, #9
 80057ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057b2:	ee07 3a90 	vmov	s15, r3
 80057b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80057be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80057c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80057c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057ce:	ee17 2a90 	vmov	r2, s15
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80057d6:	4b1f      	ldr	r3, [pc, #124]	@ (8005854 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057da:	0c1b      	lsrs	r3, r3, #16
 80057dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057e0:	ee07 3a90 	vmov	s15, r3
 80057e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80057ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80057f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80057f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057fc:	ee17 2a90 	vmov	r2, s15
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005804:	4b13      	ldr	r3, [pc, #76]	@ (8005854 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005808:	0e1b      	lsrs	r3, r3, #24
 800580a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800580e:	ee07 3a90 	vmov	s15, r3
 8005812:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005816:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800581a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800581e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005822:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005826:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800582a:	ee17 2a90 	vmov	r2, s15
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005832:	e008      	b.n	8005846 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	609a      	str	r2, [r3, #8]
}
 8005846:	bf00      	nop
 8005848:	3724      	adds	r7, #36	@ 0x24
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr
 8005852:	bf00      	nop
 8005854:	58024400 	.word	0x58024400
 8005858:	03d09000 	.word	0x03d09000
 800585c:	46000000 	.word	0x46000000
 8005860:	4c742400 	.word	0x4c742400
 8005864:	4a742400 	.word	0x4a742400
 8005868:	4af42400 	.word	0x4af42400

0800586c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b084      	sub	sp, #16
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005876:	2300      	movs	r3, #0
 8005878:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800587a:	4b53      	ldr	r3, [pc, #332]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 800587c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800587e:	f003 0303 	and.w	r3, r3, #3
 8005882:	2b03      	cmp	r3, #3
 8005884:	d101      	bne.n	800588a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005886:	2301      	movs	r3, #1
 8005888:	e099      	b.n	80059be <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800588a:	4b4f      	ldr	r3, [pc, #316]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a4e      	ldr	r2, [pc, #312]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 8005890:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005894:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005896:	f7fb fed5 	bl	8001644 <HAL_GetTick>
 800589a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800589c:	e008      	b.n	80058b0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800589e:	f7fb fed1 	bl	8001644 <HAL_GetTick>
 80058a2:	4602      	mov	r2, r0
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	1ad3      	subs	r3, r2, r3
 80058a8:	2b02      	cmp	r3, #2
 80058aa:	d901      	bls.n	80058b0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80058ac:	2303      	movs	r3, #3
 80058ae:	e086      	b.n	80059be <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80058b0:	4b45      	ldr	r3, [pc, #276]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d1f0      	bne.n	800589e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80058bc:	4b42      	ldr	r3, [pc, #264]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 80058be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058c0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	031b      	lsls	r3, r3, #12
 80058ca:	493f      	ldr	r1, [pc, #252]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 80058cc:	4313      	orrs	r3, r2
 80058ce:	628b      	str	r3, [r1, #40]	@ 0x28
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	3b01      	subs	r3, #1
 80058d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	3b01      	subs	r3, #1
 80058e0:	025b      	lsls	r3, r3, #9
 80058e2:	b29b      	uxth	r3, r3
 80058e4:	431a      	orrs	r2, r3
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	68db      	ldr	r3, [r3, #12]
 80058ea:	3b01      	subs	r3, #1
 80058ec:	041b      	lsls	r3, r3, #16
 80058ee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80058f2:	431a      	orrs	r2, r3
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	691b      	ldr	r3, [r3, #16]
 80058f8:	3b01      	subs	r3, #1
 80058fa:	061b      	lsls	r3, r3, #24
 80058fc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005900:	4931      	ldr	r1, [pc, #196]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 8005902:	4313      	orrs	r3, r2
 8005904:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005906:	4b30      	ldr	r3, [pc, #192]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 8005908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800590a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	695b      	ldr	r3, [r3, #20]
 8005912:	492d      	ldr	r1, [pc, #180]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 8005914:	4313      	orrs	r3, r2
 8005916:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005918:	4b2b      	ldr	r3, [pc, #172]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 800591a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800591c:	f023 0220 	bic.w	r2, r3, #32
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	699b      	ldr	r3, [r3, #24]
 8005924:	4928      	ldr	r1, [pc, #160]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 8005926:	4313      	orrs	r3, r2
 8005928:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800592a:	4b27      	ldr	r3, [pc, #156]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 800592c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800592e:	4a26      	ldr	r2, [pc, #152]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 8005930:	f023 0310 	bic.w	r3, r3, #16
 8005934:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005936:	4b24      	ldr	r3, [pc, #144]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 8005938:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800593a:	4b24      	ldr	r3, [pc, #144]	@ (80059cc <RCCEx_PLL2_Config+0x160>)
 800593c:	4013      	ands	r3, r2
 800593e:	687a      	ldr	r2, [r7, #4]
 8005940:	69d2      	ldr	r2, [r2, #28]
 8005942:	00d2      	lsls	r2, r2, #3
 8005944:	4920      	ldr	r1, [pc, #128]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 8005946:	4313      	orrs	r3, r2
 8005948:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800594a:	4b1f      	ldr	r3, [pc, #124]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 800594c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800594e:	4a1e      	ldr	r2, [pc, #120]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 8005950:	f043 0310 	orr.w	r3, r3, #16
 8005954:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d106      	bne.n	800596a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800595c:	4b1a      	ldr	r3, [pc, #104]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 800595e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005960:	4a19      	ldr	r2, [pc, #100]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 8005962:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005966:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005968:	e00f      	b.n	800598a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	2b01      	cmp	r3, #1
 800596e:	d106      	bne.n	800597e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005970:	4b15      	ldr	r3, [pc, #84]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 8005972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005974:	4a14      	ldr	r2, [pc, #80]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 8005976:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800597a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800597c:	e005      	b.n	800598a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800597e:	4b12      	ldr	r3, [pc, #72]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 8005980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005982:	4a11      	ldr	r2, [pc, #68]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 8005984:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005988:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800598a:	4b0f      	ldr	r3, [pc, #60]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a0e      	ldr	r2, [pc, #56]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 8005990:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005994:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005996:	f7fb fe55 	bl	8001644 <HAL_GetTick>
 800599a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800599c:	e008      	b.n	80059b0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800599e:	f7fb fe51 	bl	8001644 <HAL_GetTick>
 80059a2:	4602      	mov	r2, r0
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	1ad3      	subs	r3, r2, r3
 80059a8:	2b02      	cmp	r3, #2
 80059aa:	d901      	bls.n	80059b0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80059ac:	2303      	movs	r3, #3
 80059ae:	e006      	b.n	80059be <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80059b0:	4b05      	ldr	r3, [pc, #20]	@ (80059c8 <RCCEx_PLL2_Config+0x15c>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d0f0      	beq.n	800599e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80059bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3710      	adds	r7, #16
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	58024400 	.word	0x58024400
 80059cc:	ffff0007 	.word	0xffff0007

080059d0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b084      	sub	sp, #16
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80059da:	2300      	movs	r3, #0
 80059dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059de:	4b53      	ldr	r3, [pc, #332]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 80059e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059e2:	f003 0303 	and.w	r3, r3, #3
 80059e6:	2b03      	cmp	r3, #3
 80059e8:	d101      	bne.n	80059ee <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e099      	b.n	8005b22 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80059ee:	4b4f      	ldr	r3, [pc, #316]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a4e      	ldr	r2, [pc, #312]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 80059f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059fa:	f7fb fe23 	bl	8001644 <HAL_GetTick>
 80059fe:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005a00:	e008      	b.n	8005a14 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005a02:	f7fb fe1f 	bl	8001644 <HAL_GetTick>
 8005a06:	4602      	mov	r2, r0
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	1ad3      	subs	r3, r2, r3
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d901      	bls.n	8005a14 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005a10:	2303      	movs	r3, #3
 8005a12:	e086      	b.n	8005b22 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005a14:	4b45      	ldr	r3, [pc, #276]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d1f0      	bne.n	8005a02 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005a20:	4b42      	ldr	r3, [pc, #264]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a24:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	051b      	lsls	r3, r3, #20
 8005a2e:	493f      	ldr	r1, [pc, #252]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005a30:	4313      	orrs	r3, r2
 8005a32:	628b      	str	r3, [r1, #40]	@ 0x28
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	3b01      	subs	r3, #1
 8005a3a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	3b01      	subs	r3, #1
 8005a44:	025b      	lsls	r3, r3, #9
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	431a      	orrs	r2, r3
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	3b01      	subs	r3, #1
 8005a50:	041b      	lsls	r3, r3, #16
 8005a52:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005a56:	431a      	orrs	r2, r3
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	691b      	ldr	r3, [r3, #16]
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	061b      	lsls	r3, r3, #24
 8005a60:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005a64:	4931      	ldr	r1, [pc, #196]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005a66:	4313      	orrs	r3, r2
 8005a68:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005a6a:	4b30      	ldr	r3, [pc, #192]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a6e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	492d      	ldr	r1, [pc, #180]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005a7c:	4b2b      	ldr	r3, [pc, #172]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a80:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	699b      	ldr	r3, [r3, #24]
 8005a88:	4928      	ldr	r1, [pc, #160]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005a8e:	4b27      	ldr	r3, [pc, #156]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a92:	4a26      	ldr	r2, [pc, #152]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005a94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a98:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005a9a:	4b24      	ldr	r3, [pc, #144]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005a9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a9e:	4b24      	ldr	r3, [pc, #144]	@ (8005b30 <RCCEx_PLL3_Config+0x160>)
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	687a      	ldr	r2, [r7, #4]
 8005aa4:	69d2      	ldr	r2, [r2, #28]
 8005aa6:	00d2      	lsls	r2, r2, #3
 8005aa8:	4920      	ldr	r1, [pc, #128]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005aae:	4b1f      	ldr	r3, [pc, #124]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ab2:	4a1e      	ldr	r2, [pc, #120]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005ab4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ab8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d106      	bne.n	8005ace <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005ac0:	4b1a      	ldr	r3, [pc, #104]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac4:	4a19      	ldr	r2, [pc, #100]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005ac6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005aca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005acc:	e00f      	b.n	8005aee <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d106      	bne.n	8005ae2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005ad4:	4b15      	ldr	r3, [pc, #84]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad8:	4a14      	ldr	r2, [pc, #80]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005ada:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005ade:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005ae0:	e005      	b.n	8005aee <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005ae2:	4b12      	ldr	r3, [pc, #72]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae6:	4a11      	ldr	r2, [pc, #68]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005ae8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005aec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005aee:	4b0f      	ldr	r3, [pc, #60]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a0e      	ldr	r2, [pc, #56]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005af4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005af8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005afa:	f7fb fda3 	bl	8001644 <HAL_GetTick>
 8005afe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b00:	e008      	b.n	8005b14 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005b02:	f7fb fd9f 	bl	8001644 <HAL_GetTick>
 8005b06:	4602      	mov	r2, r0
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	2b02      	cmp	r3, #2
 8005b0e:	d901      	bls.n	8005b14 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e006      	b.n	8005b22 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b14:	4b05      	ldr	r3, [pc, #20]	@ (8005b2c <RCCEx_PLL3_Config+0x15c>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d0f0      	beq.n	8005b02 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3710      	adds	r7, #16
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop
 8005b2c:	58024400 	.word	0x58024400
 8005b30:	ffff0007 	.word	0xffff0007

08005b34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b082      	sub	sp, #8
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d101      	bne.n	8005b46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e049      	b.n	8005bda <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b4c:	b2db      	uxtb	r3, r3
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d106      	bne.n	8005b60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	f7fb fb14 	bl	8001188 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2202      	movs	r2, #2
 8005b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	3304      	adds	r3, #4
 8005b70:	4619      	mov	r1, r3
 8005b72:	4610      	mov	r0, r2
 8005b74:	f000 f9aa 	bl	8005ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005bd8:	2300      	movs	r3, #0
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	3708      	adds	r7, #8
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}

08005be2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005be2:	b580      	push	{r7, lr}
 8005be4:	b082      	sub	sp, #8
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d101      	bne.n	8005bf4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e049      	b.n	8005c88 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d106      	bne.n	8005c0e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 f841 	bl	8005c90 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2202      	movs	r2, #2
 8005c12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	3304      	adds	r3, #4
 8005c1e:	4619      	mov	r1, r3
 8005c20:	4610      	mov	r0, r2
 8005c22:	f000 f953 	bl	8005ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2201      	movs	r2, #1
 8005c32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2201      	movs	r2, #1
 8005c42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2201      	movs	r2, #1
 8005c4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2201      	movs	r2, #1
 8005c52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2201      	movs	r2, #1
 8005c5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2201      	movs	r2, #1
 8005c62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2201      	movs	r2, #1
 8005c6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2201      	movs	r2, #1
 8005c72:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2201      	movs	r2, #1
 8005c82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c86:	2300      	movs	r3, #0
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3708      	adds	r7, #8
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}

08005c90 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005c98:	bf00      	nop
 8005c9a:	370c      	adds	r7, #12
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr

08005ca4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b086      	sub	sp, #24
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	60f8      	str	r0, [r7, #12]
 8005cac:	60b9      	str	r1, [r7, #8]
 8005cae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	d101      	bne.n	8005cc2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005cbe:	2302      	movs	r3, #2
 8005cc0:	e0ff      	b.n	8005ec2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2b14      	cmp	r3, #20
 8005cce:	f200 80f0 	bhi.w	8005eb2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8005cd8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cd8:	08005d2d 	.word	0x08005d2d
 8005cdc:	08005eb3 	.word	0x08005eb3
 8005ce0:	08005eb3 	.word	0x08005eb3
 8005ce4:	08005eb3 	.word	0x08005eb3
 8005ce8:	08005d6d 	.word	0x08005d6d
 8005cec:	08005eb3 	.word	0x08005eb3
 8005cf0:	08005eb3 	.word	0x08005eb3
 8005cf4:	08005eb3 	.word	0x08005eb3
 8005cf8:	08005daf 	.word	0x08005daf
 8005cfc:	08005eb3 	.word	0x08005eb3
 8005d00:	08005eb3 	.word	0x08005eb3
 8005d04:	08005eb3 	.word	0x08005eb3
 8005d08:	08005def 	.word	0x08005def
 8005d0c:	08005eb3 	.word	0x08005eb3
 8005d10:	08005eb3 	.word	0x08005eb3
 8005d14:	08005eb3 	.word	0x08005eb3
 8005d18:	08005e31 	.word	0x08005e31
 8005d1c:	08005eb3 	.word	0x08005eb3
 8005d20:	08005eb3 	.word	0x08005eb3
 8005d24:	08005eb3 	.word	0x08005eb3
 8005d28:	08005e71 	.word	0x08005e71
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68b9      	ldr	r1, [r7, #8]
 8005d32:	4618      	mov	r0, r3
 8005d34:	f000 f96a 	bl	800600c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	699a      	ldr	r2, [r3, #24]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f042 0208 	orr.w	r2, r2, #8
 8005d46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	699a      	ldr	r2, [r3, #24]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f022 0204 	bic.w	r2, r2, #4
 8005d56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	6999      	ldr	r1, [r3, #24]
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	691a      	ldr	r2, [r3, #16]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	430a      	orrs	r2, r1
 8005d68:	619a      	str	r2, [r3, #24]
      break;
 8005d6a:	e0a5      	b.n	8005eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68b9      	ldr	r1, [r7, #8]
 8005d72:	4618      	mov	r0, r3
 8005d74:	f000 f9da 	bl	800612c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	699a      	ldr	r2, [r3, #24]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	699a      	ldr	r2, [r3, #24]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	6999      	ldr	r1, [r3, #24]
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	691b      	ldr	r3, [r3, #16]
 8005da2:	021a      	lsls	r2, r3, #8
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	430a      	orrs	r2, r1
 8005daa:	619a      	str	r2, [r3, #24]
      break;
 8005dac:	e084      	b.n	8005eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	68b9      	ldr	r1, [r7, #8]
 8005db4:	4618      	mov	r0, r3
 8005db6:	f000 fa43 	bl	8006240 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	69da      	ldr	r2, [r3, #28]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f042 0208 	orr.w	r2, r2, #8
 8005dc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	69da      	ldr	r2, [r3, #28]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f022 0204 	bic.w	r2, r2, #4
 8005dd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	69d9      	ldr	r1, [r3, #28]
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	691a      	ldr	r2, [r3, #16]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	430a      	orrs	r2, r1
 8005dea:	61da      	str	r2, [r3, #28]
      break;
 8005dec:	e064      	b.n	8005eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68b9      	ldr	r1, [r7, #8]
 8005df4:	4618      	mov	r0, r3
 8005df6:	f000 faab 	bl	8006350 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	69da      	ldr	r2, [r3, #28]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	69da      	ldr	r2, [r3, #28]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	69d9      	ldr	r1, [r3, #28]
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	691b      	ldr	r3, [r3, #16]
 8005e24:	021a      	lsls	r2, r3, #8
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	430a      	orrs	r2, r1
 8005e2c:	61da      	str	r2, [r3, #28]
      break;
 8005e2e:	e043      	b.n	8005eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	68b9      	ldr	r1, [r7, #8]
 8005e36:	4618      	mov	r0, r3
 8005e38:	f000 faf4 	bl	8006424 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f042 0208 	orr.w	r2, r2, #8
 8005e4a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f022 0204 	bic.w	r2, r2, #4
 8005e5a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	691a      	ldr	r2, [r3, #16]
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	430a      	orrs	r2, r1
 8005e6c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005e6e:	e023      	b.n	8005eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	68b9      	ldr	r1, [r7, #8]
 8005e76:	4618      	mov	r0, r3
 8005e78:	f000 fb38 	bl	80064ec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e8a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e9a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	691b      	ldr	r3, [r3, #16]
 8005ea6:	021a      	lsls	r2, r3, #8
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	430a      	orrs	r2, r1
 8005eae:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005eb0:	e002      	b.n	8005eb8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	75fb      	strb	r3, [r7, #23]
      break;
 8005eb6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ec0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3718      	adds	r7, #24
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop

08005ecc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b085      	sub	sp, #20
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
 8005ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	4a43      	ldr	r2, [pc, #268]	@ (8005fec <TIM_Base_SetConfig+0x120>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d013      	beq.n	8005f0c <TIM_Base_SetConfig+0x40>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eea:	d00f      	beq.n	8005f0c <TIM_Base_SetConfig+0x40>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	4a40      	ldr	r2, [pc, #256]	@ (8005ff0 <TIM_Base_SetConfig+0x124>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d00b      	beq.n	8005f0c <TIM_Base_SetConfig+0x40>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4a3f      	ldr	r2, [pc, #252]	@ (8005ff4 <TIM_Base_SetConfig+0x128>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d007      	beq.n	8005f0c <TIM_Base_SetConfig+0x40>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	4a3e      	ldr	r2, [pc, #248]	@ (8005ff8 <TIM_Base_SetConfig+0x12c>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d003      	beq.n	8005f0c <TIM_Base_SetConfig+0x40>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	4a3d      	ldr	r2, [pc, #244]	@ (8005ffc <TIM_Base_SetConfig+0x130>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d108      	bne.n	8005f1e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	68fa      	ldr	r2, [r7, #12]
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a32      	ldr	r2, [pc, #200]	@ (8005fec <TIM_Base_SetConfig+0x120>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d01f      	beq.n	8005f66 <TIM_Base_SetConfig+0x9a>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f2c:	d01b      	beq.n	8005f66 <TIM_Base_SetConfig+0x9a>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a2f      	ldr	r2, [pc, #188]	@ (8005ff0 <TIM_Base_SetConfig+0x124>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d017      	beq.n	8005f66 <TIM_Base_SetConfig+0x9a>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a2e      	ldr	r2, [pc, #184]	@ (8005ff4 <TIM_Base_SetConfig+0x128>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d013      	beq.n	8005f66 <TIM_Base_SetConfig+0x9a>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a2d      	ldr	r2, [pc, #180]	@ (8005ff8 <TIM_Base_SetConfig+0x12c>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d00f      	beq.n	8005f66 <TIM_Base_SetConfig+0x9a>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a2c      	ldr	r2, [pc, #176]	@ (8005ffc <TIM_Base_SetConfig+0x130>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d00b      	beq.n	8005f66 <TIM_Base_SetConfig+0x9a>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a2b      	ldr	r2, [pc, #172]	@ (8006000 <TIM_Base_SetConfig+0x134>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d007      	beq.n	8005f66 <TIM_Base_SetConfig+0x9a>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	4a2a      	ldr	r2, [pc, #168]	@ (8006004 <TIM_Base_SetConfig+0x138>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d003      	beq.n	8005f66 <TIM_Base_SetConfig+0x9a>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4a29      	ldr	r2, [pc, #164]	@ (8006008 <TIM_Base_SetConfig+0x13c>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d108      	bne.n	8005f78 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	68fa      	ldr	r2, [r7, #12]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	695b      	ldr	r3, [r3, #20]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	689a      	ldr	r2, [r3, #8]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	4a14      	ldr	r2, [pc, #80]	@ (8005fec <TIM_Base_SetConfig+0x120>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d00f      	beq.n	8005fbe <TIM_Base_SetConfig+0xf2>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	4a16      	ldr	r2, [pc, #88]	@ (8005ffc <TIM_Base_SetConfig+0x130>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d00b      	beq.n	8005fbe <TIM_Base_SetConfig+0xf2>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a15      	ldr	r2, [pc, #84]	@ (8006000 <TIM_Base_SetConfig+0x134>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d007      	beq.n	8005fbe <TIM_Base_SetConfig+0xf2>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	4a14      	ldr	r2, [pc, #80]	@ (8006004 <TIM_Base_SetConfig+0x138>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d003      	beq.n	8005fbe <TIM_Base_SetConfig+0xf2>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a13      	ldr	r2, [pc, #76]	@ (8006008 <TIM_Base_SetConfig+0x13c>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d103      	bne.n	8005fc6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	691a      	ldr	r2, [r3, #16]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f043 0204 	orr.w	r2, r3, #4
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	601a      	str	r2, [r3, #0]
}
 8005fde:	bf00      	nop
 8005fe0:	3714      	adds	r7, #20
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr
 8005fea:	bf00      	nop
 8005fec:	40010000 	.word	0x40010000
 8005ff0:	40000400 	.word	0x40000400
 8005ff4:	40000800 	.word	0x40000800
 8005ff8:	40000c00 	.word	0x40000c00
 8005ffc:	40010400 	.word	0x40010400
 8006000:	40014000 	.word	0x40014000
 8006004:	40014400 	.word	0x40014400
 8006008:	40014800 	.word	0x40014800

0800600c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800600c:	b480      	push	{r7}
 800600e:	b087      	sub	sp, #28
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6a1b      	ldr	r3, [r3, #32]
 800601a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6a1b      	ldr	r3, [r3, #32]
 8006020:	f023 0201 	bic.w	r2, r3, #1
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006034:	68fa      	ldr	r2, [r7, #12]
 8006036:	4b37      	ldr	r3, [pc, #220]	@ (8006114 <TIM_OC1_SetConfig+0x108>)
 8006038:	4013      	ands	r3, r2
 800603a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f023 0303 	bic.w	r3, r3, #3
 8006042:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	4313      	orrs	r3, r2
 800604c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	f023 0302 	bic.w	r3, r3, #2
 8006054:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	697a      	ldr	r2, [r7, #20]
 800605c:	4313      	orrs	r3, r2
 800605e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	4a2d      	ldr	r2, [pc, #180]	@ (8006118 <TIM_OC1_SetConfig+0x10c>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d00f      	beq.n	8006088 <TIM_OC1_SetConfig+0x7c>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	4a2c      	ldr	r2, [pc, #176]	@ (800611c <TIM_OC1_SetConfig+0x110>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d00b      	beq.n	8006088 <TIM_OC1_SetConfig+0x7c>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	4a2b      	ldr	r2, [pc, #172]	@ (8006120 <TIM_OC1_SetConfig+0x114>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d007      	beq.n	8006088 <TIM_OC1_SetConfig+0x7c>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4a2a      	ldr	r2, [pc, #168]	@ (8006124 <TIM_OC1_SetConfig+0x118>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d003      	beq.n	8006088 <TIM_OC1_SetConfig+0x7c>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a29      	ldr	r2, [pc, #164]	@ (8006128 <TIM_OC1_SetConfig+0x11c>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d10c      	bne.n	80060a2 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	f023 0308 	bic.w	r3, r3, #8
 800608e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	4313      	orrs	r3, r2
 8006098:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	f023 0304 	bic.w	r3, r3, #4
 80060a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a1c      	ldr	r2, [pc, #112]	@ (8006118 <TIM_OC1_SetConfig+0x10c>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d00f      	beq.n	80060ca <TIM_OC1_SetConfig+0xbe>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a1b      	ldr	r2, [pc, #108]	@ (800611c <TIM_OC1_SetConfig+0x110>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d00b      	beq.n	80060ca <TIM_OC1_SetConfig+0xbe>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	4a1a      	ldr	r2, [pc, #104]	@ (8006120 <TIM_OC1_SetConfig+0x114>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d007      	beq.n	80060ca <TIM_OC1_SetConfig+0xbe>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	4a19      	ldr	r2, [pc, #100]	@ (8006124 <TIM_OC1_SetConfig+0x118>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d003      	beq.n	80060ca <TIM_OC1_SetConfig+0xbe>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4a18      	ldr	r2, [pc, #96]	@ (8006128 <TIM_OC1_SetConfig+0x11c>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d111      	bne.n	80060ee <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80060d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	695b      	ldr	r3, [r3, #20]
 80060de:	693a      	ldr	r2, [r7, #16]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	699b      	ldr	r3, [r3, #24]
 80060e8:	693a      	ldr	r2, [r7, #16]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	693a      	ldr	r2, [r7, #16]
 80060f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	68fa      	ldr	r2, [r7, #12]
 80060f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	685a      	ldr	r2, [r3, #4]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	697a      	ldr	r2, [r7, #20]
 8006106:	621a      	str	r2, [r3, #32]
}
 8006108:	bf00      	nop
 800610a:	371c      	adds	r7, #28
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr
 8006114:	fffeff8f 	.word	0xfffeff8f
 8006118:	40010000 	.word	0x40010000
 800611c:	40010400 	.word	0x40010400
 8006120:	40014000 	.word	0x40014000
 8006124:	40014400 	.word	0x40014400
 8006128:	40014800 	.word	0x40014800

0800612c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800612c:	b480      	push	{r7}
 800612e:	b087      	sub	sp, #28
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6a1b      	ldr	r3, [r3, #32]
 800613a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6a1b      	ldr	r3, [r3, #32]
 8006140:	f023 0210 	bic.w	r2, r3, #16
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	699b      	ldr	r3, [r3, #24]
 8006152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006154:	68fa      	ldr	r2, [r7, #12]
 8006156:	4b34      	ldr	r3, [pc, #208]	@ (8006228 <TIM_OC2_SetConfig+0xfc>)
 8006158:	4013      	ands	r3, r2
 800615a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006162:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	021b      	lsls	r3, r3, #8
 800616a:	68fa      	ldr	r2, [r7, #12]
 800616c:	4313      	orrs	r3, r2
 800616e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	f023 0320 	bic.w	r3, r3, #32
 8006176:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	011b      	lsls	r3, r3, #4
 800617e:	697a      	ldr	r2, [r7, #20]
 8006180:	4313      	orrs	r3, r2
 8006182:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	4a29      	ldr	r2, [pc, #164]	@ (800622c <TIM_OC2_SetConfig+0x100>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d003      	beq.n	8006194 <TIM_OC2_SetConfig+0x68>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	4a28      	ldr	r2, [pc, #160]	@ (8006230 <TIM_OC2_SetConfig+0x104>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d10d      	bne.n	80061b0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800619a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	011b      	lsls	r3, r3, #4
 80061a2:	697a      	ldr	r2, [r7, #20]
 80061a4:	4313      	orrs	r3, r2
 80061a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	4a1e      	ldr	r2, [pc, #120]	@ (800622c <TIM_OC2_SetConfig+0x100>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d00f      	beq.n	80061d8 <TIM_OC2_SetConfig+0xac>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4a1d      	ldr	r2, [pc, #116]	@ (8006230 <TIM_OC2_SetConfig+0x104>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d00b      	beq.n	80061d8 <TIM_OC2_SetConfig+0xac>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a1c      	ldr	r2, [pc, #112]	@ (8006234 <TIM_OC2_SetConfig+0x108>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d007      	beq.n	80061d8 <TIM_OC2_SetConfig+0xac>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a1b      	ldr	r2, [pc, #108]	@ (8006238 <TIM_OC2_SetConfig+0x10c>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d003      	beq.n	80061d8 <TIM_OC2_SetConfig+0xac>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a1a      	ldr	r2, [pc, #104]	@ (800623c <TIM_OC2_SetConfig+0x110>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d113      	bne.n	8006200 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80061de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80061e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	695b      	ldr	r3, [r3, #20]
 80061ec:	009b      	lsls	r3, r3, #2
 80061ee:	693a      	ldr	r2, [r7, #16]
 80061f0:	4313      	orrs	r3, r2
 80061f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	699b      	ldr	r3, [r3, #24]
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	693a      	ldr	r2, [r7, #16]
 80061fc:	4313      	orrs	r3, r2
 80061fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	693a      	ldr	r2, [r7, #16]
 8006204:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	68fa      	ldr	r2, [r7, #12]
 800620a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	685a      	ldr	r2, [r3, #4]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	697a      	ldr	r2, [r7, #20]
 8006218:	621a      	str	r2, [r3, #32]
}
 800621a:	bf00      	nop
 800621c:	371c      	adds	r7, #28
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
 8006226:	bf00      	nop
 8006228:	feff8fff 	.word	0xfeff8fff
 800622c:	40010000 	.word	0x40010000
 8006230:	40010400 	.word	0x40010400
 8006234:	40014000 	.word	0x40014000
 8006238:	40014400 	.word	0x40014400
 800623c:	40014800 	.word	0x40014800

08006240 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006240:	b480      	push	{r7}
 8006242:	b087      	sub	sp, #28
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6a1b      	ldr	r3, [r3, #32]
 800624e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6a1b      	ldr	r3, [r3, #32]
 8006254:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	69db      	ldr	r3, [r3, #28]
 8006266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006268:	68fa      	ldr	r2, [r7, #12]
 800626a:	4b33      	ldr	r3, [pc, #204]	@ (8006338 <TIM_OC3_SetConfig+0xf8>)
 800626c:	4013      	ands	r3, r2
 800626e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f023 0303 	bic.w	r3, r3, #3
 8006276:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68fa      	ldr	r2, [r7, #12]
 800627e:	4313      	orrs	r3, r2
 8006280:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006288:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	021b      	lsls	r3, r3, #8
 8006290:	697a      	ldr	r2, [r7, #20]
 8006292:	4313      	orrs	r3, r2
 8006294:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4a28      	ldr	r2, [pc, #160]	@ (800633c <TIM_OC3_SetConfig+0xfc>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d003      	beq.n	80062a6 <TIM_OC3_SetConfig+0x66>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	4a27      	ldr	r2, [pc, #156]	@ (8006340 <TIM_OC3_SetConfig+0x100>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d10d      	bne.n	80062c2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80062ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	68db      	ldr	r3, [r3, #12]
 80062b2:	021b      	lsls	r3, r3, #8
 80062b4:	697a      	ldr	r2, [r7, #20]
 80062b6:	4313      	orrs	r3, r2
 80062b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80062c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4a1d      	ldr	r2, [pc, #116]	@ (800633c <TIM_OC3_SetConfig+0xfc>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d00f      	beq.n	80062ea <TIM_OC3_SetConfig+0xaa>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	4a1c      	ldr	r2, [pc, #112]	@ (8006340 <TIM_OC3_SetConfig+0x100>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d00b      	beq.n	80062ea <TIM_OC3_SetConfig+0xaa>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4a1b      	ldr	r2, [pc, #108]	@ (8006344 <TIM_OC3_SetConfig+0x104>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d007      	beq.n	80062ea <TIM_OC3_SetConfig+0xaa>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	4a1a      	ldr	r2, [pc, #104]	@ (8006348 <TIM_OC3_SetConfig+0x108>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d003      	beq.n	80062ea <TIM_OC3_SetConfig+0xaa>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	4a19      	ldr	r2, [pc, #100]	@ (800634c <TIM_OC3_SetConfig+0x10c>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d113      	bne.n	8006312 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80062f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	011b      	lsls	r3, r3, #4
 8006300:	693a      	ldr	r2, [r7, #16]
 8006302:	4313      	orrs	r3, r2
 8006304:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	699b      	ldr	r3, [r3, #24]
 800630a:	011b      	lsls	r3, r3, #4
 800630c:	693a      	ldr	r2, [r7, #16]
 800630e:	4313      	orrs	r3, r2
 8006310:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	693a      	ldr	r2, [r7, #16]
 8006316:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	68fa      	ldr	r2, [r7, #12]
 800631c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	685a      	ldr	r2, [r3, #4]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	697a      	ldr	r2, [r7, #20]
 800632a:	621a      	str	r2, [r3, #32]
}
 800632c:	bf00      	nop
 800632e:	371c      	adds	r7, #28
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr
 8006338:	fffeff8f 	.word	0xfffeff8f
 800633c:	40010000 	.word	0x40010000
 8006340:	40010400 	.word	0x40010400
 8006344:	40014000 	.word	0x40014000
 8006348:	40014400 	.word	0x40014400
 800634c:	40014800 	.word	0x40014800

08006350 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006350:	b480      	push	{r7}
 8006352:	b087      	sub	sp, #28
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
 8006358:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6a1b      	ldr	r3, [r3, #32]
 8006364:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	69db      	ldr	r3, [r3, #28]
 8006376:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006378:	68fa      	ldr	r2, [r7, #12]
 800637a:	4b24      	ldr	r3, [pc, #144]	@ (800640c <TIM_OC4_SetConfig+0xbc>)
 800637c:	4013      	ands	r3, r2
 800637e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006386:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	021b      	lsls	r3, r3, #8
 800638e:	68fa      	ldr	r2, [r7, #12]
 8006390:	4313      	orrs	r3, r2
 8006392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800639a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	031b      	lsls	r3, r3, #12
 80063a2:	693a      	ldr	r2, [r7, #16]
 80063a4:	4313      	orrs	r3, r2
 80063a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a19      	ldr	r2, [pc, #100]	@ (8006410 <TIM_OC4_SetConfig+0xc0>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d00f      	beq.n	80063d0 <TIM_OC4_SetConfig+0x80>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	4a18      	ldr	r2, [pc, #96]	@ (8006414 <TIM_OC4_SetConfig+0xc4>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d00b      	beq.n	80063d0 <TIM_OC4_SetConfig+0x80>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4a17      	ldr	r2, [pc, #92]	@ (8006418 <TIM_OC4_SetConfig+0xc8>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d007      	beq.n	80063d0 <TIM_OC4_SetConfig+0x80>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	4a16      	ldr	r2, [pc, #88]	@ (800641c <TIM_OC4_SetConfig+0xcc>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d003      	beq.n	80063d0 <TIM_OC4_SetConfig+0x80>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	4a15      	ldr	r2, [pc, #84]	@ (8006420 <TIM_OC4_SetConfig+0xd0>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d109      	bne.n	80063e4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	695b      	ldr	r3, [r3, #20]
 80063dc:	019b      	lsls	r3, r3, #6
 80063de:	697a      	ldr	r2, [r7, #20]
 80063e0:	4313      	orrs	r3, r2
 80063e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	697a      	ldr	r2, [r7, #20]
 80063e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	68fa      	ldr	r2, [r7, #12]
 80063ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	685a      	ldr	r2, [r3, #4]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	693a      	ldr	r2, [r7, #16]
 80063fc:	621a      	str	r2, [r3, #32]
}
 80063fe:	bf00      	nop
 8006400:	371c      	adds	r7, #28
 8006402:	46bd      	mov	sp, r7
 8006404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006408:	4770      	bx	lr
 800640a:	bf00      	nop
 800640c:	feff8fff 	.word	0xfeff8fff
 8006410:	40010000 	.word	0x40010000
 8006414:	40010400 	.word	0x40010400
 8006418:	40014000 	.word	0x40014000
 800641c:	40014400 	.word	0x40014400
 8006420:	40014800 	.word	0x40014800

08006424 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006424:	b480      	push	{r7}
 8006426:	b087      	sub	sp, #28
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
 800642c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a1b      	ldr	r3, [r3, #32]
 8006432:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6a1b      	ldr	r3, [r3, #32]
 8006438:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800644a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800644c:	68fa      	ldr	r2, [r7, #12]
 800644e:	4b21      	ldr	r3, [pc, #132]	@ (80064d4 <TIM_OC5_SetConfig+0xb0>)
 8006450:	4013      	ands	r3, r2
 8006452:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	68fa      	ldr	r2, [r7, #12]
 800645a:	4313      	orrs	r3, r2
 800645c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006464:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	041b      	lsls	r3, r3, #16
 800646c:	693a      	ldr	r2, [r7, #16]
 800646e:	4313      	orrs	r3, r2
 8006470:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	4a18      	ldr	r2, [pc, #96]	@ (80064d8 <TIM_OC5_SetConfig+0xb4>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d00f      	beq.n	800649a <TIM_OC5_SetConfig+0x76>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	4a17      	ldr	r2, [pc, #92]	@ (80064dc <TIM_OC5_SetConfig+0xb8>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d00b      	beq.n	800649a <TIM_OC5_SetConfig+0x76>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	4a16      	ldr	r2, [pc, #88]	@ (80064e0 <TIM_OC5_SetConfig+0xbc>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d007      	beq.n	800649a <TIM_OC5_SetConfig+0x76>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4a15      	ldr	r2, [pc, #84]	@ (80064e4 <TIM_OC5_SetConfig+0xc0>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d003      	beq.n	800649a <TIM_OC5_SetConfig+0x76>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	4a14      	ldr	r2, [pc, #80]	@ (80064e8 <TIM_OC5_SetConfig+0xc4>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d109      	bne.n	80064ae <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064a0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	695b      	ldr	r3, [r3, #20]
 80064a6:	021b      	lsls	r3, r3, #8
 80064a8:	697a      	ldr	r2, [r7, #20]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	697a      	ldr	r2, [r7, #20]
 80064b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	68fa      	ldr	r2, [r7, #12]
 80064b8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	685a      	ldr	r2, [r3, #4]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	693a      	ldr	r2, [r7, #16]
 80064c6:	621a      	str	r2, [r3, #32]
}
 80064c8:	bf00      	nop
 80064ca:	371c      	adds	r7, #28
 80064cc:	46bd      	mov	sp, r7
 80064ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d2:	4770      	bx	lr
 80064d4:	fffeff8f 	.word	0xfffeff8f
 80064d8:	40010000 	.word	0x40010000
 80064dc:	40010400 	.word	0x40010400
 80064e0:	40014000 	.word	0x40014000
 80064e4:	40014400 	.word	0x40014400
 80064e8:	40014800 	.word	0x40014800

080064ec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b087      	sub	sp, #28
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6a1b      	ldr	r3, [r3, #32]
 80064fa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a1b      	ldr	r3, [r3, #32]
 8006500:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006514:	68fa      	ldr	r2, [r7, #12]
 8006516:	4b22      	ldr	r3, [pc, #136]	@ (80065a0 <TIM_OC6_SetConfig+0xb4>)
 8006518:	4013      	ands	r3, r2
 800651a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	021b      	lsls	r3, r3, #8
 8006522:	68fa      	ldr	r2, [r7, #12]
 8006524:	4313      	orrs	r3, r2
 8006526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006528:	693b      	ldr	r3, [r7, #16]
 800652a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800652e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	051b      	lsls	r3, r3, #20
 8006536:	693a      	ldr	r2, [r7, #16]
 8006538:	4313      	orrs	r3, r2
 800653a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	4a19      	ldr	r2, [pc, #100]	@ (80065a4 <TIM_OC6_SetConfig+0xb8>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d00f      	beq.n	8006564 <TIM_OC6_SetConfig+0x78>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	4a18      	ldr	r2, [pc, #96]	@ (80065a8 <TIM_OC6_SetConfig+0xbc>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d00b      	beq.n	8006564 <TIM_OC6_SetConfig+0x78>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	4a17      	ldr	r2, [pc, #92]	@ (80065ac <TIM_OC6_SetConfig+0xc0>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d007      	beq.n	8006564 <TIM_OC6_SetConfig+0x78>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	4a16      	ldr	r2, [pc, #88]	@ (80065b0 <TIM_OC6_SetConfig+0xc4>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d003      	beq.n	8006564 <TIM_OC6_SetConfig+0x78>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	4a15      	ldr	r2, [pc, #84]	@ (80065b4 <TIM_OC6_SetConfig+0xc8>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d109      	bne.n	8006578 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800656a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	695b      	ldr	r3, [r3, #20]
 8006570:	029b      	lsls	r3, r3, #10
 8006572:	697a      	ldr	r2, [r7, #20]
 8006574:	4313      	orrs	r3, r2
 8006576:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	697a      	ldr	r2, [r7, #20]
 800657c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	68fa      	ldr	r2, [r7, #12]
 8006582:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	685a      	ldr	r2, [r3, #4]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	693a      	ldr	r2, [r7, #16]
 8006590:	621a      	str	r2, [r3, #32]
}
 8006592:	bf00      	nop
 8006594:	371c      	adds	r7, #28
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr
 800659e:	bf00      	nop
 80065a0:	feff8fff 	.word	0xfeff8fff
 80065a4:	40010000 	.word	0x40010000
 80065a8:	40010400 	.word	0x40010400
 80065ac:	40014000 	.word	0x40014000
 80065b0:	40014400 	.word	0x40014400
 80065b4:	40014800 	.word	0x40014800

080065b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b082      	sub	sp, #8
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d101      	bne.n	80065ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	e042      	b.n	8006650 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d106      	bne.n	80065e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f7fa fe71 	bl	80012c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2224      	movs	r2, #36	@ 0x24
 80065e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f022 0201 	bic.w	r2, r2, #1
 80065f8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d002      	beq.n	8006608 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f001 fa08 	bl	8007a18 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f000 fc9d 	bl	8006f48 <UART_SetConfig>
 800660e:	4603      	mov	r3, r0
 8006610:	2b01      	cmp	r3, #1
 8006612:	d101      	bne.n	8006618 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	e01b      	b.n	8006650 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	685a      	ldr	r2, [r3, #4]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006626:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	689a      	ldr	r2, [r3, #8]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006636:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f042 0201 	orr.w	r2, r2, #1
 8006646:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	f001 fa87 	bl	8007b5c <UART_CheckIdleState>
 800664e:	4603      	mov	r3, r0
}
 8006650:	4618      	mov	r0, r3
 8006652:	3708      	adds	r7, #8
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b08a      	sub	sp, #40	@ 0x28
 800665c:	af02      	add	r7, sp, #8
 800665e:	60f8      	str	r0, [r7, #12]
 8006660:	60b9      	str	r1, [r7, #8]
 8006662:	603b      	str	r3, [r7, #0]
 8006664:	4613      	mov	r3, r2
 8006666:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800666e:	2b20      	cmp	r3, #32
 8006670:	d17b      	bne.n	800676a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d002      	beq.n	800667e <HAL_UART_Transmit+0x26>
 8006678:	88fb      	ldrh	r3, [r7, #6]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d101      	bne.n	8006682 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	e074      	b.n	800676c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2221      	movs	r2, #33	@ 0x21
 800668e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006692:	f7fa ffd7 	bl	8001644 <HAL_GetTick>
 8006696:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	88fa      	ldrh	r2, [r7, #6]
 800669c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	88fa      	ldrh	r2, [r7, #6]
 80066a4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066b0:	d108      	bne.n	80066c4 <HAL_UART_Transmit+0x6c>
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	691b      	ldr	r3, [r3, #16]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d104      	bne.n	80066c4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80066ba:	2300      	movs	r3, #0
 80066bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	61bb      	str	r3, [r7, #24]
 80066c2:	e003      	b.n	80066cc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80066c8:	2300      	movs	r3, #0
 80066ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80066cc:	e030      	b.n	8006730 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	9300      	str	r3, [sp, #0]
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	2200      	movs	r2, #0
 80066d6:	2180      	movs	r1, #128	@ 0x80
 80066d8:	68f8      	ldr	r0, [r7, #12]
 80066da:	f001 fae9 	bl	8007cb0 <UART_WaitOnFlagUntilTimeout>
 80066de:	4603      	mov	r3, r0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d005      	beq.n	80066f0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2220      	movs	r2, #32
 80066e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e03d      	b.n	800676c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d10b      	bne.n	800670e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	881b      	ldrh	r3, [r3, #0]
 80066fa:	461a      	mov	r2, r3
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006704:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006706:	69bb      	ldr	r3, [r7, #24]
 8006708:	3302      	adds	r3, #2
 800670a:	61bb      	str	r3, [r7, #24]
 800670c:	e007      	b.n	800671e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800670e:	69fb      	ldr	r3, [r7, #28]
 8006710:	781a      	ldrb	r2, [r3, #0]
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	3301      	adds	r3, #1
 800671c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006724:	b29b      	uxth	r3, r3
 8006726:	3b01      	subs	r3, #1
 8006728:	b29a      	uxth	r2, r3
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006736:	b29b      	uxth	r3, r3
 8006738:	2b00      	cmp	r3, #0
 800673a:	d1c8      	bne.n	80066ce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	9300      	str	r3, [sp, #0]
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	2200      	movs	r2, #0
 8006744:	2140      	movs	r1, #64	@ 0x40
 8006746:	68f8      	ldr	r0, [r7, #12]
 8006748:	f001 fab2 	bl	8007cb0 <UART_WaitOnFlagUntilTimeout>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d005      	beq.n	800675e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2220      	movs	r2, #32
 8006756:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800675a:	2303      	movs	r3, #3
 800675c:	e006      	b.n	800676c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2220      	movs	r2, #32
 8006762:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006766:	2300      	movs	r3, #0
 8006768:	e000      	b.n	800676c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800676a:	2302      	movs	r3, #2
  }
}
 800676c:	4618      	mov	r0, r3
 800676e:	3720      	adds	r7, #32
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b0ba      	sub	sp, #232	@ 0xe8
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	69db      	ldr	r3, [r3, #28]
 8006782:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800679a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800679e:	f640 030f 	movw	r3, #2063	@ 0x80f
 80067a2:	4013      	ands	r3, r2
 80067a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80067a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d11b      	bne.n	80067e8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80067b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067b4:	f003 0320 	and.w	r3, r3, #32
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d015      	beq.n	80067e8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80067bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067c0:	f003 0320 	and.w	r3, r3, #32
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d105      	bne.n	80067d4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80067c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d009      	beq.n	80067e8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067d8:	2b00      	cmp	r3, #0
 80067da:	f000 8393 	beq.w	8006f04 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	4798      	blx	r3
      }
      return;
 80067e6:	e38d      	b.n	8006f04 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80067e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	f000 8123 	beq.w	8006a38 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80067f2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80067f6:	4b8d      	ldr	r3, [pc, #564]	@ (8006a2c <HAL_UART_IRQHandler+0x2b8>)
 80067f8:	4013      	ands	r3, r2
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d106      	bne.n	800680c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80067fe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006802:	4b8b      	ldr	r3, [pc, #556]	@ (8006a30 <HAL_UART_IRQHandler+0x2bc>)
 8006804:	4013      	ands	r3, r2
 8006806:	2b00      	cmp	r3, #0
 8006808:	f000 8116 	beq.w	8006a38 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800680c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006810:	f003 0301 	and.w	r3, r3, #1
 8006814:	2b00      	cmp	r3, #0
 8006816:	d011      	beq.n	800683c <HAL_UART_IRQHandler+0xc8>
 8006818:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800681c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006820:	2b00      	cmp	r3, #0
 8006822:	d00b      	beq.n	800683c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2201      	movs	r2, #1
 800682a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006832:	f043 0201 	orr.w	r2, r3, #1
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800683c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006840:	f003 0302 	and.w	r3, r3, #2
 8006844:	2b00      	cmp	r3, #0
 8006846:	d011      	beq.n	800686c <HAL_UART_IRQHandler+0xf8>
 8006848:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800684c:	f003 0301 	and.w	r3, r3, #1
 8006850:	2b00      	cmp	r3, #0
 8006852:	d00b      	beq.n	800686c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	2202      	movs	r2, #2
 800685a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006862:	f043 0204 	orr.w	r2, r3, #4
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800686c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006870:	f003 0304 	and.w	r3, r3, #4
 8006874:	2b00      	cmp	r3, #0
 8006876:	d011      	beq.n	800689c <HAL_UART_IRQHandler+0x128>
 8006878:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800687c:	f003 0301 	and.w	r3, r3, #1
 8006880:	2b00      	cmp	r3, #0
 8006882:	d00b      	beq.n	800689c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	2204      	movs	r2, #4
 800688a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006892:	f043 0202 	orr.w	r2, r3, #2
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800689c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068a0:	f003 0308 	and.w	r3, r3, #8
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d017      	beq.n	80068d8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80068a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068ac:	f003 0320 	and.w	r3, r3, #32
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d105      	bne.n	80068c0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80068b4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80068b8:	4b5c      	ldr	r3, [pc, #368]	@ (8006a2c <HAL_UART_IRQHandler+0x2b8>)
 80068ba:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d00b      	beq.n	80068d8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	2208      	movs	r2, #8
 80068c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068ce:	f043 0208 	orr.w	r2, r3, #8
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80068d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d012      	beq.n	800690a <HAL_UART_IRQHandler+0x196>
 80068e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d00c      	beq.n	800690a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80068f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006900:	f043 0220 	orr.w	r2, r3, #32
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006910:	2b00      	cmp	r3, #0
 8006912:	f000 82f9 	beq.w	8006f08 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006916:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800691a:	f003 0320 	and.w	r3, r3, #32
 800691e:	2b00      	cmp	r3, #0
 8006920:	d013      	beq.n	800694a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006922:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006926:	f003 0320 	and.w	r3, r3, #32
 800692a:	2b00      	cmp	r3, #0
 800692c:	d105      	bne.n	800693a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800692e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006932:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006936:	2b00      	cmp	r3, #0
 8006938:	d007      	beq.n	800694a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800693e:	2b00      	cmp	r3, #0
 8006940:	d003      	beq.n	800694a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006950:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800695e:	2b40      	cmp	r3, #64	@ 0x40
 8006960:	d005      	beq.n	800696e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006962:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006966:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800696a:	2b00      	cmp	r3, #0
 800696c:	d054      	beq.n	8006a18 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f001 fb2e 	bl	8007fd0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800697e:	2b40      	cmp	r3, #64	@ 0x40
 8006980:	d146      	bne.n	8006a10 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	3308      	adds	r3, #8
 8006988:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800698c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006990:	e853 3f00 	ldrex	r3, [r3]
 8006994:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006998:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800699c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	3308      	adds	r3, #8
 80069aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80069ae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80069b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80069ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80069be:	e841 2300 	strex	r3, r2, [r1]
 80069c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80069c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d1d9      	bne.n	8006982 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d017      	beq.n	8006a08 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069de:	4a15      	ldr	r2, [pc, #84]	@ (8006a34 <HAL_UART_IRQHandler+0x2c0>)
 80069e0:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069e8:	4618      	mov	r0, r3
 80069ea:	f7fb fa95 	bl	8001f18 <HAL_DMA_Abort_IT>
 80069ee:	4603      	mov	r3, r0
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d019      	beq.n	8006a28 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069fc:	687a      	ldr	r2, [r7, #4]
 80069fe:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006a02:	4610      	mov	r0, r2
 8006a04:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a06:	e00f      	b.n	8006a28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f7f9 ffda 	bl	80009c2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a0e:	e00b      	b.n	8006a28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f7f9 ffd6 	bl	80009c2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a16:	e007      	b.n	8006a28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f7f9 ffd2 	bl	80009c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006a26:	e26f      	b.n	8006f08 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a28:	bf00      	nop
    return;
 8006a2a:	e26d      	b.n	8006f08 <HAL_UART_IRQHandler+0x794>
 8006a2c:	10000001 	.word	0x10000001
 8006a30:	04000120 	.word	0x04000120
 8006a34:	0800809d 	.word	0x0800809d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	f040 8203 	bne.w	8006e48 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a46:	f003 0310 	and.w	r3, r3, #16
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	f000 81fc 	beq.w	8006e48 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006a50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a54:	f003 0310 	and.w	r3, r3, #16
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	f000 81f5 	beq.w	8006e48 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	2210      	movs	r2, #16
 8006a64:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a70:	2b40      	cmp	r3, #64	@ 0x40
 8006a72:	f040 816d 	bne.w	8006d50 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4aa4      	ldr	r2, [pc, #656]	@ (8006d10 <HAL_UART_IRQHandler+0x59c>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d068      	beq.n	8006b56 <HAL_UART_IRQHandler+0x3e2>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4aa1      	ldr	r2, [pc, #644]	@ (8006d14 <HAL_UART_IRQHandler+0x5a0>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d061      	beq.n	8006b56 <HAL_UART_IRQHandler+0x3e2>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a9f      	ldr	r2, [pc, #636]	@ (8006d18 <HAL_UART_IRQHandler+0x5a4>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d05a      	beq.n	8006b56 <HAL_UART_IRQHandler+0x3e2>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a9c      	ldr	r2, [pc, #624]	@ (8006d1c <HAL_UART_IRQHandler+0x5a8>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d053      	beq.n	8006b56 <HAL_UART_IRQHandler+0x3e2>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a9a      	ldr	r2, [pc, #616]	@ (8006d20 <HAL_UART_IRQHandler+0x5ac>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d04c      	beq.n	8006b56 <HAL_UART_IRQHandler+0x3e2>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a97      	ldr	r2, [pc, #604]	@ (8006d24 <HAL_UART_IRQHandler+0x5b0>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d045      	beq.n	8006b56 <HAL_UART_IRQHandler+0x3e2>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a95      	ldr	r2, [pc, #596]	@ (8006d28 <HAL_UART_IRQHandler+0x5b4>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d03e      	beq.n	8006b56 <HAL_UART_IRQHandler+0x3e2>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a92      	ldr	r2, [pc, #584]	@ (8006d2c <HAL_UART_IRQHandler+0x5b8>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d037      	beq.n	8006b56 <HAL_UART_IRQHandler+0x3e2>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a90      	ldr	r2, [pc, #576]	@ (8006d30 <HAL_UART_IRQHandler+0x5bc>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d030      	beq.n	8006b56 <HAL_UART_IRQHandler+0x3e2>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a8d      	ldr	r2, [pc, #564]	@ (8006d34 <HAL_UART_IRQHandler+0x5c0>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d029      	beq.n	8006b56 <HAL_UART_IRQHandler+0x3e2>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a8b      	ldr	r2, [pc, #556]	@ (8006d38 <HAL_UART_IRQHandler+0x5c4>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d022      	beq.n	8006b56 <HAL_UART_IRQHandler+0x3e2>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a88      	ldr	r2, [pc, #544]	@ (8006d3c <HAL_UART_IRQHandler+0x5c8>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d01b      	beq.n	8006b56 <HAL_UART_IRQHandler+0x3e2>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4a86      	ldr	r2, [pc, #536]	@ (8006d40 <HAL_UART_IRQHandler+0x5cc>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d014      	beq.n	8006b56 <HAL_UART_IRQHandler+0x3e2>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a83      	ldr	r2, [pc, #524]	@ (8006d44 <HAL_UART_IRQHandler+0x5d0>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d00d      	beq.n	8006b56 <HAL_UART_IRQHandler+0x3e2>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a81      	ldr	r2, [pc, #516]	@ (8006d48 <HAL_UART_IRQHandler+0x5d4>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d006      	beq.n	8006b56 <HAL_UART_IRQHandler+0x3e2>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a7e      	ldr	r2, [pc, #504]	@ (8006d4c <HAL_UART_IRQHandler+0x5d8>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d106      	bne.n	8006b64 <HAL_UART_IRQHandler+0x3f0>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	b29b      	uxth	r3, r3
 8006b62:	e005      	b.n	8006b70 <HAL_UART_IRQHandler+0x3fc>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	b29b      	uxth	r3, r3
 8006b70:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006b74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	f000 80ad 	beq.w	8006cd8 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b84:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	f080 80a5 	bcs.w	8006cd8 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b94:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b9e:	69db      	ldr	r3, [r3, #28]
 8006ba0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ba4:	f000 8087 	beq.w	8006cb6 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006bb4:	e853 3f00 	ldrex	r3, [r3]
 8006bb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006bbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006bc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bc4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	461a      	mov	r2, r3
 8006bce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006bd2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006bd6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bda:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006bde:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006be2:	e841 2300 	strex	r3, r2, [r1]
 8006be6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006bea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d1da      	bne.n	8006ba8 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	3308      	adds	r3, #8
 8006bf8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006bfc:	e853 3f00 	ldrex	r3, [r3]
 8006c00:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006c02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c04:	f023 0301 	bic.w	r3, r3, #1
 8006c08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	3308      	adds	r3, #8
 8006c12:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006c16:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006c1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c1c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006c1e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006c22:	e841 2300 	strex	r3, r2, [r1]
 8006c26:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006c28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d1e1      	bne.n	8006bf2 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	3308      	adds	r3, #8
 8006c34:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c38:	e853 3f00 	ldrex	r3, [r3]
 8006c3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006c3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	3308      	adds	r3, #8
 8006c4e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006c52:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006c54:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c56:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006c58:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006c5a:	e841 2300 	strex	r3, r2, [r1]
 8006c5e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006c60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d1e3      	bne.n	8006c2e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2220      	movs	r2, #32
 8006c6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2200      	movs	r2, #0
 8006c72:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c7c:	e853 3f00 	ldrex	r3, [r3]
 8006c80:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006c82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c84:	f023 0310 	bic.w	r3, r3, #16
 8006c88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	461a      	mov	r2, r3
 8006c92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c96:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006c98:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c9a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c9c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c9e:	e841 2300 	strex	r3, r2, [r1]
 8006ca2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006ca4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d1e4      	bne.n	8006c74 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f7fa fe13 	bl	80018dc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2202      	movs	r2, #2
 8006cba:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	1ad3      	subs	r3, r2, r3
 8006ccc:	b29b      	uxth	r3, r3
 8006cce:	4619      	mov	r1, r3
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	f7f9 fe47 	bl	8000964 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006cd6:	e119      	b.n	8006f0c <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006cde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	f040 8112 	bne.w	8006f0c <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cee:	69db      	ldr	r3, [r3, #28]
 8006cf0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cf4:	f040 810a 	bne.w	8006f0c <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2202      	movs	r2, #2
 8006cfc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006d04:	4619      	mov	r1, r3
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f7f9 fe2c 	bl	8000964 <HAL_UARTEx_RxEventCallback>
      return;
 8006d0c:	e0fe      	b.n	8006f0c <HAL_UART_IRQHandler+0x798>
 8006d0e:	bf00      	nop
 8006d10:	40020010 	.word	0x40020010
 8006d14:	40020028 	.word	0x40020028
 8006d18:	40020040 	.word	0x40020040
 8006d1c:	40020058 	.word	0x40020058
 8006d20:	40020070 	.word	0x40020070
 8006d24:	40020088 	.word	0x40020088
 8006d28:	400200a0 	.word	0x400200a0
 8006d2c:	400200b8 	.word	0x400200b8
 8006d30:	40020410 	.word	0x40020410
 8006d34:	40020428 	.word	0x40020428
 8006d38:	40020440 	.word	0x40020440
 8006d3c:	40020458 	.word	0x40020458
 8006d40:	40020470 	.word	0x40020470
 8006d44:	40020488 	.word	0x40020488
 8006d48:	400204a0 	.word	0x400204a0
 8006d4c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d5c:	b29b      	uxth	r3, r3
 8006d5e:	1ad3      	subs	r3, r2, r3
 8006d60:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	f000 80cf 	beq.w	8006f10 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8006d72:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	f000 80ca 	beq.w	8006f10 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d84:	e853 3f00 	ldrex	r3, [r3]
 8006d88:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d90:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	461a      	mov	r2, r3
 8006d9a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006d9e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006da0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006da4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006da6:	e841 2300 	strex	r3, r2, [r1]
 8006daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006dac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d1e4      	bne.n	8006d7c <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	3308      	adds	r3, #8
 8006db8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dbc:	e853 3f00 	ldrex	r3, [r3]
 8006dc0:	623b      	str	r3, [r7, #32]
   return(result);
 8006dc2:	6a3a      	ldr	r2, [r7, #32]
 8006dc4:	4b55      	ldr	r3, [pc, #340]	@ (8006f1c <HAL_UART_IRQHandler+0x7a8>)
 8006dc6:	4013      	ands	r3, r2
 8006dc8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	3308      	adds	r3, #8
 8006dd2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006dd6:	633a      	str	r2, [r7, #48]	@ 0x30
 8006dd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ddc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006dde:	e841 2300 	strex	r3, r2, [r1]
 8006de2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d1e3      	bne.n	8006db2 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2220      	movs	r2, #32
 8006dee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2200      	movs	r2, #0
 8006df6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	e853 3f00 	ldrex	r3, [r3]
 8006e0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f023 0310 	bic.w	r3, r3, #16
 8006e12:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006e20:	61fb      	str	r3, [r7, #28]
 8006e22:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e24:	69b9      	ldr	r1, [r7, #24]
 8006e26:	69fa      	ldr	r2, [r7, #28]
 8006e28:	e841 2300 	strex	r3, r2, [r1]
 8006e2c:	617b      	str	r3, [r7, #20]
   return(result);
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d1e4      	bne.n	8006dfe <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2202      	movs	r2, #2
 8006e38:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006e3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006e3e:	4619      	mov	r1, r3
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f7f9 fd8f 	bl	8000964 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006e46:	e063      	b.n	8006f10 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006e48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e4c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d00e      	beq.n	8006e72 <HAL_UART_IRQHandler+0x6fe>
 8006e54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e58:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d008      	beq.n	8006e72 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006e68:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f001 fe74 	bl	8008b58 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006e70:	e051      	b.n	8006f16 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d014      	beq.n	8006ea8 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006e7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d105      	bne.n	8006e96 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006e8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d008      	beq.n	8006ea8 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d03a      	beq.n	8006f14 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	4798      	blx	r3
    }
    return;
 8006ea6:	e035      	b.n	8006f14 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006ea8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d009      	beq.n	8006ec8 <HAL_UART_IRQHandler+0x754>
 8006eb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006eb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d003      	beq.n	8006ec8 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f001 f8fd 	bl	80080c0 <UART_EndTransmit_IT>
    return;
 8006ec6:	e026      	b.n	8006f16 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006ec8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ecc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d009      	beq.n	8006ee8 <HAL_UART_IRQHandler+0x774>
 8006ed4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ed8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d003      	beq.n	8006ee8 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f001 fe4d 	bl	8008b80 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006ee6:	e016      	b.n	8006f16 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006ee8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d010      	beq.n	8006f16 <HAL_UART_IRQHandler+0x7a2>
 8006ef4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	da0c      	bge.n	8006f16 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f001 fe35 	bl	8008b6c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f02:	e008      	b.n	8006f16 <HAL_UART_IRQHandler+0x7a2>
      return;
 8006f04:	bf00      	nop
 8006f06:	e006      	b.n	8006f16 <HAL_UART_IRQHandler+0x7a2>
    return;
 8006f08:	bf00      	nop
 8006f0a:	e004      	b.n	8006f16 <HAL_UART_IRQHandler+0x7a2>
      return;
 8006f0c:	bf00      	nop
 8006f0e:	e002      	b.n	8006f16 <HAL_UART_IRQHandler+0x7a2>
      return;
 8006f10:	bf00      	nop
 8006f12:	e000      	b.n	8006f16 <HAL_UART_IRQHandler+0x7a2>
    return;
 8006f14:	bf00      	nop
  }
}
 8006f16:	37e8      	adds	r7, #232	@ 0xe8
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}
 8006f1c:	effffffe 	.word	0xeffffffe

08006f20 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b083      	sub	sp, #12
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006f28:	bf00      	nop
 8006f2a:	370c      	adds	r7, #12
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f32:	4770      	bx	lr

08006f34 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f34:	b480      	push	{r7}
 8006f36:	b083      	sub	sp, #12
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006f3c:	bf00      	nop
 8006f3e:	370c      	adds	r7, #12
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f4c:	b092      	sub	sp, #72	@ 0x48
 8006f4e:	af00      	add	r7, sp, #0
 8006f50:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006f52:	2300      	movs	r3, #0
 8006f54:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	689a      	ldr	r2, [r3, #8]
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	691b      	ldr	r3, [r3, #16]
 8006f60:	431a      	orrs	r2, r3
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	695b      	ldr	r3, [r3, #20]
 8006f66:	431a      	orrs	r2, r3
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	69db      	ldr	r3, [r3, #28]
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	681a      	ldr	r2, [r3, #0]
 8006f76:	4bbe      	ldr	r3, [pc, #760]	@ (8007270 <UART_SetConfig+0x328>)
 8006f78:	4013      	ands	r3, r2
 8006f7a:	697a      	ldr	r2, [r7, #20]
 8006f7c:	6812      	ldr	r2, [r2, #0]
 8006f7e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006f80:	430b      	orrs	r3, r1
 8006f82:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	68da      	ldr	r2, [r3, #12]
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	430a      	orrs	r2, r1
 8006f98:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	699b      	ldr	r3, [r3, #24]
 8006f9e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4ab3      	ldr	r2, [pc, #716]	@ (8007274 <UART_SetConfig+0x32c>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d004      	beq.n	8006fb4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	6a1b      	ldr	r3, [r3, #32]
 8006fae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	689a      	ldr	r2, [r3, #8]
 8006fba:	4baf      	ldr	r3, [pc, #700]	@ (8007278 <UART_SetConfig+0x330>)
 8006fbc:	4013      	ands	r3, r2
 8006fbe:	697a      	ldr	r2, [r7, #20]
 8006fc0:	6812      	ldr	r2, [r2, #0]
 8006fc2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006fc4:	430b      	orrs	r3, r1
 8006fc6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fce:	f023 010f 	bic.w	r1, r3, #15
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	430a      	orrs	r2, r1
 8006fdc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4aa6      	ldr	r2, [pc, #664]	@ (800727c <UART_SetConfig+0x334>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d177      	bne.n	80070d8 <UART_SetConfig+0x190>
 8006fe8:	4ba5      	ldr	r3, [pc, #660]	@ (8007280 <UART_SetConfig+0x338>)
 8006fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006ff0:	2b28      	cmp	r3, #40	@ 0x28
 8006ff2:	d86d      	bhi.n	80070d0 <UART_SetConfig+0x188>
 8006ff4:	a201      	add	r2, pc, #4	@ (adr r2, 8006ffc <UART_SetConfig+0xb4>)
 8006ff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ffa:	bf00      	nop
 8006ffc:	080070a1 	.word	0x080070a1
 8007000:	080070d1 	.word	0x080070d1
 8007004:	080070d1 	.word	0x080070d1
 8007008:	080070d1 	.word	0x080070d1
 800700c:	080070d1 	.word	0x080070d1
 8007010:	080070d1 	.word	0x080070d1
 8007014:	080070d1 	.word	0x080070d1
 8007018:	080070d1 	.word	0x080070d1
 800701c:	080070a9 	.word	0x080070a9
 8007020:	080070d1 	.word	0x080070d1
 8007024:	080070d1 	.word	0x080070d1
 8007028:	080070d1 	.word	0x080070d1
 800702c:	080070d1 	.word	0x080070d1
 8007030:	080070d1 	.word	0x080070d1
 8007034:	080070d1 	.word	0x080070d1
 8007038:	080070d1 	.word	0x080070d1
 800703c:	080070b1 	.word	0x080070b1
 8007040:	080070d1 	.word	0x080070d1
 8007044:	080070d1 	.word	0x080070d1
 8007048:	080070d1 	.word	0x080070d1
 800704c:	080070d1 	.word	0x080070d1
 8007050:	080070d1 	.word	0x080070d1
 8007054:	080070d1 	.word	0x080070d1
 8007058:	080070d1 	.word	0x080070d1
 800705c:	080070b9 	.word	0x080070b9
 8007060:	080070d1 	.word	0x080070d1
 8007064:	080070d1 	.word	0x080070d1
 8007068:	080070d1 	.word	0x080070d1
 800706c:	080070d1 	.word	0x080070d1
 8007070:	080070d1 	.word	0x080070d1
 8007074:	080070d1 	.word	0x080070d1
 8007078:	080070d1 	.word	0x080070d1
 800707c:	080070c1 	.word	0x080070c1
 8007080:	080070d1 	.word	0x080070d1
 8007084:	080070d1 	.word	0x080070d1
 8007088:	080070d1 	.word	0x080070d1
 800708c:	080070d1 	.word	0x080070d1
 8007090:	080070d1 	.word	0x080070d1
 8007094:	080070d1 	.word	0x080070d1
 8007098:	080070d1 	.word	0x080070d1
 800709c:	080070c9 	.word	0x080070c9
 80070a0:	2301      	movs	r3, #1
 80070a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070a6:	e222      	b.n	80074ee <UART_SetConfig+0x5a6>
 80070a8:	2304      	movs	r3, #4
 80070aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070ae:	e21e      	b.n	80074ee <UART_SetConfig+0x5a6>
 80070b0:	2308      	movs	r3, #8
 80070b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070b6:	e21a      	b.n	80074ee <UART_SetConfig+0x5a6>
 80070b8:	2310      	movs	r3, #16
 80070ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070be:	e216      	b.n	80074ee <UART_SetConfig+0x5a6>
 80070c0:	2320      	movs	r3, #32
 80070c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070c6:	e212      	b.n	80074ee <UART_SetConfig+0x5a6>
 80070c8:	2340      	movs	r3, #64	@ 0x40
 80070ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070ce:	e20e      	b.n	80074ee <UART_SetConfig+0x5a6>
 80070d0:	2380      	movs	r3, #128	@ 0x80
 80070d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80070d6:	e20a      	b.n	80074ee <UART_SetConfig+0x5a6>
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a69      	ldr	r2, [pc, #420]	@ (8007284 <UART_SetConfig+0x33c>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d130      	bne.n	8007144 <UART_SetConfig+0x1fc>
 80070e2:	4b67      	ldr	r3, [pc, #412]	@ (8007280 <UART_SetConfig+0x338>)
 80070e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070e6:	f003 0307 	and.w	r3, r3, #7
 80070ea:	2b05      	cmp	r3, #5
 80070ec:	d826      	bhi.n	800713c <UART_SetConfig+0x1f4>
 80070ee:	a201      	add	r2, pc, #4	@ (adr r2, 80070f4 <UART_SetConfig+0x1ac>)
 80070f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070f4:	0800710d 	.word	0x0800710d
 80070f8:	08007115 	.word	0x08007115
 80070fc:	0800711d 	.word	0x0800711d
 8007100:	08007125 	.word	0x08007125
 8007104:	0800712d 	.word	0x0800712d
 8007108:	08007135 	.word	0x08007135
 800710c:	2300      	movs	r3, #0
 800710e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007112:	e1ec      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007114:	2304      	movs	r3, #4
 8007116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800711a:	e1e8      	b.n	80074ee <UART_SetConfig+0x5a6>
 800711c:	2308      	movs	r3, #8
 800711e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007122:	e1e4      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007124:	2310      	movs	r3, #16
 8007126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800712a:	e1e0      	b.n	80074ee <UART_SetConfig+0x5a6>
 800712c:	2320      	movs	r3, #32
 800712e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007132:	e1dc      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007134:	2340      	movs	r3, #64	@ 0x40
 8007136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800713a:	e1d8      	b.n	80074ee <UART_SetConfig+0x5a6>
 800713c:	2380      	movs	r3, #128	@ 0x80
 800713e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007142:	e1d4      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a4f      	ldr	r2, [pc, #316]	@ (8007288 <UART_SetConfig+0x340>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d130      	bne.n	80071b0 <UART_SetConfig+0x268>
 800714e:	4b4c      	ldr	r3, [pc, #304]	@ (8007280 <UART_SetConfig+0x338>)
 8007150:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007152:	f003 0307 	and.w	r3, r3, #7
 8007156:	2b05      	cmp	r3, #5
 8007158:	d826      	bhi.n	80071a8 <UART_SetConfig+0x260>
 800715a:	a201      	add	r2, pc, #4	@ (adr r2, 8007160 <UART_SetConfig+0x218>)
 800715c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007160:	08007179 	.word	0x08007179
 8007164:	08007181 	.word	0x08007181
 8007168:	08007189 	.word	0x08007189
 800716c:	08007191 	.word	0x08007191
 8007170:	08007199 	.word	0x08007199
 8007174:	080071a1 	.word	0x080071a1
 8007178:	2300      	movs	r3, #0
 800717a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800717e:	e1b6      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007180:	2304      	movs	r3, #4
 8007182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007186:	e1b2      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007188:	2308      	movs	r3, #8
 800718a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800718e:	e1ae      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007190:	2310      	movs	r3, #16
 8007192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007196:	e1aa      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007198:	2320      	movs	r3, #32
 800719a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800719e:	e1a6      	b.n	80074ee <UART_SetConfig+0x5a6>
 80071a0:	2340      	movs	r3, #64	@ 0x40
 80071a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071a6:	e1a2      	b.n	80074ee <UART_SetConfig+0x5a6>
 80071a8:	2380      	movs	r3, #128	@ 0x80
 80071aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071ae:	e19e      	b.n	80074ee <UART_SetConfig+0x5a6>
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a35      	ldr	r2, [pc, #212]	@ (800728c <UART_SetConfig+0x344>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d130      	bne.n	800721c <UART_SetConfig+0x2d4>
 80071ba:	4b31      	ldr	r3, [pc, #196]	@ (8007280 <UART_SetConfig+0x338>)
 80071bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071be:	f003 0307 	and.w	r3, r3, #7
 80071c2:	2b05      	cmp	r3, #5
 80071c4:	d826      	bhi.n	8007214 <UART_SetConfig+0x2cc>
 80071c6:	a201      	add	r2, pc, #4	@ (adr r2, 80071cc <UART_SetConfig+0x284>)
 80071c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071cc:	080071e5 	.word	0x080071e5
 80071d0:	080071ed 	.word	0x080071ed
 80071d4:	080071f5 	.word	0x080071f5
 80071d8:	080071fd 	.word	0x080071fd
 80071dc:	08007205 	.word	0x08007205
 80071e0:	0800720d 	.word	0x0800720d
 80071e4:	2300      	movs	r3, #0
 80071e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071ea:	e180      	b.n	80074ee <UART_SetConfig+0x5a6>
 80071ec:	2304      	movs	r3, #4
 80071ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071f2:	e17c      	b.n	80074ee <UART_SetConfig+0x5a6>
 80071f4:	2308      	movs	r3, #8
 80071f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80071fa:	e178      	b.n	80074ee <UART_SetConfig+0x5a6>
 80071fc:	2310      	movs	r3, #16
 80071fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007202:	e174      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007204:	2320      	movs	r3, #32
 8007206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800720a:	e170      	b.n	80074ee <UART_SetConfig+0x5a6>
 800720c:	2340      	movs	r3, #64	@ 0x40
 800720e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007212:	e16c      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007214:	2380      	movs	r3, #128	@ 0x80
 8007216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800721a:	e168      	b.n	80074ee <UART_SetConfig+0x5a6>
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4a1b      	ldr	r2, [pc, #108]	@ (8007290 <UART_SetConfig+0x348>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d142      	bne.n	80072ac <UART_SetConfig+0x364>
 8007226:	4b16      	ldr	r3, [pc, #88]	@ (8007280 <UART_SetConfig+0x338>)
 8007228:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800722a:	f003 0307 	and.w	r3, r3, #7
 800722e:	2b05      	cmp	r3, #5
 8007230:	d838      	bhi.n	80072a4 <UART_SetConfig+0x35c>
 8007232:	a201      	add	r2, pc, #4	@ (adr r2, 8007238 <UART_SetConfig+0x2f0>)
 8007234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007238:	08007251 	.word	0x08007251
 800723c:	08007259 	.word	0x08007259
 8007240:	08007261 	.word	0x08007261
 8007244:	08007269 	.word	0x08007269
 8007248:	08007295 	.word	0x08007295
 800724c:	0800729d 	.word	0x0800729d
 8007250:	2300      	movs	r3, #0
 8007252:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007256:	e14a      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007258:	2304      	movs	r3, #4
 800725a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800725e:	e146      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007260:	2308      	movs	r3, #8
 8007262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007266:	e142      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007268:	2310      	movs	r3, #16
 800726a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800726e:	e13e      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007270:	cfff69f3 	.word	0xcfff69f3
 8007274:	58000c00 	.word	0x58000c00
 8007278:	11fff4ff 	.word	0x11fff4ff
 800727c:	40011000 	.word	0x40011000
 8007280:	58024400 	.word	0x58024400
 8007284:	40004400 	.word	0x40004400
 8007288:	40004800 	.word	0x40004800
 800728c:	40004c00 	.word	0x40004c00
 8007290:	40005000 	.word	0x40005000
 8007294:	2320      	movs	r3, #32
 8007296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800729a:	e128      	b.n	80074ee <UART_SetConfig+0x5a6>
 800729c:	2340      	movs	r3, #64	@ 0x40
 800729e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072a2:	e124      	b.n	80074ee <UART_SetConfig+0x5a6>
 80072a4:	2380      	movs	r3, #128	@ 0x80
 80072a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072aa:	e120      	b.n	80074ee <UART_SetConfig+0x5a6>
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4acb      	ldr	r2, [pc, #812]	@ (80075e0 <UART_SetConfig+0x698>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d176      	bne.n	80073a4 <UART_SetConfig+0x45c>
 80072b6:	4bcb      	ldr	r3, [pc, #812]	@ (80075e4 <UART_SetConfig+0x69c>)
 80072b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80072be:	2b28      	cmp	r3, #40	@ 0x28
 80072c0:	d86c      	bhi.n	800739c <UART_SetConfig+0x454>
 80072c2:	a201      	add	r2, pc, #4	@ (adr r2, 80072c8 <UART_SetConfig+0x380>)
 80072c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072c8:	0800736d 	.word	0x0800736d
 80072cc:	0800739d 	.word	0x0800739d
 80072d0:	0800739d 	.word	0x0800739d
 80072d4:	0800739d 	.word	0x0800739d
 80072d8:	0800739d 	.word	0x0800739d
 80072dc:	0800739d 	.word	0x0800739d
 80072e0:	0800739d 	.word	0x0800739d
 80072e4:	0800739d 	.word	0x0800739d
 80072e8:	08007375 	.word	0x08007375
 80072ec:	0800739d 	.word	0x0800739d
 80072f0:	0800739d 	.word	0x0800739d
 80072f4:	0800739d 	.word	0x0800739d
 80072f8:	0800739d 	.word	0x0800739d
 80072fc:	0800739d 	.word	0x0800739d
 8007300:	0800739d 	.word	0x0800739d
 8007304:	0800739d 	.word	0x0800739d
 8007308:	0800737d 	.word	0x0800737d
 800730c:	0800739d 	.word	0x0800739d
 8007310:	0800739d 	.word	0x0800739d
 8007314:	0800739d 	.word	0x0800739d
 8007318:	0800739d 	.word	0x0800739d
 800731c:	0800739d 	.word	0x0800739d
 8007320:	0800739d 	.word	0x0800739d
 8007324:	0800739d 	.word	0x0800739d
 8007328:	08007385 	.word	0x08007385
 800732c:	0800739d 	.word	0x0800739d
 8007330:	0800739d 	.word	0x0800739d
 8007334:	0800739d 	.word	0x0800739d
 8007338:	0800739d 	.word	0x0800739d
 800733c:	0800739d 	.word	0x0800739d
 8007340:	0800739d 	.word	0x0800739d
 8007344:	0800739d 	.word	0x0800739d
 8007348:	0800738d 	.word	0x0800738d
 800734c:	0800739d 	.word	0x0800739d
 8007350:	0800739d 	.word	0x0800739d
 8007354:	0800739d 	.word	0x0800739d
 8007358:	0800739d 	.word	0x0800739d
 800735c:	0800739d 	.word	0x0800739d
 8007360:	0800739d 	.word	0x0800739d
 8007364:	0800739d 	.word	0x0800739d
 8007368:	08007395 	.word	0x08007395
 800736c:	2301      	movs	r3, #1
 800736e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007372:	e0bc      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007374:	2304      	movs	r3, #4
 8007376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800737a:	e0b8      	b.n	80074ee <UART_SetConfig+0x5a6>
 800737c:	2308      	movs	r3, #8
 800737e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007382:	e0b4      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007384:	2310      	movs	r3, #16
 8007386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800738a:	e0b0      	b.n	80074ee <UART_SetConfig+0x5a6>
 800738c:	2320      	movs	r3, #32
 800738e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007392:	e0ac      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007394:	2340      	movs	r3, #64	@ 0x40
 8007396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800739a:	e0a8      	b.n	80074ee <UART_SetConfig+0x5a6>
 800739c:	2380      	movs	r3, #128	@ 0x80
 800739e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073a2:	e0a4      	b.n	80074ee <UART_SetConfig+0x5a6>
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a8f      	ldr	r2, [pc, #572]	@ (80075e8 <UART_SetConfig+0x6a0>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d130      	bne.n	8007410 <UART_SetConfig+0x4c8>
 80073ae:	4b8d      	ldr	r3, [pc, #564]	@ (80075e4 <UART_SetConfig+0x69c>)
 80073b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073b2:	f003 0307 	and.w	r3, r3, #7
 80073b6:	2b05      	cmp	r3, #5
 80073b8:	d826      	bhi.n	8007408 <UART_SetConfig+0x4c0>
 80073ba:	a201      	add	r2, pc, #4	@ (adr r2, 80073c0 <UART_SetConfig+0x478>)
 80073bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073c0:	080073d9 	.word	0x080073d9
 80073c4:	080073e1 	.word	0x080073e1
 80073c8:	080073e9 	.word	0x080073e9
 80073cc:	080073f1 	.word	0x080073f1
 80073d0:	080073f9 	.word	0x080073f9
 80073d4:	08007401 	.word	0x08007401
 80073d8:	2300      	movs	r3, #0
 80073da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073de:	e086      	b.n	80074ee <UART_SetConfig+0x5a6>
 80073e0:	2304      	movs	r3, #4
 80073e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073e6:	e082      	b.n	80074ee <UART_SetConfig+0x5a6>
 80073e8:	2308      	movs	r3, #8
 80073ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073ee:	e07e      	b.n	80074ee <UART_SetConfig+0x5a6>
 80073f0:	2310      	movs	r3, #16
 80073f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073f6:	e07a      	b.n	80074ee <UART_SetConfig+0x5a6>
 80073f8:	2320      	movs	r3, #32
 80073fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073fe:	e076      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007400:	2340      	movs	r3, #64	@ 0x40
 8007402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007406:	e072      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007408:	2380      	movs	r3, #128	@ 0x80
 800740a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800740e:	e06e      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a75      	ldr	r2, [pc, #468]	@ (80075ec <UART_SetConfig+0x6a4>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d130      	bne.n	800747c <UART_SetConfig+0x534>
 800741a:	4b72      	ldr	r3, [pc, #456]	@ (80075e4 <UART_SetConfig+0x69c>)
 800741c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800741e:	f003 0307 	and.w	r3, r3, #7
 8007422:	2b05      	cmp	r3, #5
 8007424:	d826      	bhi.n	8007474 <UART_SetConfig+0x52c>
 8007426:	a201      	add	r2, pc, #4	@ (adr r2, 800742c <UART_SetConfig+0x4e4>)
 8007428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800742c:	08007445 	.word	0x08007445
 8007430:	0800744d 	.word	0x0800744d
 8007434:	08007455 	.word	0x08007455
 8007438:	0800745d 	.word	0x0800745d
 800743c:	08007465 	.word	0x08007465
 8007440:	0800746d 	.word	0x0800746d
 8007444:	2300      	movs	r3, #0
 8007446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800744a:	e050      	b.n	80074ee <UART_SetConfig+0x5a6>
 800744c:	2304      	movs	r3, #4
 800744e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007452:	e04c      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007454:	2308      	movs	r3, #8
 8007456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800745a:	e048      	b.n	80074ee <UART_SetConfig+0x5a6>
 800745c:	2310      	movs	r3, #16
 800745e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007462:	e044      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007464:	2320      	movs	r3, #32
 8007466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800746a:	e040      	b.n	80074ee <UART_SetConfig+0x5a6>
 800746c:	2340      	movs	r3, #64	@ 0x40
 800746e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007472:	e03c      	b.n	80074ee <UART_SetConfig+0x5a6>
 8007474:	2380      	movs	r3, #128	@ 0x80
 8007476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800747a:	e038      	b.n	80074ee <UART_SetConfig+0x5a6>
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4a5b      	ldr	r2, [pc, #364]	@ (80075f0 <UART_SetConfig+0x6a8>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d130      	bne.n	80074e8 <UART_SetConfig+0x5a0>
 8007486:	4b57      	ldr	r3, [pc, #348]	@ (80075e4 <UART_SetConfig+0x69c>)
 8007488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800748a:	f003 0307 	and.w	r3, r3, #7
 800748e:	2b05      	cmp	r3, #5
 8007490:	d826      	bhi.n	80074e0 <UART_SetConfig+0x598>
 8007492:	a201      	add	r2, pc, #4	@ (adr r2, 8007498 <UART_SetConfig+0x550>)
 8007494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007498:	080074b1 	.word	0x080074b1
 800749c:	080074b9 	.word	0x080074b9
 80074a0:	080074c1 	.word	0x080074c1
 80074a4:	080074c9 	.word	0x080074c9
 80074a8:	080074d1 	.word	0x080074d1
 80074ac:	080074d9 	.word	0x080074d9
 80074b0:	2302      	movs	r3, #2
 80074b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074b6:	e01a      	b.n	80074ee <UART_SetConfig+0x5a6>
 80074b8:	2304      	movs	r3, #4
 80074ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074be:	e016      	b.n	80074ee <UART_SetConfig+0x5a6>
 80074c0:	2308      	movs	r3, #8
 80074c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074c6:	e012      	b.n	80074ee <UART_SetConfig+0x5a6>
 80074c8:	2310      	movs	r3, #16
 80074ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074ce:	e00e      	b.n	80074ee <UART_SetConfig+0x5a6>
 80074d0:	2320      	movs	r3, #32
 80074d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074d6:	e00a      	b.n	80074ee <UART_SetConfig+0x5a6>
 80074d8:	2340      	movs	r3, #64	@ 0x40
 80074da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074de:	e006      	b.n	80074ee <UART_SetConfig+0x5a6>
 80074e0:	2380      	movs	r3, #128	@ 0x80
 80074e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074e6:	e002      	b.n	80074ee <UART_SetConfig+0x5a6>
 80074e8:	2380      	movs	r3, #128	@ 0x80
 80074ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	4a3f      	ldr	r2, [pc, #252]	@ (80075f0 <UART_SetConfig+0x6a8>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	f040 80f8 	bne.w	80076ea <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80074fa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80074fe:	2b20      	cmp	r3, #32
 8007500:	dc46      	bgt.n	8007590 <UART_SetConfig+0x648>
 8007502:	2b02      	cmp	r3, #2
 8007504:	f2c0 8082 	blt.w	800760c <UART_SetConfig+0x6c4>
 8007508:	3b02      	subs	r3, #2
 800750a:	2b1e      	cmp	r3, #30
 800750c:	d87e      	bhi.n	800760c <UART_SetConfig+0x6c4>
 800750e:	a201      	add	r2, pc, #4	@ (adr r2, 8007514 <UART_SetConfig+0x5cc>)
 8007510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007514:	08007597 	.word	0x08007597
 8007518:	0800760d 	.word	0x0800760d
 800751c:	0800759f 	.word	0x0800759f
 8007520:	0800760d 	.word	0x0800760d
 8007524:	0800760d 	.word	0x0800760d
 8007528:	0800760d 	.word	0x0800760d
 800752c:	080075af 	.word	0x080075af
 8007530:	0800760d 	.word	0x0800760d
 8007534:	0800760d 	.word	0x0800760d
 8007538:	0800760d 	.word	0x0800760d
 800753c:	0800760d 	.word	0x0800760d
 8007540:	0800760d 	.word	0x0800760d
 8007544:	0800760d 	.word	0x0800760d
 8007548:	0800760d 	.word	0x0800760d
 800754c:	080075bf 	.word	0x080075bf
 8007550:	0800760d 	.word	0x0800760d
 8007554:	0800760d 	.word	0x0800760d
 8007558:	0800760d 	.word	0x0800760d
 800755c:	0800760d 	.word	0x0800760d
 8007560:	0800760d 	.word	0x0800760d
 8007564:	0800760d 	.word	0x0800760d
 8007568:	0800760d 	.word	0x0800760d
 800756c:	0800760d 	.word	0x0800760d
 8007570:	0800760d 	.word	0x0800760d
 8007574:	0800760d 	.word	0x0800760d
 8007578:	0800760d 	.word	0x0800760d
 800757c:	0800760d 	.word	0x0800760d
 8007580:	0800760d 	.word	0x0800760d
 8007584:	0800760d 	.word	0x0800760d
 8007588:	0800760d 	.word	0x0800760d
 800758c:	080075ff 	.word	0x080075ff
 8007590:	2b40      	cmp	r3, #64	@ 0x40
 8007592:	d037      	beq.n	8007604 <UART_SetConfig+0x6bc>
 8007594:	e03a      	b.n	800760c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007596:	f7fd feab 	bl	80052f0 <HAL_RCCEx_GetD3PCLK1Freq>
 800759a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800759c:	e03c      	b.n	8007618 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800759e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075a2:	4618      	mov	r0, r3
 80075a4:	f7fd feba 	bl	800531c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80075a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075ac:	e034      	b.n	8007618 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80075ae:	f107 0318 	add.w	r3, r7, #24
 80075b2:	4618      	mov	r0, r3
 80075b4:	f7fe f806 	bl	80055c4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80075b8:	69fb      	ldr	r3, [r7, #28]
 80075ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075bc:	e02c      	b.n	8007618 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80075be:	4b09      	ldr	r3, [pc, #36]	@ (80075e4 <UART_SetConfig+0x69c>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f003 0320 	and.w	r3, r3, #32
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d016      	beq.n	80075f8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80075ca:	4b06      	ldr	r3, [pc, #24]	@ (80075e4 <UART_SetConfig+0x69c>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	08db      	lsrs	r3, r3, #3
 80075d0:	f003 0303 	and.w	r3, r3, #3
 80075d4:	4a07      	ldr	r2, [pc, #28]	@ (80075f4 <UART_SetConfig+0x6ac>)
 80075d6:	fa22 f303 	lsr.w	r3, r2, r3
 80075da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80075dc:	e01c      	b.n	8007618 <UART_SetConfig+0x6d0>
 80075de:	bf00      	nop
 80075e0:	40011400 	.word	0x40011400
 80075e4:	58024400 	.word	0x58024400
 80075e8:	40007800 	.word	0x40007800
 80075ec:	40007c00 	.word	0x40007c00
 80075f0:	58000c00 	.word	0x58000c00
 80075f4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80075f8:	4b9d      	ldr	r3, [pc, #628]	@ (8007870 <UART_SetConfig+0x928>)
 80075fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075fc:	e00c      	b.n	8007618 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80075fe:	4b9d      	ldr	r3, [pc, #628]	@ (8007874 <UART_SetConfig+0x92c>)
 8007600:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007602:	e009      	b.n	8007618 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007604:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007608:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800760a:	e005      	b.n	8007618 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800760c:	2300      	movs	r3, #0
 800760e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007610:	2301      	movs	r3, #1
 8007612:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007616:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007618:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800761a:	2b00      	cmp	r3, #0
 800761c:	f000 81de 	beq.w	80079dc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007620:	697b      	ldr	r3, [r7, #20]
 8007622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007624:	4a94      	ldr	r2, [pc, #592]	@ (8007878 <UART_SetConfig+0x930>)
 8007626:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800762a:	461a      	mov	r2, r3
 800762c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800762e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007632:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	685a      	ldr	r2, [r3, #4]
 8007638:	4613      	mov	r3, r2
 800763a:	005b      	lsls	r3, r3, #1
 800763c:	4413      	add	r3, r2
 800763e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007640:	429a      	cmp	r2, r3
 8007642:	d305      	bcc.n	8007650 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	685b      	ldr	r3, [r3, #4]
 8007648:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800764a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800764c:	429a      	cmp	r2, r3
 800764e:	d903      	bls.n	8007658 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007650:	2301      	movs	r3, #1
 8007652:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007656:	e1c1      	b.n	80079dc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007658:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800765a:	2200      	movs	r2, #0
 800765c:	60bb      	str	r3, [r7, #8]
 800765e:	60fa      	str	r2, [r7, #12]
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007664:	4a84      	ldr	r2, [pc, #528]	@ (8007878 <UART_SetConfig+0x930>)
 8007666:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800766a:	b29b      	uxth	r3, r3
 800766c:	2200      	movs	r2, #0
 800766e:	603b      	str	r3, [r7, #0]
 8007670:	607a      	str	r2, [r7, #4]
 8007672:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007676:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800767a:	f7f8 fe35 	bl	80002e8 <__aeabi_uldivmod>
 800767e:	4602      	mov	r2, r0
 8007680:	460b      	mov	r3, r1
 8007682:	4610      	mov	r0, r2
 8007684:	4619      	mov	r1, r3
 8007686:	f04f 0200 	mov.w	r2, #0
 800768a:	f04f 0300 	mov.w	r3, #0
 800768e:	020b      	lsls	r3, r1, #8
 8007690:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007694:	0202      	lsls	r2, r0, #8
 8007696:	6979      	ldr	r1, [r7, #20]
 8007698:	6849      	ldr	r1, [r1, #4]
 800769a:	0849      	lsrs	r1, r1, #1
 800769c:	2000      	movs	r0, #0
 800769e:	460c      	mov	r4, r1
 80076a0:	4605      	mov	r5, r0
 80076a2:	eb12 0804 	adds.w	r8, r2, r4
 80076a6:	eb43 0905 	adc.w	r9, r3, r5
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	469a      	mov	sl, r3
 80076b2:	4693      	mov	fp, r2
 80076b4:	4652      	mov	r2, sl
 80076b6:	465b      	mov	r3, fp
 80076b8:	4640      	mov	r0, r8
 80076ba:	4649      	mov	r1, r9
 80076bc:	f7f8 fe14 	bl	80002e8 <__aeabi_uldivmod>
 80076c0:	4602      	mov	r2, r0
 80076c2:	460b      	mov	r3, r1
 80076c4:	4613      	mov	r3, r2
 80076c6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80076c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076ce:	d308      	bcc.n	80076e2 <UART_SetConfig+0x79a>
 80076d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076d6:	d204      	bcs.n	80076e2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80076de:	60da      	str	r2, [r3, #12]
 80076e0:	e17c      	b.n	80079dc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80076e8:	e178      	b.n	80079dc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076ea:	697b      	ldr	r3, [r7, #20]
 80076ec:	69db      	ldr	r3, [r3, #28]
 80076ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076f2:	f040 80c5 	bne.w	8007880 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80076f6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80076fa:	2b20      	cmp	r3, #32
 80076fc:	dc48      	bgt.n	8007790 <UART_SetConfig+0x848>
 80076fe:	2b00      	cmp	r3, #0
 8007700:	db7b      	blt.n	80077fa <UART_SetConfig+0x8b2>
 8007702:	2b20      	cmp	r3, #32
 8007704:	d879      	bhi.n	80077fa <UART_SetConfig+0x8b2>
 8007706:	a201      	add	r2, pc, #4	@ (adr r2, 800770c <UART_SetConfig+0x7c4>)
 8007708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800770c:	08007797 	.word	0x08007797
 8007710:	0800779f 	.word	0x0800779f
 8007714:	080077fb 	.word	0x080077fb
 8007718:	080077fb 	.word	0x080077fb
 800771c:	080077a7 	.word	0x080077a7
 8007720:	080077fb 	.word	0x080077fb
 8007724:	080077fb 	.word	0x080077fb
 8007728:	080077fb 	.word	0x080077fb
 800772c:	080077b7 	.word	0x080077b7
 8007730:	080077fb 	.word	0x080077fb
 8007734:	080077fb 	.word	0x080077fb
 8007738:	080077fb 	.word	0x080077fb
 800773c:	080077fb 	.word	0x080077fb
 8007740:	080077fb 	.word	0x080077fb
 8007744:	080077fb 	.word	0x080077fb
 8007748:	080077fb 	.word	0x080077fb
 800774c:	080077c7 	.word	0x080077c7
 8007750:	080077fb 	.word	0x080077fb
 8007754:	080077fb 	.word	0x080077fb
 8007758:	080077fb 	.word	0x080077fb
 800775c:	080077fb 	.word	0x080077fb
 8007760:	080077fb 	.word	0x080077fb
 8007764:	080077fb 	.word	0x080077fb
 8007768:	080077fb 	.word	0x080077fb
 800776c:	080077fb 	.word	0x080077fb
 8007770:	080077fb 	.word	0x080077fb
 8007774:	080077fb 	.word	0x080077fb
 8007778:	080077fb 	.word	0x080077fb
 800777c:	080077fb 	.word	0x080077fb
 8007780:	080077fb 	.word	0x080077fb
 8007784:	080077fb 	.word	0x080077fb
 8007788:	080077fb 	.word	0x080077fb
 800778c:	080077ed 	.word	0x080077ed
 8007790:	2b40      	cmp	r3, #64	@ 0x40
 8007792:	d02e      	beq.n	80077f2 <UART_SetConfig+0x8aa>
 8007794:	e031      	b.n	80077fa <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007796:	f7fc fb75 	bl	8003e84 <HAL_RCC_GetPCLK1Freq>
 800779a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800779c:	e033      	b.n	8007806 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800779e:	f7fc fb87 	bl	8003eb0 <HAL_RCC_GetPCLK2Freq>
 80077a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80077a4:	e02f      	b.n	8007806 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077aa:	4618      	mov	r0, r3
 80077ac:	f7fd fdb6 	bl	800531c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80077b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077b4:	e027      	b.n	8007806 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077b6:	f107 0318 	add.w	r3, r7, #24
 80077ba:	4618      	mov	r0, r3
 80077bc:	f7fd ff02 	bl	80055c4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80077c0:	69fb      	ldr	r3, [r7, #28]
 80077c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077c4:	e01f      	b.n	8007806 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077c6:	4b2d      	ldr	r3, [pc, #180]	@ (800787c <UART_SetConfig+0x934>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f003 0320 	and.w	r3, r3, #32
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d009      	beq.n	80077e6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80077d2:	4b2a      	ldr	r3, [pc, #168]	@ (800787c <UART_SetConfig+0x934>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	08db      	lsrs	r3, r3, #3
 80077d8:	f003 0303 	and.w	r3, r3, #3
 80077dc:	4a24      	ldr	r2, [pc, #144]	@ (8007870 <UART_SetConfig+0x928>)
 80077de:	fa22 f303 	lsr.w	r3, r2, r3
 80077e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80077e4:	e00f      	b.n	8007806 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80077e6:	4b22      	ldr	r3, [pc, #136]	@ (8007870 <UART_SetConfig+0x928>)
 80077e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077ea:	e00c      	b.n	8007806 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80077ec:	4b21      	ldr	r3, [pc, #132]	@ (8007874 <UART_SetConfig+0x92c>)
 80077ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077f0:	e009      	b.n	8007806 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077f8:	e005      	b.n	8007806 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80077fa:	2300      	movs	r3, #0
 80077fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80077fe:	2301      	movs	r3, #1
 8007800:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007804:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007806:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007808:	2b00      	cmp	r3, #0
 800780a:	f000 80e7 	beq.w	80079dc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007812:	4a19      	ldr	r2, [pc, #100]	@ (8007878 <UART_SetConfig+0x930>)
 8007814:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007818:	461a      	mov	r2, r3
 800781a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800781c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007820:	005a      	lsls	r2, r3, #1
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	085b      	lsrs	r3, r3, #1
 8007828:	441a      	add	r2, r3
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007832:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007836:	2b0f      	cmp	r3, #15
 8007838:	d916      	bls.n	8007868 <UART_SetConfig+0x920>
 800783a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800783c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007840:	d212      	bcs.n	8007868 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007844:	b29b      	uxth	r3, r3
 8007846:	f023 030f 	bic.w	r3, r3, #15
 800784a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800784c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800784e:	085b      	lsrs	r3, r3, #1
 8007850:	b29b      	uxth	r3, r3
 8007852:	f003 0307 	and.w	r3, r3, #7
 8007856:	b29a      	uxth	r2, r3
 8007858:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800785a:	4313      	orrs	r3, r2
 800785c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007864:	60da      	str	r2, [r3, #12]
 8007866:	e0b9      	b.n	80079dc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800786e:	e0b5      	b.n	80079dc <UART_SetConfig+0xa94>
 8007870:	03d09000 	.word	0x03d09000
 8007874:	003d0900 	.word	0x003d0900
 8007878:	08008f3c 	.word	0x08008f3c
 800787c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8007880:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007884:	2b20      	cmp	r3, #32
 8007886:	dc49      	bgt.n	800791c <UART_SetConfig+0x9d4>
 8007888:	2b00      	cmp	r3, #0
 800788a:	db7c      	blt.n	8007986 <UART_SetConfig+0xa3e>
 800788c:	2b20      	cmp	r3, #32
 800788e:	d87a      	bhi.n	8007986 <UART_SetConfig+0xa3e>
 8007890:	a201      	add	r2, pc, #4	@ (adr r2, 8007898 <UART_SetConfig+0x950>)
 8007892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007896:	bf00      	nop
 8007898:	08007923 	.word	0x08007923
 800789c:	0800792b 	.word	0x0800792b
 80078a0:	08007987 	.word	0x08007987
 80078a4:	08007987 	.word	0x08007987
 80078a8:	08007933 	.word	0x08007933
 80078ac:	08007987 	.word	0x08007987
 80078b0:	08007987 	.word	0x08007987
 80078b4:	08007987 	.word	0x08007987
 80078b8:	08007943 	.word	0x08007943
 80078bc:	08007987 	.word	0x08007987
 80078c0:	08007987 	.word	0x08007987
 80078c4:	08007987 	.word	0x08007987
 80078c8:	08007987 	.word	0x08007987
 80078cc:	08007987 	.word	0x08007987
 80078d0:	08007987 	.word	0x08007987
 80078d4:	08007987 	.word	0x08007987
 80078d8:	08007953 	.word	0x08007953
 80078dc:	08007987 	.word	0x08007987
 80078e0:	08007987 	.word	0x08007987
 80078e4:	08007987 	.word	0x08007987
 80078e8:	08007987 	.word	0x08007987
 80078ec:	08007987 	.word	0x08007987
 80078f0:	08007987 	.word	0x08007987
 80078f4:	08007987 	.word	0x08007987
 80078f8:	08007987 	.word	0x08007987
 80078fc:	08007987 	.word	0x08007987
 8007900:	08007987 	.word	0x08007987
 8007904:	08007987 	.word	0x08007987
 8007908:	08007987 	.word	0x08007987
 800790c:	08007987 	.word	0x08007987
 8007910:	08007987 	.word	0x08007987
 8007914:	08007987 	.word	0x08007987
 8007918:	08007979 	.word	0x08007979
 800791c:	2b40      	cmp	r3, #64	@ 0x40
 800791e:	d02e      	beq.n	800797e <UART_SetConfig+0xa36>
 8007920:	e031      	b.n	8007986 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007922:	f7fc faaf 	bl	8003e84 <HAL_RCC_GetPCLK1Freq>
 8007926:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007928:	e033      	b.n	8007992 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800792a:	f7fc fac1 	bl	8003eb0 <HAL_RCC_GetPCLK2Freq>
 800792e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007930:	e02f      	b.n	8007992 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007932:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007936:	4618      	mov	r0, r3
 8007938:	f7fd fcf0 	bl	800531c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800793c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800793e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007940:	e027      	b.n	8007992 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007942:	f107 0318 	add.w	r3, r7, #24
 8007946:	4618      	mov	r0, r3
 8007948:	f7fd fe3c 	bl	80055c4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800794c:	69fb      	ldr	r3, [r7, #28]
 800794e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007950:	e01f      	b.n	8007992 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007952:	4b2d      	ldr	r3, [pc, #180]	@ (8007a08 <UART_SetConfig+0xac0>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f003 0320 	and.w	r3, r3, #32
 800795a:	2b00      	cmp	r3, #0
 800795c:	d009      	beq.n	8007972 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800795e:	4b2a      	ldr	r3, [pc, #168]	@ (8007a08 <UART_SetConfig+0xac0>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	08db      	lsrs	r3, r3, #3
 8007964:	f003 0303 	and.w	r3, r3, #3
 8007968:	4a28      	ldr	r2, [pc, #160]	@ (8007a0c <UART_SetConfig+0xac4>)
 800796a:	fa22 f303 	lsr.w	r3, r2, r3
 800796e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007970:	e00f      	b.n	8007992 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8007972:	4b26      	ldr	r3, [pc, #152]	@ (8007a0c <UART_SetConfig+0xac4>)
 8007974:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007976:	e00c      	b.n	8007992 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007978:	4b25      	ldr	r3, [pc, #148]	@ (8007a10 <UART_SetConfig+0xac8>)
 800797a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800797c:	e009      	b.n	8007992 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800797e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007982:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007984:	e005      	b.n	8007992 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8007986:	2300      	movs	r3, #0
 8007988:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007990:	bf00      	nop
    }

    if (pclk != 0U)
 8007992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007994:	2b00      	cmp	r3, #0
 8007996:	d021      	beq.n	80079dc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800799c:	4a1d      	ldr	r2, [pc, #116]	@ (8007a14 <UART_SetConfig+0xacc>)
 800799e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079a2:	461a      	mov	r2, r3
 80079a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	085b      	lsrs	r3, r3, #1
 80079b0:	441a      	add	r2, r3
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80079ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079be:	2b0f      	cmp	r3, #15
 80079c0:	d909      	bls.n	80079d6 <UART_SetConfig+0xa8e>
 80079c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079c8:	d205      	bcs.n	80079d6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80079ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079cc:	b29a      	uxth	r2, r3
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	60da      	str	r2, [r3, #12]
 80079d4:	e002      	b.n	80079dc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80079d6:	2301      	movs	r3, #1
 80079d8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	2201      	movs	r2, #1
 80079e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	2201      	movs	r2, #1
 80079e8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	2200      	movs	r2, #0
 80079f0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	2200      	movs	r2, #0
 80079f6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80079f8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	3748      	adds	r7, #72	@ 0x48
 8007a00:	46bd      	mov	sp, r7
 8007a02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a06:	bf00      	nop
 8007a08:	58024400 	.word	0x58024400
 8007a0c:	03d09000 	.word	0x03d09000
 8007a10:	003d0900 	.word	0x003d0900
 8007a14:	08008f3c 	.word	0x08008f3c

08007a18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a24:	f003 0308 	and.w	r3, r3, #8
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d00a      	beq.n	8007a42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	430a      	orrs	r2, r1
 8007a40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a46:	f003 0301 	and.w	r3, r3, #1
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d00a      	beq.n	8007a64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	685b      	ldr	r3, [r3, #4]
 8007a54:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	430a      	orrs	r2, r1
 8007a62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a68:	f003 0302 	and.w	r3, r3, #2
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d00a      	beq.n	8007a86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	685b      	ldr	r3, [r3, #4]
 8007a76:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	430a      	orrs	r2, r1
 8007a84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a8a:	f003 0304 	and.w	r3, r3, #4
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d00a      	beq.n	8007aa8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	430a      	orrs	r2, r1
 8007aa6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aac:	f003 0310 	and.w	r3, r3, #16
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d00a      	beq.n	8007aca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	689b      	ldr	r3, [r3, #8]
 8007aba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	430a      	orrs	r2, r1
 8007ac8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ace:	f003 0320 	and.w	r3, r3, #32
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d00a      	beq.n	8007aec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	689b      	ldr	r3, [r3, #8]
 8007adc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	430a      	orrs	r2, r1
 8007aea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007af0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d01a      	beq.n	8007b2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	430a      	orrs	r2, r1
 8007b0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b16:	d10a      	bne.n	8007b2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	685b      	ldr	r3, [r3, #4]
 8007b1e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	430a      	orrs	r2, r1
 8007b2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d00a      	beq.n	8007b50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	430a      	orrs	r2, r1
 8007b4e:	605a      	str	r2, [r3, #4]
  }
}
 8007b50:	bf00      	nop
 8007b52:	370c      	adds	r7, #12
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr

08007b5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b098      	sub	sp, #96	@ 0x60
 8007b60:	af02      	add	r7, sp, #8
 8007b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007b6c:	f7f9 fd6a 	bl	8001644 <HAL_GetTick>
 8007b70:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f003 0308 	and.w	r3, r3, #8
 8007b7c:	2b08      	cmp	r3, #8
 8007b7e:	d12f      	bne.n	8007be0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b80:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007b84:	9300      	str	r3, [sp, #0]
 8007b86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b88:	2200      	movs	r2, #0
 8007b8a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f000 f88e 	bl	8007cb0 <UART_WaitOnFlagUntilTimeout>
 8007b94:	4603      	mov	r3, r0
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d022      	beq.n	8007be0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ba2:	e853 3f00 	ldrex	r3, [r3]
 8007ba6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ba8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007baa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007bae:	653b      	str	r3, [r7, #80]	@ 0x50
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	461a      	mov	r2, r3
 8007bb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007bb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bbc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007bbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bc0:	e841 2300 	strex	r3, r2, [r1]
 8007bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007bc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d1e6      	bne.n	8007b9a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2220      	movs	r2, #32
 8007bd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007bdc:	2303      	movs	r3, #3
 8007bde:	e063      	b.n	8007ca8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f003 0304 	and.w	r3, r3, #4
 8007bea:	2b04      	cmp	r3, #4
 8007bec:	d149      	bne.n	8007c82 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007bf2:	9300      	str	r3, [sp, #0]
 8007bf4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007bfc:	6878      	ldr	r0, [r7, #4]
 8007bfe:	f000 f857 	bl	8007cb0 <UART_WaitOnFlagUntilTimeout>
 8007c02:	4603      	mov	r3, r0
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d03c      	beq.n	8007c82 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c10:	e853 3f00 	ldrex	r3, [r3]
 8007c14:	623b      	str	r3, [r7, #32]
   return(result);
 8007c16:	6a3b      	ldr	r3, [r7, #32]
 8007c18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	461a      	mov	r2, r3
 8007c24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c26:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c28:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c2e:	e841 2300 	strex	r3, r2, [r1]
 8007c32:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d1e6      	bne.n	8007c08 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	3308      	adds	r3, #8
 8007c40:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	e853 3f00 	ldrex	r3, [r3]
 8007c48:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f023 0301 	bic.w	r3, r3, #1
 8007c50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	3308      	adds	r3, #8
 8007c58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c5a:	61fa      	str	r2, [r7, #28]
 8007c5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c5e:	69b9      	ldr	r1, [r7, #24]
 8007c60:	69fa      	ldr	r2, [r7, #28]
 8007c62:	e841 2300 	strex	r3, r2, [r1]
 8007c66:	617b      	str	r3, [r7, #20]
   return(result);
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d1e5      	bne.n	8007c3a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2220      	movs	r2, #32
 8007c72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c7e:	2303      	movs	r3, #3
 8007c80:	e012      	b.n	8007ca8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2220      	movs	r2, #32
 8007c86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2220      	movs	r2, #32
 8007c8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2200      	movs	r2, #0
 8007c96:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ca6:	2300      	movs	r3, #0
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3758      	adds	r7, #88	@ 0x58
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}

08007cb0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b084      	sub	sp, #16
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	60f8      	str	r0, [r7, #12]
 8007cb8:	60b9      	str	r1, [r7, #8]
 8007cba:	603b      	str	r3, [r7, #0]
 8007cbc:	4613      	mov	r3, r2
 8007cbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cc0:	e04f      	b.n	8007d62 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007cc2:	69bb      	ldr	r3, [r7, #24]
 8007cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cc8:	d04b      	beq.n	8007d62 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007cca:	f7f9 fcbb 	bl	8001644 <HAL_GetTick>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	1ad3      	subs	r3, r2, r3
 8007cd4:	69ba      	ldr	r2, [r7, #24]
 8007cd6:	429a      	cmp	r2, r3
 8007cd8:	d302      	bcc.n	8007ce0 <UART_WaitOnFlagUntilTimeout+0x30>
 8007cda:	69bb      	ldr	r3, [r7, #24]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d101      	bne.n	8007ce4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ce0:	2303      	movs	r3, #3
 8007ce2:	e04e      	b.n	8007d82 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f003 0304 	and.w	r3, r3, #4
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d037      	beq.n	8007d62 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	2b80      	cmp	r3, #128	@ 0x80
 8007cf6:	d034      	beq.n	8007d62 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	2b40      	cmp	r3, #64	@ 0x40
 8007cfc:	d031      	beq.n	8007d62 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	69db      	ldr	r3, [r3, #28]
 8007d04:	f003 0308 	and.w	r3, r3, #8
 8007d08:	2b08      	cmp	r3, #8
 8007d0a:	d110      	bne.n	8007d2e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	2208      	movs	r2, #8
 8007d12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007d14:	68f8      	ldr	r0, [r7, #12]
 8007d16:	f000 f95b 	bl	8007fd0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2208      	movs	r2, #8
 8007d1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2200      	movs	r2, #0
 8007d26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	e029      	b.n	8007d82 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	69db      	ldr	r3, [r3, #28]
 8007d34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d3c:	d111      	bne.n	8007d62 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007d46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007d48:	68f8      	ldr	r0, [r7, #12]
 8007d4a:	f000 f941 	bl	8007fd0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	2220      	movs	r2, #32
 8007d52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007d5e:	2303      	movs	r3, #3
 8007d60:	e00f      	b.n	8007d82 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	69da      	ldr	r2, [r3, #28]
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	4013      	ands	r3, r2
 8007d6c:	68ba      	ldr	r2, [r7, #8]
 8007d6e:	429a      	cmp	r2, r3
 8007d70:	bf0c      	ite	eq
 8007d72:	2301      	moveq	r3, #1
 8007d74:	2300      	movne	r3, #0
 8007d76:	b2db      	uxtb	r3, r3
 8007d78:	461a      	mov	r2, r3
 8007d7a:	79fb      	ldrb	r3, [r7, #7]
 8007d7c:	429a      	cmp	r2, r3
 8007d7e:	d0a0      	beq.n	8007cc2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d80:	2300      	movs	r3, #0
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3710      	adds	r7, #16
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}
	...

08007d8c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b0a3      	sub	sp, #140	@ 0x8c
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	60f8      	str	r0, [r7, #12]
 8007d94:	60b9      	str	r1, [r7, #8]
 8007d96:	4613      	mov	r3, r2
 8007d98:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	68ba      	ldr	r2, [r7, #8]
 8007d9e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	88fa      	ldrh	r2, [r7, #6]
 8007da4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	88fa      	ldrh	r2, [r7, #6]
 8007dac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2200      	movs	r2, #0
 8007db4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	689b      	ldr	r3, [r3, #8]
 8007dba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dbe:	d10e      	bne.n	8007dde <UART_Start_Receive_IT+0x52>
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	691b      	ldr	r3, [r3, #16]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d105      	bne.n	8007dd4 <UART_Start_Receive_IT+0x48>
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007dce:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007dd2:	e02d      	b.n	8007e30 <UART_Start_Receive_IT+0xa4>
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	22ff      	movs	r2, #255	@ 0xff
 8007dd8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007ddc:	e028      	b.n	8007e30 <UART_Start_Receive_IT+0xa4>
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	689b      	ldr	r3, [r3, #8]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d10d      	bne.n	8007e02 <UART_Start_Receive_IT+0x76>
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	691b      	ldr	r3, [r3, #16]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d104      	bne.n	8007df8 <UART_Start_Receive_IT+0x6c>
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	22ff      	movs	r2, #255	@ 0xff
 8007df2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007df6:	e01b      	b.n	8007e30 <UART_Start_Receive_IT+0xa4>
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	227f      	movs	r2, #127	@ 0x7f
 8007dfc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007e00:	e016      	b.n	8007e30 <UART_Start_Receive_IT+0xa4>
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e0a:	d10d      	bne.n	8007e28 <UART_Start_Receive_IT+0x9c>
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	691b      	ldr	r3, [r3, #16]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d104      	bne.n	8007e1e <UART_Start_Receive_IT+0x92>
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	227f      	movs	r2, #127	@ 0x7f
 8007e18:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007e1c:	e008      	b.n	8007e30 <UART_Start_Receive_IT+0xa4>
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	223f      	movs	r2, #63	@ 0x3f
 8007e22:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007e26:	e003      	b.n	8007e30 <UART_Start_Receive_IT+0xa4>
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	2200      	movs	r2, #0
 8007e34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	2222      	movs	r2, #34	@ 0x22
 8007e3c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	3308      	adds	r3, #8
 8007e46:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e4a:	e853 3f00 	ldrex	r3, [r3]
 8007e4e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007e50:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007e52:	f043 0301 	orr.w	r3, r3, #1
 8007e56:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	3308      	adds	r3, #8
 8007e60:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007e64:	673a      	str	r2, [r7, #112]	@ 0x70
 8007e66:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e68:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8007e6a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007e6c:	e841 2300 	strex	r3, r2, [r1]
 8007e70:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007e72:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d1e3      	bne.n	8007e40 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e80:	d14f      	bne.n	8007f22 <UART_Start_Receive_IT+0x196>
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007e88:	88fa      	ldrh	r2, [r7, #6]
 8007e8a:	429a      	cmp	r2, r3
 8007e8c:	d349      	bcc.n	8007f22 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	689b      	ldr	r3, [r3, #8]
 8007e92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e96:	d107      	bne.n	8007ea8 <UART_Start_Receive_IT+0x11c>
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	691b      	ldr	r3, [r3, #16]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d103      	bne.n	8007ea8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	4a47      	ldr	r2, [pc, #284]	@ (8007fc0 <UART_Start_Receive_IT+0x234>)
 8007ea4:	675a      	str	r2, [r3, #116]	@ 0x74
 8007ea6:	e002      	b.n	8007eae <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	4a46      	ldr	r2, [pc, #280]	@ (8007fc4 <UART_Start_Receive_IT+0x238>)
 8007eac:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	691b      	ldr	r3, [r3, #16]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d01a      	beq.n	8007eec <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ebc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ebe:	e853 3f00 	ldrex	r3, [r3]
 8007ec2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007ec4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ec6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007eca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007ed8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007eda:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007edc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007ede:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007ee0:	e841 2300 	strex	r3, r2, [r1]
 8007ee4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007ee6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d1e4      	bne.n	8007eb6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	3308      	adds	r3, #8
 8007ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ef6:	e853 3f00 	ldrex	r3, [r3]
 8007efa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007efe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f02:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	3308      	adds	r3, #8
 8007f0a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007f0c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007f0e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f10:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007f12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f14:	e841 2300 	strex	r3, r2, [r1]
 8007f18:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007f1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d1e5      	bne.n	8007eec <UART_Start_Receive_IT+0x160>
 8007f20:	e046      	b.n	8007fb0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	689b      	ldr	r3, [r3, #8]
 8007f26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f2a:	d107      	bne.n	8007f3c <UART_Start_Receive_IT+0x1b0>
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	691b      	ldr	r3, [r3, #16]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d103      	bne.n	8007f3c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	4a24      	ldr	r2, [pc, #144]	@ (8007fc8 <UART_Start_Receive_IT+0x23c>)
 8007f38:	675a      	str	r2, [r3, #116]	@ 0x74
 8007f3a:	e002      	b.n	8007f42 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	4a23      	ldr	r2, [pc, #140]	@ (8007fcc <UART_Start_Receive_IT+0x240>)
 8007f40:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	691b      	ldr	r3, [r3, #16]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d019      	beq.n	8007f7e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f52:	e853 3f00 	ldrex	r3, [r3]
 8007f56:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f5a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007f5e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	461a      	mov	r2, r3
 8007f66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f68:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f6a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f6c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007f6e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f70:	e841 2300 	strex	r3, r2, [r1]
 8007f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d1e6      	bne.n	8007f4a <UART_Start_Receive_IT+0x1be>
 8007f7c:	e018      	b.n	8007fb0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f84:	697b      	ldr	r3, [r7, #20]
 8007f86:	e853 3f00 	ldrex	r3, [r3]
 8007f8a:	613b      	str	r3, [r7, #16]
   return(result);
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	f043 0320 	orr.w	r3, r3, #32
 8007f92:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	461a      	mov	r2, r3
 8007f9a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f9c:	623b      	str	r3, [r7, #32]
 8007f9e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa0:	69f9      	ldr	r1, [r7, #28]
 8007fa2:	6a3a      	ldr	r2, [r7, #32]
 8007fa4:	e841 2300 	strex	r3, r2, [r1]
 8007fa8:	61bb      	str	r3, [r7, #24]
   return(result);
 8007faa:	69bb      	ldr	r3, [r7, #24]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d1e6      	bne.n	8007f7e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007fb0:	2300      	movs	r3, #0
}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	378c      	adds	r7, #140	@ 0x8c
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbc:	4770      	bx	lr
 8007fbe:	bf00      	nop
 8007fc0:	080087ed 	.word	0x080087ed
 8007fc4:	08008489 	.word	0x08008489
 8007fc8:	080082d1 	.word	0x080082d1
 8007fcc:	08008119 	.word	0x08008119

08007fd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b095      	sub	sp, #84	@ 0x54
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fe0:	e853 3f00 	ldrex	r3, [r3]
 8007fe4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007fec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ff6:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ff8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ffa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007ffc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007ffe:	e841 2300 	strex	r3, r2, [r1]
 8008002:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008006:	2b00      	cmp	r3, #0
 8008008:	d1e6      	bne.n	8007fd8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	3308      	adds	r3, #8
 8008010:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008012:	6a3b      	ldr	r3, [r7, #32]
 8008014:	e853 3f00 	ldrex	r3, [r3]
 8008018:	61fb      	str	r3, [r7, #28]
   return(result);
 800801a:	69fa      	ldr	r2, [r7, #28]
 800801c:	4b1e      	ldr	r3, [pc, #120]	@ (8008098 <UART_EndRxTransfer+0xc8>)
 800801e:	4013      	ands	r3, r2
 8008020:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	3308      	adds	r3, #8
 8008028:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800802a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800802c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800802e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008030:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008032:	e841 2300 	strex	r3, r2, [r1]
 8008036:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800803a:	2b00      	cmp	r3, #0
 800803c:	d1e5      	bne.n	800800a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008042:	2b01      	cmp	r3, #1
 8008044:	d118      	bne.n	8008078 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	e853 3f00 	ldrex	r3, [r3]
 8008052:	60bb      	str	r3, [r7, #8]
   return(result);
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	f023 0310 	bic.w	r3, r3, #16
 800805a:	647b      	str	r3, [r7, #68]	@ 0x44
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	461a      	mov	r2, r3
 8008062:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008064:	61bb      	str	r3, [r7, #24]
 8008066:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008068:	6979      	ldr	r1, [r7, #20]
 800806a:	69ba      	ldr	r2, [r7, #24]
 800806c:	e841 2300 	strex	r3, r2, [r1]
 8008070:	613b      	str	r3, [r7, #16]
   return(result);
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d1e6      	bne.n	8008046 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2220      	movs	r2, #32
 800807c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2200      	movs	r2, #0
 8008084:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2200      	movs	r2, #0
 800808a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800808c:	bf00      	nop
 800808e:	3754      	adds	r7, #84	@ 0x54
 8008090:	46bd      	mov	sp, r7
 8008092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008096:	4770      	bx	lr
 8008098:	effffffe 	.word	0xeffffffe

0800809c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b084      	sub	sp, #16
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2200      	movs	r2, #0
 80080ae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80080b2:	68f8      	ldr	r0, [r7, #12]
 80080b4:	f7f8 fc85 	bl	80009c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080b8:	bf00      	nop
 80080ba:	3710      	adds	r7, #16
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}

080080c0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b088      	sub	sp, #32
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	e853 3f00 	ldrex	r3, [r3]
 80080d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080dc:	61fb      	str	r3, [r7, #28]
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	461a      	mov	r2, r3
 80080e4:	69fb      	ldr	r3, [r7, #28]
 80080e6:	61bb      	str	r3, [r7, #24]
 80080e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ea:	6979      	ldr	r1, [r7, #20]
 80080ec:	69ba      	ldr	r2, [r7, #24]
 80080ee:	e841 2300 	strex	r3, r2, [r1]
 80080f2:	613b      	str	r3, [r7, #16]
   return(result);
 80080f4:	693b      	ldr	r3, [r7, #16]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d1e6      	bne.n	80080c8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2220      	movs	r2, #32
 80080fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2200      	movs	r2, #0
 8008106:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f7fe ff09 	bl	8006f20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800810e:	bf00      	nop
 8008110:	3720      	adds	r7, #32
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}
	...

08008118 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b09c      	sub	sp, #112	@ 0x70
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008126:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008130:	2b22      	cmp	r3, #34	@ 0x22
 8008132:	f040 80be 	bne.w	80082b2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800813c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008140:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008144:	b2d9      	uxtb	r1, r3
 8008146:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800814a:	b2da      	uxtb	r2, r3
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008150:	400a      	ands	r2, r1
 8008152:	b2d2      	uxtb	r2, r2
 8008154:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800815a:	1c5a      	adds	r2, r3, #1
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008166:	b29b      	uxth	r3, r3
 8008168:	3b01      	subs	r3, #1
 800816a:	b29a      	uxth	r2, r3
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008178:	b29b      	uxth	r3, r3
 800817a:	2b00      	cmp	r3, #0
 800817c:	f040 80a1 	bne.w	80082c2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008186:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008188:	e853 3f00 	ldrex	r3, [r3]
 800818c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800818e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008190:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008194:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	461a      	mov	r2, r3
 800819c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800819e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80081a0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80081a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80081a6:	e841 2300 	strex	r3, r2, [r1]
 80081aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80081ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d1e6      	bne.n	8008180 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	3308      	adds	r3, #8
 80081b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081bc:	e853 3f00 	ldrex	r3, [r3]
 80081c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80081c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081c4:	f023 0301 	bic.w	r3, r3, #1
 80081c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	3308      	adds	r3, #8
 80081d0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80081d2:	647a      	str	r2, [r7, #68]	@ 0x44
 80081d4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80081d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081da:	e841 2300 	strex	r3, r2, [r1]
 80081de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80081e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d1e5      	bne.n	80081b2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2220      	movs	r2, #32
 80081ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2200      	movs	r2, #0
 80081f2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2200      	movs	r2, #0
 80081f8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	4a33      	ldr	r2, [pc, #204]	@ (80082cc <UART_RxISR_8BIT+0x1b4>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d01f      	beq.n	8008244 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	685b      	ldr	r3, [r3, #4]
 800820a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800820e:	2b00      	cmp	r3, #0
 8008210:	d018      	beq.n	8008244 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800821a:	e853 3f00 	ldrex	r3, [r3]
 800821e:	623b      	str	r3, [r7, #32]
   return(result);
 8008220:	6a3b      	ldr	r3, [r7, #32]
 8008222:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008226:	663b      	str	r3, [r7, #96]	@ 0x60
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	461a      	mov	r2, r3
 800822e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008230:	633b      	str	r3, [r7, #48]	@ 0x30
 8008232:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008234:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008236:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008238:	e841 2300 	strex	r3, r2, [r1]
 800823c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800823e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008240:	2b00      	cmp	r3, #0
 8008242:	d1e6      	bne.n	8008212 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008248:	2b01      	cmp	r3, #1
 800824a:	d12e      	bne.n	80082aa <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2200      	movs	r2, #0
 8008250:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	e853 3f00 	ldrex	r3, [r3]
 800825e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	f023 0310 	bic.w	r3, r3, #16
 8008266:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	461a      	mov	r2, r3
 800826e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008270:	61fb      	str	r3, [r7, #28]
 8008272:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008274:	69b9      	ldr	r1, [r7, #24]
 8008276:	69fa      	ldr	r2, [r7, #28]
 8008278:	e841 2300 	strex	r3, r2, [r1]
 800827c:	617b      	str	r3, [r7, #20]
   return(result);
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d1e6      	bne.n	8008252 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	69db      	ldr	r3, [r3, #28]
 800828a:	f003 0310 	and.w	r3, r3, #16
 800828e:	2b10      	cmp	r3, #16
 8008290:	d103      	bne.n	800829a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	2210      	movs	r2, #16
 8008298:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082a0:	4619      	mov	r1, r3
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f7f8 fb5e 	bl	8000964 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80082a8:	e00b      	b.n	80082c2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f7fe fe42 	bl	8006f34 <HAL_UART_RxCpltCallback>
}
 80082b0:	e007      	b.n	80082c2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	699a      	ldr	r2, [r3, #24]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f042 0208 	orr.w	r2, r2, #8
 80082c0:	619a      	str	r2, [r3, #24]
}
 80082c2:	bf00      	nop
 80082c4:	3770      	adds	r7, #112	@ 0x70
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}
 80082ca:	bf00      	nop
 80082cc:	58000c00 	.word	0x58000c00

080082d0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b09c      	sub	sp, #112	@ 0x70
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80082de:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082e8:	2b22      	cmp	r3, #34	@ 0x22
 80082ea:	f040 80be 	bne.w	800846a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082f4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082fc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80082fe:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008302:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008306:	4013      	ands	r3, r2
 8008308:	b29a      	uxth	r2, r3
 800830a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800830c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008312:	1c9a      	adds	r2, r3, #2
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800831e:	b29b      	uxth	r3, r3
 8008320:	3b01      	subs	r3, #1
 8008322:	b29a      	uxth	r2, r3
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008330:	b29b      	uxth	r3, r3
 8008332:	2b00      	cmp	r3, #0
 8008334:	f040 80a1 	bne.w	800847a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800833e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008340:	e853 3f00 	ldrex	r3, [r3]
 8008344:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008346:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008348:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800834c:	667b      	str	r3, [r7, #100]	@ 0x64
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	461a      	mov	r2, r3
 8008354:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008356:	657b      	str	r3, [r7, #84]	@ 0x54
 8008358:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800835a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800835c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800835e:	e841 2300 	strex	r3, r2, [r1]
 8008362:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008364:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008366:	2b00      	cmp	r3, #0
 8008368:	d1e6      	bne.n	8008338 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	3308      	adds	r3, #8
 8008370:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008372:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008374:	e853 3f00 	ldrex	r3, [r3]
 8008378:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800837a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800837c:	f023 0301 	bic.w	r3, r3, #1
 8008380:	663b      	str	r3, [r7, #96]	@ 0x60
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	3308      	adds	r3, #8
 8008388:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800838a:	643a      	str	r2, [r7, #64]	@ 0x40
 800838c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800838e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008390:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008392:	e841 2300 	strex	r3, r2, [r1]
 8008396:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008398:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800839a:	2b00      	cmp	r3, #0
 800839c:	d1e5      	bne.n	800836a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2220      	movs	r2, #32
 80083a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2200      	movs	r2, #0
 80083aa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2200      	movs	r2, #0
 80083b0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a33      	ldr	r2, [pc, #204]	@ (8008484 <UART_RxISR_16BIT+0x1b4>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d01f      	beq.n	80083fc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	685b      	ldr	r3, [r3, #4]
 80083c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d018      	beq.n	80083fc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d0:	6a3b      	ldr	r3, [r7, #32]
 80083d2:	e853 3f00 	ldrex	r3, [r3]
 80083d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80083d8:	69fb      	ldr	r3, [r7, #28]
 80083da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80083de:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	461a      	mov	r2, r3
 80083e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80083ea:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80083f0:	e841 2300 	strex	r3, r2, [r1]
 80083f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80083f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d1e6      	bne.n	80083ca <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008400:	2b01      	cmp	r3, #1
 8008402:	d12e      	bne.n	8008462 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2200      	movs	r2, #0
 8008408:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	e853 3f00 	ldrex	r3, [r3]
 8008416:	60bb      	str	r3, [r7, #8]
   return(result);
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	f023 0310 	bic.w	r3, r3, #16
 800841e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	461a      	mov	r2, r3
 8008426:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008428:	61bb      	str	r3, [r7, #24]
 800842a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800842c:	6979      	ldr	r1, [r7, #20]
 800842e:	69ba      	ldr	r2, [r7, #24]
 8008430:	e841 2300 	strex	r3, r2, [r1]
 8008434:	613b      	str	r3, [r7, #16]
   return(result);
 8008436:	693b      	ldr	r3, [r7, #16]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d1e6      	bne.n	800840a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	69db      	ldr	r3, [r3, #28]
 8008442:	f003 0310 	and.w	r3, r3, #16
 8008446:	2b10      	cmp	r3, #16
 8008448:	d103      	bne.n	8008452 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	2210      	movs	r2, #16
 8008450:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008458:	4619      	mov	r1, r3
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f7f8 fa82 	bl	8000964 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008460:	e00b      	b.n	800847a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f7fe fd66 	bl	8006f34 <HAL_UART_RxCpltCallback>
}
 8008468:	e007      	b.n	800847a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	699a      	ldr	r2, [r3, #24]
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f042 0208 	orr.w	r2, r2, #8
 8008478:	619a      	str	r2, [r3, #24]
}
 800847a:	bf00      	nop
 800847c:	3770      	adds	r7, #112	@ 0x70
 800847e:	46bd      	mov	sp, r7
 8008480:	bd80      	pop	{r7, pc}
 8008482:	bf00      	nop
 8008484:	58000c00 	.word	0x58000c00

08008488 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b0ac      	sub	sp, #176	@ 0xb0
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008496:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	69db      	ldr	r3, [r3, #28]
 80084a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	689b      	ldr	r3, [r3, #8]
 80084b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80084be:	2b22      	cmp	r3, #34	@ 0x22
 80084c0:	f040 8181 	bne.w	80087c6 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80084ca:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80084ce:	e124      	b.n	800871a <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084d6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80084da:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80084de:	b2d9      	uxtb	r1, r3
 80084e0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80084e4:	b2da      	uxtb	r2, r3
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084ea:	400a      	ands	r2, r1
 80084ec:	b2d2      	uxtb	r2, r2
 80084ee:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084f4:	1c5a      	adds	r2, r3, #1
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008500:	b29b      	uxth	r3, r3
 8008502:	3b01      	subs	r3, #1
 8008504:	b29a      	uxth	r2, r3
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	69db      	ldr	r3, [r3, #28]
 8008512:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008516:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800851a:	f003 0307 	and.w	r3, r3, #7
 800851e:	2b00      	cmp	r3, #0
 8008520:	d053      	beq.n	80085ca <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008522:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008526:	f003 0301 	and.w	r3, r3, #1
 800852a:	2b00      	cmp	r3, #0
 800852c:	d011      	beq.n	8008552 <UART_RxISR_8BIT_FIFOEN+0xca>
 800852e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008532:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008536:	2b00      	cmp	r3, #0
 8008538:	d00b      	beq.n	8008552 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	2201      	movs	r2, #1
 8008540:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008548:	f043 0201 	orr.w	r2, r3, #1
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008552:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008556:	f003 0302 	and.w	r3, r3, #2
 800855a:	2b00      	cmp	r3, #0
 800855c:	d011      	beq.n	8008582 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800855e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008562:	f003 0301 	and.w	r3, r3, #1
 8008566:	2b00      	cmp	r3, #0
 8008568:	d00b      	beq.n	8008582 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	2202      	movs	r2, #2
 8008570:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008578:	f043 0204 	orr.w	r2, r3, #4
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008582:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008586:	f003 0304 	and.w	r3, r3, #4
 800858a:	2b00      	cmp	r3, #0
 800858c:	d011      	beq.n	80085b2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800858e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008592:	f003 0301 	and.w	r3, r3, #1
 8008596:	2b00      	cmp	r3, #0
 8008598:	d00b      	beq.n	80085b2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	2204      	movs	r2, #4
 80085a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085a8:	f043 0202 	orr.w	r2, r3, #2
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d006      	beq.n	80085ca <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f7f8 fa00 	bl	80009c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2200      	movs	r2, #0
 80085c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80085d0:	b29b      	uxth	r3, r3
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	f040 80a1 	bne.w	800871a <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80085e0:	e853 3f00 	ldrex	r3, [r3]
 80085e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80085e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	461a      	mov	r2, r3
 80085f6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80085fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80085fc:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085fe:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8008600:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008602:	e841 2300 	strex	r3, r2, [r1]
 8008606:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008608:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800860a:	2b00      	cmp	r3, #0
 800860c:	d1e4      	bne.n	80085d8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	3308      	adds	r3, #8
 8008614:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008616:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008618:	e853 3f00 	ldrex	r3, [r3]
 800861c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800861e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008620:	4b6f      	ldr	r3, [pc, #444]	@ (80087e0 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8008622:	4013      	ands	r3, r2
 8008624:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	3308      	adds	r3, #8
 800862e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008632:	66ba      	str	r2, [r7, #104]	@ 0x68
 8008634:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008636:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008638:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800863a:	e841 2300 	strex	r3, r2, [r1]
 800863e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008640:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008642:	2b00      	cmp	r3, #0
 8008644:	d1e3      	bne.n	800860e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2220      	movs	r2, #32
 800864a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2200      	movs	r2, #0
 8008652:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2200      	movs	r2, #0
 8008658:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a61      	ldr	r2, [pc, #388]	@ (80087e4 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d021      	beq.n	80086a8 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	685b      	ldr	r3, [r3, #4]
 800866a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800866e:	2b00      	cmp	r3, #0
 8008670:	d01a      	beq.n	80086a8 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008678:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800867a:	e853 3f00 	ldrex	r3, [r3]
 800867e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008680:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008682:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008686:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	461a      	mov	r2, r3
 8008690:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008694:	657b      	str	r3, [r7, #84]	@ 0x54
 8008696:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008698:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800869a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800869c:	e841 2300 	strex	r3, r2, [r1]
 80086a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80086a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d1e4      	bne.n	8008672 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d130      	bne.n	8008712 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2200      	movs	r2, #0
 80086b4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086be:	e853 3f00 	ldrex	r3, [r3]
 80086c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80086c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086c6:	f023 0310 	bic.w	r3, r3, #16
 80086ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	461a      	mov	r2, r3
 80086d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80086d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80086da:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80086de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80086e0:	e841 2300 	strex	r3, r2, [r1]
 80086e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80086e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d1e4      	bne.n	80086b6 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	69db      	ldr	r3, [r3, #28]
 80086f2:	f003 0310 	and.w	r3, r3, #16
 80086f6:	2b10      	cmp	r3, #16
 80086f8:	d103      	bne.n	8008702 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	2210      	movs	r2, #16
 8008700:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008708:	4619      	mov	r1, r3
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f7f8 f92a 	bl	8000964 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008710:	e00e      	b.n	8008730 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f7fe fc0e 	bl	8006f34 <HAL_UART_RxCpltCallback>
        break;
 8008718:	e00a      	b.n	8008730 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800871a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800871e:	2b00      	cmp	r3, #0
 8008720:	d006      	beq.n	8008730 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8008722:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008726:	f003 0320 	and.w	r3, r3, #32
 800872a:	2b00      	cmp	r3, #0
 800872c:	f47f aed0 	bne.w	80084d0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008736:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800873a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800873e:	2b00      	cmp	r3, #0
 8008740:	d049      	beq.n	80087d6 <UART_RxISR_8BIT_FIFOEN+0x34e>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008748:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800874c:	429a      	cmp	r2, r3
 800874e:	d242      	bcs.n	80087d6 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	3308      	adds	r3, #8
 8008756:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008758:	6a3b      	ldr	r3, [r7, #32]
 800875a:	e853 3f00 	ldrex	r3, [r3]
 800875e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008760:	69fb      	ldr	r3, [r7, #28]
 8008762:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008766:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	3308      	adds	r3, #8
 8008770:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008774:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008776:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008778:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800877a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800877c:	e841 2300 	strex	r3, r2, [r1]
 8008780:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008784:	2b00      	cmp	r3, #0
 8008786:	d1e3      	bne.n	8008750 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	4a17      	ldr	r2, [pc, #92]	@ (80087e8 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800878c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	e853 3f00 	ldrex	r3, [r3]
 800879a:	60bb      	str	r3, [r7, #8]
   return(result);
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	f043 0320 	orr.w	r3, r3, #32
 80087a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	461a      	mov	r2, r3
 80087ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80087b0:	61bb      	str	r3, [r7, #24]
 80087b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b4:	6979      	ldr	r1, [r7, #20]
 80087b6:	69ba      	ldr	r2, [r7, #24]
 80087b8:	e841 2300 	strex	r3, r2, [r1]
 80087bc:	613b      	str	r3, [r7, #16]
   return(result);
 80087be:	693b      	ldr	r3, [r7, #16]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d1e4      	bne.n	800878e <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80087c4:	e007      	b.n	80087d6 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	699a      	ldr	r2, [r3, #24]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f042 0208 	orr.w	r2, r2, #8
 80087d4:	619a      	str	r2, [r3, #24]
}
 80087d6:	bf00      	nop
 80087d8:	37b0      	adds	r7, #176	@ 0xb0
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}
 80087de:	bf00      	nop
 80087e0:	effffffe 	.word	0xeffffffe
 80087e4:	58000c00 	.word	0x58000c00
 80087e8:	08008119 	.word	0x08008119

080087ec <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b0ae      	sub	sp, #184	@ 0xb8
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80087fa:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	69db      	ldr	r3, [r3, #28]
 8008804:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	689b      	ldr	r3, [r3, #8]
 8008818:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008822:	2b22      	cmp	r3, #34	@ 0x22
 8008824:	f040 8185 	bne.w	8008b32 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800882e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008832:	e128      	b.n	8008a86 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800883a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008842:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008846:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800884a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800884e:	4013      	ands	r3, r2
 8008850:	b29a      	uxth	r2, r3
 8008852:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008856:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800885c:	1c9a      	adds	r2, r3, #2
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008868:	b29b      	uxth	r3, r3
 800886a:	3b01      	subs	r3, #1
 800886c:	b29a      	uxth	r2, r3
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	69db      	ldr	r3, [r3, #28]
 800887a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800887e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008882:	f003 0307 	and.w	r3, r3, #7
 8008886:	2b00      	cmp	r3, #0
 8008888:	d053      	beq.n	8008932 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800888a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800888e:	f003 0301 	and.w	r3, r3, #1
 8008892:	2b00      	cmp	r3, #0
 8008894:	d011      	beq.n	80088ba <UART_RxISR_16BIT_FIFOEN+0xce>
 8008896:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800889a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d00b      	beq.n	80088ba <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	2201      	movs	r2, #1
 80088a8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088b0:	f043 0201 	orr.w	r2, r3, #1
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80088be:	f003 0302 	and.w	r3, r3, #2
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d011      	beq.n	80088ea <UART_RxISR_16BIT_FIFOEN+0xfe>
 80088c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80088ca:	f003 0301 	and.w	r3, r3, #1
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d00b      	beq.n	80088ea <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	2202      	movs	r2, #2
 80088d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088e0:	f043 0204 	orr.w	r2, r3, #4
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80088ee:	f003 0304 	and.w	r3, r3, #4
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d011      	beq.n	800891a <UART_RxISR_16BIT_FIFOEN+0x12e>
 80088f6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80088fa:	f003 0301 	and.w	r3, r3, #1
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d00b      	beq.n	800891a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	2204      	movs	r2, #4
 8008908:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008910:	f043 0202 	orr.w	r2, r3, #2
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008920:	2b00      	cmp	r3, #0
 8008922:	d006      	beq.n	8008932 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f7f8 f84c 	bl	80009c2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2200      	movs	r2, #0
 800892e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008938:	b29b      	uxth	r3, r3
 800893a:	2b00      	cmp	r3, #0
 800893c:	f040 80a3 	bne.w	8008a86 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008946:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008948:	e853 3f00 	ldrex	r3, [r3]
 800894c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800894e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008950:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008954:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	461a      	mov	r2, r3
 800895e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008962:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008966:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008968:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800896a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800896e:	e841 2300 	strex	r3, r2, [r1]
 8008972:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008974:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008976:	2b00      	cmp	r3, #0
 8008978:	d1e2      	bne.n	8008940 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	3308      	adds	r3, #8
 8008980:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008982:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008984:	e853 3f00 	ldrex	r3, [r3]
 8008988:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800898a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800898c:	4b6f      	ldr	r3, [pc, #444]	@ (8008b4c <UART_RxISR_16BIT_FIFOEN+0x360>)
 800898e:	4013      	ands	r3, r2
 8008990:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	3308      	adds	r3, #8
 800899a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800899e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80089a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80089a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80089a6:	e841 2300 	strex	r3, r2, [r1]
 80089aa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80089ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d1e3      	bne.n	800897a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2220      	movs	r2, #32
 80089b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2200      	movs	r2, #0
 80089be:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2200      	movs	r2, #0
 80089c4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4a61      	ldr	r2, [pc, #388]	@ (8008b50 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d021      	beq.n	8008a14 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	685b      	ldr	r3, [r3, #4]
 80089d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d01a      	beq.n	8008a14 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80089e6:	e853 3f00 	ldrex	r3, [r3]
 80089ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80089ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80089f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	461a      	mov	r2, r3
 80089fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008a00:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008a02:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a04:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008a06:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008a08:	e841 2300 	strex	r3, r2, [r1]
 8008a0c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008a0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d1e4      	bne.n	80089de <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a18:	2b01      	cmp	r3, #1
 8008a1a:	d130      	bne.n	8008a7e <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a2a:	e853 3f00 	ldrex	r3, [r3]
 8008a2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008a30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a32:	f023 0310 	bic.w	r3, r3, #16
 8008a36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	461a      	mov	r2, r3
 8008a40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008a44:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a4c:	e841 2300 	strex	r3, r2, [r1]
 8008a50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d1e4      	bne.n	8008a22 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	69db      	ldr	r3, [r3, #28]
 8008a5e:	f003 0310 	and.w	r3, r3, #16
 8008a62:	2b10      	cmp	r3, #16
 8008a64:	d103      	bne.n	8008a6e <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	2210      	movs	r2, #16
 8008a6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a74:	4619      	mov	r1, r3
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f7f7 ff74 	bl	8000964 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008a7c:	e00e      	b.n	8008a9c <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f7fe fa58 	bl	8006f34 <HAL_UART_RxCpltCallback>
        break;
 8008a84:	e00a      	b.n	8008a9c <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a86:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d006      	beq.n	8008a9c <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8008a8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a92:	f003 0320 	and.w	r3, r3, #32
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	f47f aecc 	bne.w	8008834 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008aa2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008aa6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d049      	beq.n	8008b42 <UART_RxISR_16BIT_FIFOEN+0x356>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008ab4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008ab8:	429a      	cmp	r2, r3
 8008aba:	d242      	bcs.n	8008b42 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	3308      	adds	r3, #8
 8008ac2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ac6:	e853 3f00 	ldrex	r3, [r3]
 8008aca:	623b      	str	r3, [r7, #32]
   return(result);
 8008acc:	6a3b      	ldr	r3, [r7, #32]
 8008ace:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008ad2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	3308      	adds	r3, #8
 8008adc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008ae0:	633a      	str	r2, [r7, #48]	@ 0x30
 8008ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ae6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ae8:	e841 2300 	strex	r3, r2, [r1]
 8008aec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d1e3      	bne.n	8008abc <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	4a17      	ldr	r2, [pc, #92]	@ (8008b54 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8008af8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b00:	693b      	ldr	r3, [r7, #16]
 8008b02:	e853 3f00 	ldrex	r3, [r3]
 8008b06:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	f043 0320 	orr.w	r3, r3, #32
 8008b0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	461a      	mov	r2, r3
 8008b18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b1c:	61fb      	str	r3, [r7, #28]
 8008b1e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b20:	69b9      	ldr	r1, [r7, #24]
 8008b22:	69fa      	ldr	r2, [r7, #28]
 8008b24:	e841 2300 	strex	r3, r2, [r1]
 8008b28:	617b      	str	r3, [r7, #20]
   return(result);
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1e4      	bne.n	8008afa <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b30:	e007      	b.n	8008b42 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	699a      	ldr	r2, [r3, #24]
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f042 0208 	orr.w	r2, r2, #8
 8008b40:	619a      	str	r2, [r3, #24]
}
 8008b42:	bf00      	nop
 8008b44:	37b8      	adds	r7, #184	@ 0xb8
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}
 8008b4a:	bf00      	nop
 8008b4c:	effffffe 	.word	0xeffffffe
 8008b50:	58000c00 	.word	0x58000c00
 8008b54:	080082d1 	.word	0x080082d1

08008b58 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b083      	sub	sp, #12
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008b60:	bf00      	nop
 8008b62:	370c      	adds	r7, #12
 8008b64:	46bd      	mov	sp, r7
 8008b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6a:	4770      	bx	lr

08008b6c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b083      	sub	sp, #12
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008b74:	bf00      	nop
 8008b76:	370c      	adds	r7, #12
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7e:	4770      	bx	lr

08008b80 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008b80:	b480      	push	{r7}
 8008b82:	b083      	sub	sp, #12
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008b88:	bf00      	nop
 8008b8a:	370c      	adds	r7, #12
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b92:	4770      	bx	lr

08008b94 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b085      	sub	sp, #20
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008ba2:	2b01      	cmp	r3, #1
 8008ba4:	d101      	bne.n	8008baa <HAL_UARTEx_DisableFifoMode+0x16>
 8008ba6:	2302      	movs	r3, #2
 8008ba8:	e027      	b.n	8008bfa <HAL_UARTEx_DisableFifoMode+0x66>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2201      	movs	r2, #1
 8008bae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2224      	movs	r2, #36	@ 0x24
 8008bb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	681a      	ldr	r2, [r3, #0]
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f022 0201 	bic.w	r2, r2, #1
 8008bd0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008bd8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	68fa      	ldr	r2, [r7, #12]
 8008be6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2220      	movs	r2, #32
 8008bec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008bf8:	2300      	movs	r3, #0
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3714      	adds	r7, #20
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c04:	4770      	bx	lr

08008c06 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008c06:	b580      	push	{r7, lr}
 8008c08:	b084      	sub	sp, #16
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	6078      	str	r0, [r7, #4]
 8008c0e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008c16:	2b01      	cmp	r3, #1
 8008c18:	d101      	bne.n	8008c1e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008c1a:	2302      	movs	r3, #2
 8008c1c:	e02d      	b.n	8008c7a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2201      	movs	r2, #1
 8008c22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2224      	movs	r2, #36	@ 0x24
 8008c2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	681a      	ldr	r2, [r3, #0]
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f022 0201 	bic.w	r2, r2, #1
 8008c44:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	689b      	ldr	r3, [r3, #8]
 8008c4c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	683a      	ldr	r2, [r7, #0]
 8008c56:	430a      	orrs	r2, r1
 8008c58:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f000 f8a0 	bl	8008da0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	68fa      	ldr	r2, [r7, #12]
 8008c66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2220      	movs	r2, #32
 8008c6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2200      	movs	r2, #0
 8008c74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008c78:	2300      	movs	r3, #0
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	3710      	adds	r7, #16
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	bd80      	pop	{r7, pc}

08008c82 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008c82:	b580      	push	{r7, lr}
 8008c84:	b084      	sub	sp, #16
 8008c86:	af00      	add	r7, sp, #0
 8008c88:	6078      	str	r0, [r7, #4]
 8008c8a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008c92:	2b01      	cmp	r3, #1
 8008c94:	d101      	bne.n	8008c9a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008c96:	2302      	movs	r3, #2
 8008c98:	e02d      	b.n	8008cf6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2201      	movs	r2, #1
 8008c9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2224      	movs	r2, #36	@ 0x24
 8008ca6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	681a      	ldr	r2, [r3, #0]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f022 0201 	bic.w	r2, r2, #1
 8008cc0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	689b      	ldr	r3, [r3, #8]
 8008cc8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	683a      	ldr	r2, [r7, #0]
 8008cd2:	430a      	orrs	r2, r1
 8008cd4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008cd6:	6878      	ldr	r0, [r7, #4]
 8008cd8:	f000 f862 	bl	8008da0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	68fa      	ldr	r2, [r7, #12]
 8008ce2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2220      	movs	r2, #32
 8008ce8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008cf4:	2300      	movs	r3, #0
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	3710      	adds	r7, #16
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}

08008cfe <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008cfe:	b580      	push	{r7, lr}
 8008d00:	b08c      	sub	sp, #48	@ 0x30
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	60f8      	str	r0, [r7, #12]
 8008d06:	60b9      	str	r1, [r7, #8]
 8008d08:	4613      	mov	r3, r2
 8008d0a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d18:	2b20      	cmp	r3, #32
 8008d1a:	d13b      	bne.n	8008d94 <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d002      	beq.n	8008d28 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 8008d22:	88fb      	ldrh	r3, [r7, #6]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d101      	bne.n	8008d2c <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8008d28:	2301      	movs	r3, #1
 8008d2a:	e034      	b.n	8008d96 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2201      	movs	r2, #1
 8008d30:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	2200      	movs	r2, #0
 8008d36:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8008d38:	88fb      	ldrh	r3, [r7, #6]
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	68b9      	ldr	r1, [r7, #8]
 8008d3e:	68f8      	ldr	r0, [r7, #12]
 8008d40:	f7ff f824 	bl	8007d8c <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d48:	2b01      	cmp	r3, #1
 8008d4a:	d11d      	bne.n	8008d88 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	2210      	movs	r2, #16
 8008d52:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d5a:	69bb      	ldr	r3, [r7, #24]
 8008d5c:	e853 3f00 	ldrex	r3, [r3]
 8008d60:	617b      	str	r3, [r7, #20]
   return(result);
 8008d62:	697b      	ldr	r3, [r7, #20]
 8008d64:	f043 0310 	orr.w	r3, r3, #16
 8008d68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	461a      	mov	r2, r3
 8008d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d72:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d74:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d76:	6a39      	ldr	r1, [r7, #32]
 8008d78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d7a:	e841 2300 	strex	r3, r2, [r1]
 8008d7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d80:	69fb      	ldr	r3, [r7, #28]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d1e6      	bne.n	8008d54 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 8008d86:	e002      	b.n	8008d8e <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8008d88:	2301      	movs	r3, #1
 8008d8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8008d8e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008d92:	e000      	b.n	8008d96 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 8008d94:	2302      	movs	r3, #2
  }
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	3730      	adds	r7, #48	@ 0x30
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}
	...

08008da0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b085      	sub	sp, #20
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d108      	bne.n	8008dc2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2201      	movs	r2, #1
 8008db4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2201      	movs	r2, #1
 8008dbc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008dc0:	e031      	b.n	8008e26 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008dc2:	2310      	movs	r3, #16
 8008dc4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008dc6:	2310      	movs	r3, #16
 8008dc8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	689b      	ldr	r3, [r3, #8]
 8008dd0:	0e5b      	lsrs	r3, r3, #25
 8008dd2:	b2db      	uxtb	r3, r3
 8008dd4:	f003 0307 	and.w	r3, r3, #7
 8008dd8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	689b      	ldr	r3, [r3, #8]
 8008de0:	0f5b      	lsrs	r3, r3, #29
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	f003 0307 	and.w	r3, r3, #7
 8008de8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008dea:	7bbb      	ldrb	r3, [r7, #14]
 8008dec:	7b3a      	ldrb	r2, [r7, #12]
 8008dee:	4911      	ldr	r1, [pc, #68]	@ (8008e34 <UARTEx_SetNbDataToProcess+0x94>)
 8008df0:	5c8a      	ldrb	r2, [r1, r2]
 8008df2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008df6:	7b3a      	ldrb	r2, [r7, #12]
 8008df8:	490f      	ldr	r1, [pc, #60]	@ (8008e38 <UARTEx_SetNbDataToProcess+0x98>)
 8008dfa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008dfc:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e00:	b29a      	uxth	r2, r3
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e08:	7bfb      	ldrb	r3, [r7, #15]
 8008e0a:	7b7a      	ldrb	r2, [r7, #13]
 8008e0c:	4909      	ldr	r1, [pc, #36]	@ (8008e34 <UARTEx_SetNbDataToProcess+0x94>)
 8008e0e:	5c8a      	ldrb	r2, [r1, r2]
 8008e10:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008e14:	7b7a      	ldrb	r2, [r7, #13]
 8008e16:	4908      	ldr	r1, [pc, #32]	@ (8008e38 <UARTEx_SetNbDataToProcess+0x98>)
 8008e18:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e1a:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e1e:	b29a      	uxth	r2, r3
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008e26:	bf00      	nop
 8008e28:	3714      	adds	r7, #20
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr
 8008e32:	bf00      	nop
 8008e34:	08008f54 	.word	0x08008f54
 8008e38:	08008f5c 	.word	0x08008f5c

08008e3c <memset>:
 8008e3c:	4402      	add	r2, r0
 8008e3e:	4603      	mov	r3, r0
 8008e40:	4293      	cmp	r3, r2
 8008e42:	d100      	bne.n	8008e46 <memset+0xa>
 8008e44:	4770      	bx	lr
 8008e46:	f803 1b01 	strb.w	r1, [r3], #1
 8008e4a:	e7f9      	b.n	8008e40 <memset+0x4>

08008e4c <__libc_init_array>:
 8008e4c:	b570      	push	{r4, r5, r6, lr}
 8008e4e:	4d0d      	ldr	r5, [pc, #52]	@ (8008e84 <__libc_init_array+0x38>)
 8008e50:	4c0d      	ldr	r4, [pc, #52]	@ (8008e88 <__libc_init_array+0x3c>)
 8008e52:	1b64      	subs	r4, r4, r5
 8008e54:	10a4      	asrs	r4, r4, #2
 8008e56:	2600      	movs	r6, #0
 8008e58:	42a6      	cmp	r6, r4
 8008e5a:	d109      	bne.n	8008e70 <__libc_init_array+0x24>
 8008e5c:	4d0b      	ldr	r5, [pc, #44]	@ (8008e8c <__libc_init_array+0x40>)
 8008e5e:	4c0c      	ldr	r4, [pc, #48]	@ (8008e90 <__libc_init_array+0x44>)
 8008e60:	f000 f826 	bl	8008eb0 <_init>
 8008e64:	1b64      	subs	r4, r4, r5
 8008e66:	10a4      	asrs	r4, r4, #2
 8008e68:	2600      	movs	r6, #0
 8008e6a:	42a6      	cmp	r6, r4
 8008e6c:	d105      	bne.n	8008e7a <__libc_init_array+0x2e>
 8008e6e:	bd70      	pop	{r4, r5, r6, pc}
 8008e70:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e74:	4798      	blx	r3
 8008e76:	3601      	adds	r6, #1
 8008e78:	e7ee      	b.n	8008e58 <__libc_init_array+0xc>
 8008e7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e7e:	4798      	blx	r3
 8008e80:	3601      	adds	r6, #1
 8008e82:	e7f2      	b.n	8008e6a <__libc_init_array+0x1e>
 8008e84:	08008f6c 	.word	0x08008f6c
 8008e88:	08008f6c 	.word	0x08008f6c
 8008e8c:	08008f6c 	.word	0x08008f6c
 8008e90:	08008f70 	.word	0x08008f70

08008e94 <memcpy>:
 8008e94:	440a      	add	r2, r1
 8008e96:	4291      	cmp	r1, r2
 8008e98:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e9c:	d100      	bne.n	8008ea0 <memcpy+0xc>
 8008e9e:	4770      	bx	lr
 8008ea0:	b510      	push	{r4, lr}
 8008ea2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ea6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008eaa:	4291      	cmp	r1, r2
 8008eac:	d1f9      	bne.n	8008ea2 <memcpy+0xe>
 8008eae:	bd10      	pop	{r4, pc}

08008eb0 <_init>:
 8008eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eb2:	bf00      	nop
 8008eb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eb6:	bc08      	pop	{r3}
 8008eb8:	469e      	mov	lr, r3
 8008eba:	4770      	bx	lr

08008ebc <_fini>:
 8008ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ebe:	bf00      	nop
 8008ec0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ec2:	bc08      	pop	{r3}
 8008ec4:	469e      	mov	lr, r3
 8008ec6:	4770      	bx	lr
