// Seed: 239823977
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    id_27,
    id_28,
    input tri1 id_3,
    output wire id_4,
    output wire id_5,
    input uwire id_6,
    input wor id_7,
    input uwire id_8,
    output tri1 id_9,
    input tri1 id_10,
    output supply1 id_11,
    input wor id_12,
    input wor id_13,
    input wire id_14,
    input supply0 id_15,
    input tri id_16,
    input tri0 id_17,
    input supply1 id_18,
    output wor id_19,
    input wor id_20,
    input tri0 id_21,
    input tri1 id_22,
    input tri id_23,
    id_29,
    output wor id_24,
    input tri1 id_25
);
  tri0 id_30 = (id_25);
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_27,
      id_29,
      id_28
  );
  assign id_24 = 1;
endmodule
