// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/23/2023 15:29:02"

// 
// Device: Altera EP2C5T144C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module accelerometer (
	clk_50Mhz,
	reset,
	ask_for_position,
	accel_data,
	i2c_scl,
	i2c_sda);
input 	clk_50Mhz;
input 	reset;
input 	ask_for_position;
output 	[15:0] accel_data;
inout 	i2c_scl;
inout 	i2c_sda;

// Design Ports Information
// i2c_scl	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// i2c_sda	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[0]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[1]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[2]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[3]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[4]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[5]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[6]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[7]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[8]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[9]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[10]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[11]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[12]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[13]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[14]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// accel_data[15]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk_50Mhz	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ask_for_position	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("CubeSat_v_fast.sdo");
// synopsys translate_on

wire \Selector3~1_combout ;
wire \i2c_master_inst|Selector23~3_combout ;
wire \i2c_master_inst|Selector23~8_combout ;
wire \i2c_master_inst|Selector23~9_combout ;
wire \i2c_master_inst|Selector23~10_combout ;
wire \i2c_master_inst|Selector23~14_combout ;
wire \clk_50Mhz~combout ;
wire \clk_50Mhz~clkctrl_outclk ;
wire \i2c_scl~0 ;
wire \i2c_sda~0 ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \i2c_master_inst|Add0~5 ;
wire \i2c_master_inst|Add0~6_combout ;
wire \i2c_master_inst|count~3_combout ;
wire \i2c_master_inst|Add0~7 ;
wire \i2c_master_inst|Add0~9 ;
wire \i2c_master_inst|Add0~10_combout ;
wire \i2c_master_inst|count~1_combout ;
wire \i2c_master_inst|Add0~0_combout ;
wire \i2c_master_inst|count~5_combout ;
wire \i2c_master_inst|Equal0~0_combout ;
wire \i2c_master_inst|Equal0~1_combout ;
wire \i2c_master_inst|LessThan0~0_combout ;
wire \i2c_master_inst|process_0~0_combout ;
wire \i2c_master_inst|process_0~1_combout ;
wire \i2c_master_inst|process_0~2_combout ;
wire \i2c_master_inst|stretch~0_combout ;
wire \i2c_master_inst|stretch~regout ;
wire \i2c_master_inst|Add0~1 ;
wire \i2c_master_inst|Add0~2_combout ;
wire \i2c_master_inst|count~4_combout ;
wire \i2c_master_inst|Add0~3 ;
wire \i2c_master_inst|Add0~4_combout ;
wire \i2c_master_inst|count~6_combout ;
wire \i2c_master_inst|Equal0~2_combout ;
wire \i2c_master_inst|count~2_combout ;
wire \i2c_master_inst|Add0~8_combout ;
wire \i2c_master_inst|process_0~3_combout ;
wire \i2c_master_inst|count~0_combout ;
wire \i2c_master_inst|Add0~11 ;
wire \i2c_master_inst|Add0~12_combout ;
wire \i2c_master_inst|process_0~6_combout ;
wire \i2c_master_inst|LessThan0~1_combout ;
wire \i2c_master_inst|scl_clk~0_combout ;
wire \i2c_master_inst|scl_clk~regout ;
wire \i2c_master_inst|bit_cnt[0]~1_combout ;
wire \busy_count~1_combout ;
wire \fsm:busy_count[1]~regout ;
wire \Mux18~0_combout ;
wire \Selector4~0_combout ;
wire \fsm:busy_count[2]~regout ;
wire \ask_for_position~combout ;
wire \Selector3~0_combout ;
wire \Selector3~2_combout ;
wire \next_state.get_result_t~regout ;
wire \current_state.get_result_t~regout ;
wire \i2c_ena~6_combout ;
wire \i2c_rw~0_combout ;
wire \i2c_rw~regout ;
wire \i2c_master_inst|process_0~4_combout ;
wire \i2c_master_inst|process_0~5_combout ;
wire \i2c_master_inst|data_clk~0_combout ;
wire \i2c_master_inst|data_clk~regout ;
wire \i2c_master_inst|state~13_combout ;
wire \i2c_master_inst|Add1~0_combout ;
wire \i2c_master_inst|Equal1~0_combout ;
wire \i2c_master_inst|state~14_combout ;
wire \i2c_master_inst|data_clk_prev~regout ;
wire \i2c_master_inst|process_1~0_combout ;
wire \i2c_master_inst|state.slv_ack1~regout ;
wire \i2c_master_inst|Selector21~0_combout ;
wire \i2c_master_inst|Selector21~1_combout ;
wire \i2c_master_inst|state.rd~regout ;
wire \i2c_master_inst|data_rd[0]~2_combout ;
wire \i2c_master_inst|state.mstr_ack~regout ;
wire \i2c_master_inst|addr_rw[0]~2_combout ;
wire \i2c_master_inst|addr_rw[0]~3_combout ;
wire \i2c_master_inst|Selector20~0_combout ;
wire \i2c_master_inst|Selector20~1_combout ;
wire \i2c_master_inst|state.wr~regout ;
wire \i2c_master_inst|Selector0~1_combout ;
wire \i2c_master_inst|Selector0~0_combout ;
wire \i2c_master_inst|Selector0~2_combout ;
wire \i2c_master_inst|busy~regout ;
wire \fsm~0_combout ;
wire \busy_count~0_combout ;
wire \accel_data_s[7]~2_combout ;
wire \next_state.init~0_combout ;
wire \next_state.init~regout ;
wire \current_state.init~regout ;
wire \busy_prev~0_combout ;
wire \busy_prev~regout ;
wire \busy_count~2_combout ;
wire \fsm:busy_count[0]~regout ;
wire \Mux0~0_combout ;
wire \i2c_ena~5_combout ;
wire \i2c_ena~4_combout ;
wire \i2c_ena~regout ;
wire \i2c_master_inst|Selector17~0_combout ;
wire \i2c_master_inst|state.ready~regout ;
wire \i2c_master_inst|Selector18~0_combout ;
wire \i2c_master_inst|Selector18~1_combout ;
wire \i2c_master_inst|state.start~regout ;
wire \i2c_master_inst|Selector19~0_combout ;
wire \i2c_master_inst|state.command~regout ;
wire \i2c_master_inst|bit_cnt[2]~0_combout ;
wire \i2c_master_inst|Selector25~0_combout ;
wire \i2c_master_inst|state~15_combout ;
wire \i2c_master_inst|state.slv_ack2~regout ;
wire \i2c_master_inst|Selector22~0_combout ;
wire \i2c_master_inst|state.stop~regout ;
wire \i2c_master_inst|Decoder0~9_combout ;
wire \i2c_master_inst|scl_ena~0_combout ;
wire \i2c_master_inst|scl_ena~regout ;
wire \i2c_master_inst|scl~1_combout ;
wire \i2c_master_inst|Selector23~12_combout ;
wire \i2c_master_inst|Selector23~11_combout ;
wire \i2c_master_inst|Selector23~13_combout ;
wire \next_state.send_config_t~0_combout ;
wire \next_state.send_config_t~regout ;
wire \current_state.send_config_t~feeder_combout ;
wire \current_state.send_config_t~regout ;
wire \Selector23~0_combout ;
wire \i2c_data_wr[6]~0_combout ;
wire \i2c_data_wr[6]~1_combout ;
wire \Selector19~0_combout ;
wire \Selector18~0_combout ;
wire \i2c_master_inst|Mux2~2_combout ;
wire \i2c_master_inst|Selector23~18_combout ;
wire \Selector17~0_combout ;
wire \Selector21~0_combout ;
wire \i2c_master_inst|Selector23~19_combout ;
wire \Selector20~0_combout ;
wire \i2c_master_inst|Selector23~20_combout ;
wire \i2c_master_inst|Selector23~21_combout ;
wire \i2c_master_inst|Mux2~0_combout ;
wire \i2c_master_inst|Selector23~15_combout ;
wire \i2c_master_inst|Mux2~1_combout ;
wire \i2c_master_inst|Selector23~16_combout ;
wire \i2c_master_inst|Selector23~17_combout ;
wire \i2c_master_inst|Selector23~22_combout ;
wire \i2c_master_inst|Selector23~4_combout ;
wire \i2c_master_inst|Selector23~5_combout ;
wire \i2c_master_inst|Selector23~6_combout ;
wire \i2c_master_inst|Selector23~0_combout ;
wire \i2c_master_inst|Selector23~1_combout ;
wire \i2c_master_inst|Selector23~2_combout ;
wire \i2c_master_inst|Selector23~7_combout ;
wire \i2c_master_inst|Selector23~23_combout ;
wire \i2c_master_inst|sda_int~regout ;
wire \i2c_master_inst|Selector29~0_combout ;
wire \i2c_master_inst|Decoder0~0_combout ;
wire \i2c_master_inst|Decoder0~1_combout ;
wire \i2c_master_inst|data_rx[0]~0_combout ;
wire \i2c_master_inst|data_rd[0]~feeder_combout ;
wire \i2c_master_inst|data_rd[0]~3_combout ;
wire \accel_data_s[0]~0_combout ;
wire \accel_data_s[0]~1_combout ;
wire \Selector0~0_combout ;
wire \get_data_done~regout ;
wire \accel_data~0_combout ;
wire \i2c_master_inst|Decoder0~2_combout ;
wire \i2c_master_inst|data_rx[1]~1_combout ;
wire \i2c_master_inst|data_rd[1]~feeder_combout ;
wire \accel_data~1_combout ;
wire \i2c_master_inst|Decoder0~3_combout ;
wire \i2c_master_inst|data_rx[2]~2_combout ;
wire \i2c_master_inst|data_rd[2]~feeder_combout ;
wire \accel_data~2_combout ;
wire \i2c_master_inst|Decoder0~4_combout ;
wire \i2c_master_inst|data_rx[3]~3_combout ;
wire \i2c_master_inst|data_rd[3]~feeder_combout ;
wire \accel_data~3_combout ;
wire \i2c_master_inst|Decoder0~5_combout ;
wire \i2c_master_inst|data_rx[4]~4_combout ;
wire \i2c_master_inst|data_rd[4]~feeder_combout ;
wire \accel_data~4_combout ;
wire \i2c_master_inst|Decoder0~6_combout ;
wire \i2c_master_inst|data_rx[5]~5_combout ;
wire \i2c_master_inst|data_rd[5]~feeder_combout ;
wire \accel_data~5_combout ;
wire \i2c_master_inst|Decoder0~7_combout ;
wire \i2c_master_inst|data_rx[6]~6_combout ;
wire \accel_data~6_combout ;
wire \i2c_master_inst|Decoder0~8_combout ;
wire \i2c_master_inst|data_rx[7]~7_combout ;
wire \i2c_master_inst|data_rd[7]~feeder_combout ;
wire \accel_data~7_combout ;
wire \accel_data_s[8]~3_combout ;
wire \accel_data_s[8]~4_combout ;
wire \accel_data~8_combout ;
wire \accel_data~9_combout ;
wire \accel_data~10_combout ;
wire \accel_data~11_combout ;
wire \accel_data~12_combout ;
wire \accel_data~13_combout ;
wire \accel_data~14_combout ;
wire \accel_data~15_combout ;
wire [7:0] i2c_data_wr;
wire [15:0] accel_data_s;
wire [7:0] \i2c_master_inst|data_tx ;
wire [7:0] \i2c_master_inst|data_rx ;
wire [7:0] \i2c_master_inst|data_rd ;
wire [6:0] \i2c_master_inst|count ;
wire [2:0] \i2c_master_inst|bit_cnt ;
wire [7:0] \i2c_master_inst|addr_rw ;


// Location: LCCOMB_X21_Y11_N6
cycloneii_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\current_state.get_result_t~regout ) # (!\current_state.send_config_t~regout )

	.dataa(\current_state.get_result_t~regout ),
	.datab(vcc),
	.datac(\current_state.send_config_t~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hAFAF;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneii_lcell_comb \i2c_master_inst|Selector23~3 (
// Equation(s):
// \i2c_master_inst|Selector23~3_combout  = (\i2c_master_inst|bit_cnt [0] & (i2c_data_wr[2])) # (!\i2c_master_inst|bit_cnt [0] & ((i2c_data_wr[3])))

	.dataa(i2c_data_wr[2]),
	.datab(\i2c_master_inst|bit_cnt [0]),
	.datac(vcc),
	.datad(i2c_data_wr[3]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~3 .lut_mask = 16'hBB88;
defparam \i2c_master_inst|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneii_lcell_comb \i2c_master_inst|Selector23~8 (
// Equation(s):
// \i2c_master_inst|Selector23~8_combout  = (\i2c_master_inst|state.command~regout ) # ((\i2c_master_inst|bit_cnt [0] & \i2c_master_inst|state.start~regout ))

	.dataa(vcc),
	.datab(\i2c_master_inst|state.command~regout ),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|state.start~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~8 .lut_mask = 16'hFCCC;
defparam \i2c_master_inst|Selector23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneii_lcell_comb \i2c_master_inst|Selector23~9 (
// Equation(s):
// \i2c_master_inst|Selector23~9_combout  = (\i2c_master_inst|bit_cnt [2] & (\i2c_master_inst|addr_rw [0] & \i2c_master_inst|bit_cnt [1])) # (!\i2c_master_inst|bit_cnt [2] & ((!\i2c_master_inst|bit_cnt [1])))

	.dataa(\i2c_master_inst|addr_rw [0]),
	.datab(vcc),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~9 .lut_mask = 16'hA00F;
defparam \i2c_master_inst|Selector23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneii_lcell_comb \i2c_master_inst|Selector23~10 (
// Equation(s):
// \i2c_master_inst|Selector23~10_combout  = (\i2c_master_inst|state.mstr_ack~regout  & (((\i2c_master_inst|Selector23~9_combout  & \i2c_master_inst|Selector23~8_combout )) # (!\i2c_master_inst|state~13_combout ))) # (!\i2c_master_inst|state.mstr_ack~regout  
// & (\i2c_master_inst|Selector23~9_combout  & ((\i2c_master_inst|Selector23~8_combout ))))

	.dataa(\i2c_master_inst|state.mstr_ack~regout ),
	.datab(\i2c_master_inst|Selector23~9_combout ),
	.datac(\i2c_master_inst|state~13_combout ),
	.datad(\i2c_master_inst|Selector23~8_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~10_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~10 .lut_mask = 16'hCE0A;
defparam \i2c_master_inst|Selector23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneii_lcell_comb \i2c_master_inst|Selector23~14 (
// Equation(s):
// \i2c_master_inst|Selector23~14_combout  = (\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|bit_cnt [0] & \i2c_master_inst|state.command~regout ))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(vcc),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|state.command~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~14 .lut_mask = 16'hA000;
defparam \i2c_master_inst|Selector23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk_50Mhz~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk_50Mhz~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk_50Mhz));
// synopsys translate_off
defparam \clk_50Mhz~I .input_async_reset = "none";
defparam \clk_50Mhz~I .input_power_up = "low";
defparam \clk_50Mhz~I .input_register_mode = "none";
defparam \clk_50Mhz~I .input_sync_reset = "none";
defparam \clk_50Mhz~I .oe_async_reset = "none";
defparam \clk_50Mhz~I .oe_power_up = "low";
defparam \clk_50Mhz~I .oe_register_mode = "none";
defparam \clk_50Mhz~I .oe_sync_reset = "none";
defparam \clk_50Mhz~I .operation_mode = "input";
defparam \clk_50Mhz~I .output_async_reset = "none";
defparam \clk_50Mhz~I .output_power_up = "low";
defparam \clk_50Mhz~I .output_register_mode = "none";
defparam \clk_50Mhz~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk_50Mhz~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk_50Mhz~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_50Mhz~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_50Mhz~clkctrl .clock_type = "global clock";
defparam \clk_50Mhz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \i2c_scl~I (
	.datain(\i2c_master_inst|scl~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i2c_scl~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i2c_scl));
// synopsys translate_off
defparam \i2c_scl~I .input_async_reset = "none";
defparam \i2c_scl~I .input_power_up = "low";
defparam \i2c_scl~I .input_register_mode = "none";
defparam \i2c_scl~I .input_sync_reset = "none";
defparam \i2c_scl~I .oe_async_reset = "none";
defparam \i2c_scl~I .oe_power_up = "low";
defparam \i2c_scl~I .oe_register_mode = "none";
defparam \i2c_scl~I .oe_sync_reset = "none";
defparam \i2c_scl~I .open_drain_output = "true";
defparam \i2c_scl~I .operation_mode = "bidir";
defparam \i2c_scl~I .output_async_reset = "none";
defparam \i2c_scl~I .output_power_up = "low";
defparam \i2c_scl~I .output_register_mode = "none";
defparam \i2c_scl~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \i2c_sda~I (
	.datain(\i2c_master_inst|Selector29~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\i2c_sda~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(i2c_sda));
// synopsys translate_off
defparam \i2c_sda~I .input_async_reset = "none";
defparam \i2c_sda~I .input_power_up = "low";
defparam \i2c_sda~I .input_register_mode = "none";
defparam \i2c_sda~I .input_sync_reset = "none";
defparam \i2c_sda~I .oe_async_reset = "none";
defparam \i2c_sda~I .oe_power_up = "low";
defparam \i2c_sda~I .oe_register_mode = "none";
defparam \i2c_sda~I .oe_sync_reset = "none";
defparam \i2c_sda~I .open_drain_output = "true";
defparam \i2c_sda~I .operation_mode = "bidir";
defparam \i2c_sda~I .output_async_reset = "none";
defparam \i2c_sda~I .output_power_up = "low";
defparam \i2c_sda~I .output_register_mode = "none";
defparam \i2c_sda~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X17_Y12_N3
cycloneii_lcell_ff \i2c_master_inst|count[5] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|count~1_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [5]));

// Location: LCCOMB_X17_Y12_N14
cycloneii_lcell_comb \i2c_master_inst|Add0~4 (
// Equation(s):
// \i2c_master_inst|Add0~4_combout  = (\i2c_master_inst|count [2] & (\i2c_master_inst|Add0~3  $ (GND))) # (!\i2c_master_inst|count [2] & (!\i2c_master_inst|Add0~3  & VCC))
// \i2c_master_inst|Add0~5  = CARRY((\i2c_master_inst|count [2] & !\i2c_master_inst|Add0~3 ))

	.dataa(vcc),
	.datab(\i2c_master_inst|count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\i2c_master_inst|Add0~3 ),
	.combout(\i2c_master_inst|Add0~4_combout ),
	.cout(\i2c_master_inst|Add0~5 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \i2c_master_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneii_lcell_comb \i2c_master_inst|Add0~6 (
// Equation(s):
// \i2c_master_inst|Add0~6_combout  = (\i2c_master_inst|count [3] & (!\i2c_master_inst|Add0~5 )) # (!\i2c_master_inst|count [3] & ((\i2c_master_inst|Add0~5 ) # (GND)))
// \i2c_master_inst|Add0~7  = CARRY((!\i2c_master_inst|Add0~5 ) # (!\i2c_master_inst|count [3]))

	.dataa(vcc),
	.datab(\i2c_master_inst|count [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\i2c_master_inst|Add0~5 ),
	.combout(\i2c_master_inst|Add0~6_combout ),
	.cout(\i2c_master_inst|Add0~7 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \i2c_master_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneii_lcell_comb \i2c_master_inst|count~3 (
// Equation(s):
// \i2c_master_inst|count~3_combout  = (\i2c_master_inst|Add0~6_combout  & ((!\i2c_master_inst|Equal0~2_combout ) # (!\i2c_master_inst|Equal0~0_combout )))

	.dataa(\i2c_master_inst|Equal0~0_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|Equal0~2_combout ),
	.datad(\i2c_master_inst|Add0~6_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~3 .lut_mask = 16'h5F00;
defparam \i2c_master_inst|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y12_N27
cycloneii_lcell_ff \i2c_master_inst|count[3] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|count~3_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [3]));

// Location: LCCOMB_X17_Y12_N18
cycloneii_lcell_comb \i2c_master_inst|Add0~8 (
// Equation(s):
// \i2c_master_inst|Add0~8_combout  = (\i2c_master_inst|count [4] & (\i2c_master_inst|Add0~7  $ (GND))) # (!\i2c_master_inst|count [4] & (!\i2c_master_inst|Add0~7  & VCC))
// \i2c_master_inst|Add0~9  = CARRY((\i2c_master_inst|count [4] & !\i2c_master_inst|Add0~7 ))

	.dataa(vcc),
	.datab(\i2c_master_inst|count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\i2c_master_inst|Add0~7 ),
	.combout(\i2c_master_inst|Add0~8_combout ),
	.cout(\i2c_master_inst|Add0~9 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \i2c_master_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneii_lcell_comb \i2c_master_inst|Add0~10 (
// Equation(s):
// \i2c_master_inst|Add0~10_combout  = (\i2c_master_inst|count [5] & (!\i2c_master_inst|Add0~9 )) # (!\i2c_master_inst|count [5] & ((\i2c_master_inst|Add0~9 ) # (GND)))
// \i2c_master_inst|Add0~11  = CARRY((!\i2c_master_inst|Add0~9 ) # (!\i2c_master_inst|count [5]))

	.dataa(vcc),
	.datab(\i2c_master_inst|count [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\i2c_master_inst|Add0~9 ),
	.combout(\i2c_master_inst|Add0~10_combout ),
	.cout(\i2c_master_inst|Add0~11 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \i2c_master_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneii_lcell_comb \i2c_master_inst|count~1 (
// Equation(s):
// \i2c_master_inst|count~1_combout  = (\i2c_master_inst|Add0~10_combout  & ((!\i2c_master_inst|Equal0~2_combout ) # (!\i2c_master_inst|Equal0~0_combout )))

	.dataa(\i2c_master_inst|Equal0~0_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|Add0~10_combout ),
	.datad(\i2c_master_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~1 .lut_mask = 16'h50F0;
defparam \i2c_master_inst|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneii_lcell_comb \i2c_master_inst|Add0~0 (
// Equation(s):
// \i2c_master_inst|Add0~0_combout  = (\i2c_master_inst|count [0] & (\i2c_master_inst|stretch~regout  $ (GND))) # (!\i2c_master_inst|count [0] & (!\i2c_master_inst|stretch~regout  & VCC))
// \i2c_master_inst|Add0~1  = CARRY((\i2c_master_inst|count [0] & !\i2c_master_inst|stretch~regout ))

	.dataa(\i2c_master_inst|count [0]),
	.datab(\i2c_master_inst|stretch~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|Add0~0_combout ),
	.cout(\i2c_master_inst|Add0~1 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~0 .lut_mask = 16'h9922;
defparam \i2c_master_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneii_lcell_comb \i2c_master_inst|count~5 (
// Equation(s):
// \i2c_master_inst|count~5_combout  = (\i2c_master_inst|Add0~0_combout  & ((!\i2c_master_inst|Equal0~2_combout ) # (!\i2c_master_inst|Equal0~0_combout )))

	.dataa(\i2c_master_inst|Equal0~0_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|Equal0~2_combout ),
	.datad(\i2c_master_inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~5 .lut_mask = 16'h5F00;
defparam \i2c_master_inst|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y12_N25
cycloneii_lcell_ff \i2c_master_inst|count[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|count~5_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [0]));

// Location: LCCOMB_X17_Y12_N2
cycloneii_lcell_comb \i2c_master_inst|Equal0~0 (
// Equation(s):
// \i2c_master_inst|Equal0~0_combout  = (\i2c_master_inst|count [6] & (\i2c_master_inst|count [4] & (\i2c_master_inst|count [5] & \i2c_master_inst|count [3])))

	.dataa(\i2c_master_inst|count [6]),
	.datab(\i2c_master_inst|count [4]),
	.datac(\i2c_master_inst|count [5]),
	.datad(\i2c_master_inst|count [3]),
	.cin(gnd),
	.combout(\i2c_master_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Equal0~0 .lut_mask = 16'h8000;
defparam \i2c_master_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneii_lcell_comb \i2c_master_inst|Equal0~1 (
// Equation(s):
// \i2c_master_inst|Equal0~1_combout  = (\i2c_master_inst|count [1] & (\i2c_master_inst|count [0] & (!\i2c_master_inst|count [2] & \i2c_master_inst|Equal0~0_combout )))

	.dataa(\i2c_master_inst|count [1]),
	.datab(\i2c_master_inst|count [0]),
	.datac(\i2c_master_inst|count [2]),
	.datad(\i2c_master_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Equal0~1 .lut_mask = 16'h0800;
defparam \i2c_master_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneii_lcell_comb \i2c_master_inst|LessThan0~0 (
// Equation(s):
// \i2c_master_inst|LessThan0~0_combout  = (\i2c_master_inst|Add0~2_combout  & (\i2c_master_inst|Add0~4_combout  & (\i2c_master_inst|Add0~6_combout  & \i2c_master_inst|Add0~8_combout )))

	.dataa(\i2c_master_inst|Add0~2_combout ),
	.datab(\i2c_master_inst|Add0~4_combout ),
	.datac(\i2c_master_inst|Add0~6_combout ),
	.datad(\i2c_master_inst|Add0~8_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|LessThan0~0 .lut_mask = 16'h8000;
defparam \i2c_master_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneii_lcell_comb \i2c_master_inst|process_0~0 (
// Equation(s):
// \i2c_master_inst|process_0~0_combout  = (((\i2c_master_inst|Equal0~1_combout ) # (!\i2c_master_inst|LessThan0~0_combout )) # (!\i2c_master_inst|Add0~0_combout )) # (!\i2c_master_inst|Add0~10_combout )

	.dataa(\i2c_master_inst|Add0~10_combout ),
	.datab(\i2c_master_inst|Add0~0_combout ),
	.datac(\i2c_master_inst|Equal0~1_combout ),
	.datad(\i2c_master_inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~0 .lut_mask = 16'hF7FF;
defparam \i2c_master_inst|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneii_lcell_comb \i2c_master_inst|process_0~1 (
// Equation(s):
// \i2c_master_inst|process_0~1_combout  = (\i2c_master_inst|Add0~4_combout  & (\i2c_master_inst|Add0~8_combout  & (!\i2c_master_inst|Equal0~1_combout  & \i2c_master_inst|Add0~6_combout )))

	.dataa(\i2c_master_inst|Add0~4_combout ),
	.datab(\i2c_master_inst|Add0~8_combout ),
	.datac(\i2c_master_inst|Equal0~1_combout ),
	.datad(\i2c_master_inst|Add0~6_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~1 .lut_mask = 16'h0800;
defparam \i2c_master_inst|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneii_lcell_comb \i2c_master_inst|process_0~2 (
// Equation(s):
// \i2c_master_inst|process_0~2_combout  = (\i2c_master_inst|count~0_combout  & ((\i2c_master_inst|count~1_combout ) # ((\i2c_master_inst|process_0~1_combout )))) # (!\i2c_master_inst|count~0_combout  & (((\i2c_master_inst|process_0~0_combout ))))

	.dataa(\i2c_master_inst|count~0_combout ),
	.datab(\i2c_master_inst|count~1_combout ),
	.datac(\i2c_master_inst|process_0~0_combout ),
	.datad(\i2c_master_inst|process_0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~2 .lut_mask = 16'hFAD8;
defparam \i2c_master_inst|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneii_lcell_comb \i2c_master_inst|stretch~0 (
// Equation(s):
// \i2c_master_inst|stretch~0_combout  = (\i2c_master_inst|scl_clk~0_combout  & ((\i2c_master_inst|process_0~2_combout  & ((\i2c_master_inst|stretch~regout ))) # (!\i2c_master_inst|process_0~2_combout  & (!\i2c_scl~0 )))) # 
// (!\i2c_master_inst|scl_clk~0_combout  & (((\i2c_master_inst|stretch~regout ))))

	.dataa(\i2c_scl~0 ),
	.datab(\i2c_master_inst|scl_clk~0_combout ),
	.datac(\i2c_master_inst|stretch~regout ),
	.datad(\i2c_master_inst|process_0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|stretch~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|stretch~0 .lut_mask = 16'hF074;
defparam \i2c_master_inst|stretch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y12_N31
cycloneii_lcell_ff \i2c_master_inst|stretch (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|stretch~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|stretch~regout ));

// Location: LCCOMB_X17_Y12_N12
cycloneii_lcell_comb \i2c_master_inst|Add0~2 (
// Equation(s):
// \i2c_master_inst|Add0~2_combout  = (\i2c_master_inst|count [1] & (!\i2c_master_inst|Add0~1 )) # (!\i2c_master_inst|count [1] & ((\i2c_master_inst|Add0~1 ) # (GND)))
// \i2c_master_inst|Add0~3  = CARRY((!\i2c_master_inst|Add0~1 ) # (!\i2c_master_inst|count [1]))

	.dataa(vcc),
	.datab(\i2c_master_inst|count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\i2c_master_inst|Add0~1 ),
	.combout(\i2c_master_inst|Add0~2_combout ),
	.cout(\i2c_master_inst|Add0~3 ));
// synopsys translate_off
defparam \i2c_master_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \i2c_master_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneii_lcell_comb \i2c_master_inst|count~4 (
// Equation(s):
// \i2c_master_inst|count~4_combout  = (\i2c_master_inst|Add0~2_combout  & ((!\i2c_master_inst|Equal0~2_combout ) # (!\i2c_master_inst|Equal0~0_combout )))

	.dataa(\i2c_master_inst|Equal0~0_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|Equal0~2_combout ),
	.datad(\i2c_master_inst|Add0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~4 .lut_mask = 16'h5F00;
defparam \i2c_master_inst|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y12_N1
cycloneii_lcell_ff \i2c_master_inst|count[1] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|count~4_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [1]));

// Location: LCCOMB_X17_Y12_N30
cycloneii_lcell_comb \i2c_master_inst|count~6 (
// Equation(s):
// \i2c_master_inst|count~6_combout  = (\i2c_master_inst|Add0~4_combout  & ((!\i2c_master_inst|Equal0~2_combout ) # (!\i2c_master_inst|Equal0~0_combout )))

	.dataa(\i2c_master_inst|Equal0~0_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|Equal0~2_combout ),
	.datad(\i2c_master_inst|Add0~4_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~6 .lut_mask = 16'h5F00;
defparam \i2c_master_inst|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y12_N31
cycloneii_lcell_ff \i2c_master_inst|count[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|count~6_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [2]));

// Location: LCCOMB_X18_Y12_N10
cycloneii_lcell_comb \i2c_master_inst|Equal0~2 (
// Equation(s):
// \i2c_master_inst|Equal0~2_combout  = (\i2c_master_inst|count [1] & (!\i2c_master_inst|count [2] & \i2c_master_inst|count [0]))

	.dataa(\i2c_master_inst|count [1]),
	.datab(vcc),
	.datac(\i2c_master_inst|count [2]),
	.datad(\i2c_master_inst|count [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Equal0~2 .lut_mask = 16'h0A00;
defparam \i2c_master_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneii_lcell_comb \i2c_master_inst|count~2 (
// Equation(s):
// \i2c_master_inst|count~2_combout  = (\i2c_master_inst|Add0~8_combout  & ((!\i2c_master_inst|Equal0~2_combout ) # (!\i2c_master_inst|Equal0~0_combout )))

	.dataa(\i2c_master_inst|Equal0~0_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|Equal0~2_combout ),
	.datad(\i2c_master_inst|Add0~8_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~2 .lut_mask = 16'h5F00;
defparam \i2c_master_inst|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y12_N5
cycloneii_lcell_ff \i2c_master_inst|count[4] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|count~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [4]));

// Location: LCCOMB_X18_Y12_N26
cycloneii_lcell_comb \i2c_master_inst|process_0~3 (
// Equation(s):
// \i2c_master_inst|process_0~3_combout  = (\i2c_master_inst|Add0~8_combout  & (\i2c_master_inst|Add0~6_combout  & ((!\i2c_master_inst|Equal0~2_combout ) # (!\i2c_master_inst|Equal0~0_combout ))))

	.dataa(\i2c_master_inst|Equal0~0_combout ),
	.datab(\i2c_master_inst|Add0~8_combout ),
	.datac(\i2c_master_inst|Equal0~2_combout ),
	.datad(\i2c_master_inst|Add0~6_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~3 .lut_mask = 16'h4C00;
defparam \i2c_master_inst|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneii_lcell_comb \i2c_master_inst|count~0 (
// Equation(s):
// \i2c_master_inst|count~0_combout  = (\i2c_master_inst|Add0~12_combout  & ((!\i2c_master_inst|Equal0~0_combout ) # (!\i2c_master_inst|Equal0~2_combout )))

	.dataa(vcc),
	.datab(\i2c_master_inst|Equal0~2_combout ),
	.datac(\i2c_master_inst|Equal0~0_combout ),
	.datad(\i2c_master_inst|Add0~12_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|count~0 .lut_mask = 16'h3F00;
defparam \i2c_master_inst|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y12_N9
cycloneii_lcell_ff \i2c_master_inst|count[6] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|count~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|count [6]));

// Location: LCCOMB_X17_Y12_N22
cycloneii_lcell_comb \i2c_master_inst|Add0~12 (
// Equation(s):
// \i2c_master_inst|Add0~12_combout  = \i2c_master_inst|Add0~11  $ (!\i2c_master_inst|count [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|count [6]),
	.cin(\i2c_master_inst|Add0~11 ),
	.combout(\i2c_master_inst|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Add0~12 .lut_mask = 16'hF00F;
defparam \i2c_master_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneii_lcell_comb \i2c_master_inst|process_0~6 (
// Equation(s):
// \i2c_master_inst|process_0~6_combout  = ((\i2c_master_inst|Add0~12_combout ) # ((\i2c_master_inst|Equal0~0_combout  & \i2c_master_inst|Equal0~2_combout ))) # (!\i2c_master_inst|Add0~10_combout )

	.dataa(\i2c_master_inst|Equal0~0_combout ),
	.datab(\i2c_master_inst|Equal0~2_combout ),
	.datac(\i2c_master_inst|Add0~10_combout ),
	.datad(\i2c_master_inst|Add0~12_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~6 .lut_mask = 16'hFF8F;
defparam \i2c_master_inst|process_0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneii_lcell_comb \i2c_master_inst|LessThan0~1 (
// Equation(s):
// \i2c_master_inst|LessThan0~1_combout  = (\i2c_master_inst|Equal0~1_combout ) # ((!\i2c_master_inst|Add0~12_combout  & (!\i2c_master_inst|Add0~10_combout  & !\i2c_master_inst|LessThan0~0_combout )))

	.dataa(\i2c_master_inst|Equal0~1_combout ),
	.datab(\i2c_master_inst|Add0~12_combout ),
	.datac(\i2c_master_inst|Add0~10_combout ),
	.datad(\i2c_master_inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|LessThan0~1 .lut_mask = 16'hAAAB;
defparam \i2c_master_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneii_lcell_comb \i2c_master_inst|scl_clk~0 (
// Equation(s):
// \i2c_master_inst|scl_clk~0_combout  = (!\i2c_master_inst|LessThan0~1_combout  & ((\i2c_master_inst|process_0~6_combout ) # ((\i2c_master_inst|process_0~4_combout  & \i2c_master_inst|process_0~3_combout ))))

	.dataa(\i2c_master_inst|process_0~4_combout ),
	.datab(\i2c_master_inst|process_0~3_combout ),
	.datac(\i2c_master_inst|process_0~6_combout ),
	.datad(\i2c_master_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|scl_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|scl_clk~0 .lut_mask = 16'h00F8;
defparam \i2c_master_inst|scl_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y12_N23
cycloneii_lcell_ff \i2c_master_inst|scl_clk (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|scl_clk~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|scl_clk~regout ));

// Location: LCCOMB_X21_Y12_N20
cycloneii_lcell_comb \i2c_master_inst|bit_cnt[0]~1 (
// Equation(s):
// \i2c_master_inst|bit_cnt[0]~1_combout  = !\i2c_master_inst|bit_cnt [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|bit_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|bit_cnt[0]~1 .lut_mask = 16'h0F0F;
defparam \i2c_master_inst|bit_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N2
cycloneii_lcell_comb \busy_count~1 (
// Equation(s):
// \busy_count~1_combout  = \fsm:busy_count[1]~regout  $ (((!\i2c_master_inst|busy~regout  & (\fsm:busy_count[0]~regout  & !\busy_prev~regout ))))

	.dataa(\i2c_master_inst|busy~regout ),
	.datab(\fsm:busy_count[1]~regout ),
	.datac(\fsm:busy_count[0]~regout ),
	.datad(\busy_prev~regout ),
	.cin(gnd),
	.combout(\busy_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \busy_count~1 .lut_mask = 16'hCC9C;
defparam \busy_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N15
cycloneii_lcell_ff \fsm:busy_count[1] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\busy_count~1_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[1]~regout ));

// Location: LCCOMB_X20_Y11_N6
cycloneii_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\fsm:busy_count[0]~regout  & (!\i2c_master_inst|busy~regout  & (\fsm:busy_count[1]~regout  & !\busy_prev~regout ))) # (!\fsm:busy_count[0]~regout  & (!\fsm:busy_count[1]~regout  & ((\i2c_master_inst|busy~regout ) # (\busy_prev~regout 
// ))))

	.dataa(\i2c_master_inst|busy~regout ),
	.datab(\fsm:busy_count[0]~regout ),
	.datac(\fsm:busy_count[1]~regout ),
	.datad(\busy_prev~regout ),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'h0342;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N8
cycloneii_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\busy_count~0_combout  & ((!\Mux18~0_combout ) # (!\i2c_master_inst|busy~regout )))

	.dataa(\i2c_master_inst|busy~regout ),
	.datab(vcc),
	.datac(\busy_count~0_combout ),
	.datad(\Mux18~0_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h50F0;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N9
cycloneii_lcell_ff \fsm:busy_count[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector4~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[2]~regout ));

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ask_for_position~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ask_for_position~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ask_for_position));
// synopsys translate_off
defparam \ask_for_position~I .input_async_reset = "none";
defparam \ask_for_position~I .input_power_up = "low";
defparam \ask_for_position~I .input_register_mode = "none";
defparam \ask_for_position~I .input_sync_reset = "none";
defparam \ask_for_position~I .oe_async_reset = "none";
defparam \ask_for_position~I .oe_power_up = "low";
defparam \ask_for_position~I .oe_register_mode = "none";
defparam \ask_for_position~I .oe_sync_reset = "none";
defparam \ask_for_position~I .operation_mode = "input";
defparam \ask_for_position~I .output_async_reset = "none";
defparam \ask_for_position~I .output_power_up = "low";
defparam \ask_for_position~I .output_register_mode = "none";
defparam \ask_for_position~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneii_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\current_state.init~regout  & ((!\accel_data_s[7]~2_combout ))) # (!\current_state.init~regout  & (!\ask_for_position~combout ))

	.dataa(vcc),
	.datab(\ask_for_position~combout ),
	.datac(\current_state.init~regout ),
	.datad(\accel_data_s[7]~2_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h03F3;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneii_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\Selector3~0_combout  & (((\next_state.get_result_t~regout )))) # (!\Selector3~0_combout  & (!\Selector3~1_combout  & (\accel_data_s[7]~2_combout )))

	.dataa(\Selector3~1_combout ),
	.datab(\accel_data_s[7]~2_combout ),
	.datac(\next_state.get_result_t~regout ),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hF044;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N15
cycloneii_lcell_ff \next_state.get_result_t (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector3~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\next_state.get_result_t~regout ));

// Location: LCFF_X20_Y11_N17
cycloneii_lcell_ff \current_state.get_result_t (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\next_state.get_result_t~regout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\current_state.get_result_t~regout ));

// Location: LCCOMB_X20_Y11_N10
cycloneii_lcell_comb \i2c_ena~6 (
// Equation(s):
// \i2c_ena~6_combout  = (!\reset~combout  & (!\busy_count~0_combout  & \current_state.init~regout ))

	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(\busy_count~0_combout ),
	.datad(\current_state.init~regout ),
	.cin(gnd),
	.combout(\i2c_ena~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ena~6 .lut_mask = 16'h0500;
defparam \i2c_ena~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N18
cycloneii_lcell_comb \i2c_rw~0 (
// Equation(s):
// \i2c_rw~0_combout  = (\i2c_ena~6_combout  & (\busy_count~2_combout  & (\current_state.get_result_t~regout ))) # (!\i2c_ena~6_combout  & (((\i2c_rw~regout ))))

	.dataa(\busy_count~2_combout ),
	.datab(\current_state.get_result_t~regout ),
	.datac(\i2c_rw~regout ),
	.datad(\i2c_ena~6_combout ),
	.cin(gnd),
	.combout(\i2c_rw~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_rw~0 .lut_mask = 16'h88F0;
defparam \i2c_rw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N19
cycloneii_lcell_ff i2c_rw(
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_rw~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_rw~regout ));

// Location: LCCOMB_X18_Y12_N16
cycloneii_lcell_comb \i2c_master_inst|process_0~4 (
// Equation(s):
// \i2c_master_inst|process_0~4_combout  = (!\i2c_master_inst|Equal0~1_combout  & (\i2c_master_inst|Add0~4_combout  & ((\i2c_master_inst|Add0~2_combout ) # (\i2c_master_inst|Add0~0_combout ))))

	.dataa(\i2c_master_inst|Add0~2_combout ),
	.datab(\i2c_master_inst|Add0~0_combout ),
	.datac(\i2c_master_inst|Equal0~1_combout ),
	.datad(\i2c_master_inst|Add0~4_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~4 .lut_mask = 16'h0E00;
defparam \i2c_master_inst|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneii_lcell_comb \i2c_master_inst|process_0~5 (
// Equation(s):
// \i2c_master_inst|process_0~5_combout  = (\i2c_master_inst|count~0_combout ) # (((\i2c_master_inst|process_0~4_combout  & \i2c_master_inst|process_0~3_combout )) # (!\i2c_master_inst|count~1_combout ))

	.dataa(\i2c_master_inst|count~0_combout ),
	.datab(\i2c_master_inst|count~1_combout ),
	.datac(\i2c_master_inst|process_0~4_combout ),
	.datad(\i2c_master_inst|process_0~3_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_0~5 .lut_mask = 16'hFBBB;
defparam \i2c_master_inst|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneii_lcell_comb \i2c_master_inst|data_clk~0 (
// Equation(s):
// \i2c_master_inst|data_clk~0_combout  = (!\i2c_master_inst|LessThan0~1_combout  & ((!\i2c_master_inst|process_0~2_combout ) # (!\i2c_master_inst|process_0~5_combout )))

	.dataa(\i2c_master_inst|LessThan0~1_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|process_0~5_combout ),
	.datad(\i2c_master_inst|process_0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_clk~0 .lut_mask = 16'h0555;
defparam \i2c_master_inst|data_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y12_N25
cycloneii_lcell_ff \i2c_master_inst|data_clk (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_clk~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_clk~regout ));

// Location: LCCOMB_X19_Y12_N28
cycloneii_lcell_comb \i2c_master_inst|state~13 (
// Equation(s):
// \i2c_master_inst|state~13_combout  = (\i2c_master_inst|addr_rw [0] $ (\i2c_rw~regout )) # (!\i2c_ena~regout )

	.dataa(\i2c_master_inst|addr_rw [0]),
	.datab(vcc),
	.datac(\i2c_rw~regout ),
	.datad(\i2c_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|state~13 .lut_mask = 16'h5AFF;
defparam \i2c_master_inst|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneii_lcell_comb \i2c_master_inst|Add1~0 (
// Equation(s):
// \i2c_master_inst|Add1~0_combout  = \i2c_master_inst|bit_cnt [2] $ (((\i2c_master_inst|bit_cnt [0] & \i2c_master_inst|bit_cnt [1])))

	.dataa(vcc),
	.datab(\i2c_master_inst|bit_cnt [2]),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Add1~0 .lut_mask = 16'h3CCC;
defparam \i2c_master_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N1
cycloneii_lcell_ff \i2c_master_inst|bit_cnt[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|Add1~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|bit_cnt [2]));

// Location: LCCOMB_X21_Y12_N0
cycloneii_lcell_comb \i2c_master_inst|Equal1~0 (
// Equation(s):
// \i2c_master_inst|Equal1~0_combout  = (\i2c_master_inst|bit_cnt [0] & (\i2c_master_inst|bit_cnt [2] & \i2c_master_inst|bit_cnt [1]))

	.dataa(\i2c_master_inst|bit_cnt [0]),
	.datab(vcc),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Equal1~0 .lut_mask = 16'hA000;
defparam \i2c_master_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneii_lcell_comb \i2c_master_inst|state~14 (
// Equation(s):
// \i2c_master_inst|state~14_combout  = (\i2c_master_inst|bit_cnt [2] & (\i2c_master_inst|state.command~regout  & (\i2c_master_inst|bit_cnt [0] & \i2c_master_inst|bit_cnt [1])))

	.dataa(\i2c_master_inst|bit_cnt [2]),
	.datab(\i2c_master_inst|state.command~regout ),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_inst|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|state~14 .lut_mask = 16'h8000;
defparam \i2c_master_inst|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N17
cycloneii_lcell_ff \i2c_master_inst|data_clk_prev (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_clk~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_clk_prev~regout ));

// Location: LCCOMB_X20_Y12_N26
cycloneii_lcell_comb \i2c_master_inst|process_1~0 (
// Equation(s):
// \i2c_master_inst|process_1~0_combout  = (!\i2c_master_inst|data_clk_prev~regout  & \i2c_master_inst|data_clk~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_master_inst|data_clk_prev~regout ),
	.datad(\i2c_master_inst|data_clk~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|process_1~0 .lut_mask = 16'h0F00;
defparam \i2c_master_inst|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N17
cycloneii_lcell_ff \i2c_master_inst|state.slv_ack1 (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|state~14_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.slv_ack1~regout ));

// Location: LCCOMB_X19_Y12_N22
cycloneii_lcell_comb \i2c_master_inst|Selector21~0 (
// Equation(s):
// \i2c_master_inst|Selector21~0_combout  = (\i2c_master_inst|state.rd~regout  & (((\i2c_master_inst|addr_rw [0] & \i2c_master_inst|state.slv_ack1~regout )) # (!\i2c_master_inst|Equal1~0_combout ))) # (!\i2c_master_inst|state.rd~regout  & 
// (((\i2c_master_inst|addr_rw [0] & \i2c_master_inst|state.slv_ack1~regout ))))

	.dataa(\i2c_master_inst|state.rd~regout ),
	.datab(\i2c_master_inst|Equal1~0_combout ),
	.datac(\i2c_master_inst|addr_rw [0]),
	.datad(\i2c_master_inst|state.slv_ack1~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector21~0 .lut_mask = 16'hF222;
defparam \i2c_master_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneii_lcell_comb \i2c_master_inst|Selector21~1 (
// Equation(s):
// \i2c_master_inst|Selector21~1_combout  = (\i2c_master_inst|Selector21~0_combout ) # ((!\i2c_master_inst|state~13_combout  & \i2c_master_inst|state.mstr_ack~regout ))

	.dataa(vcc),
	.datab(\i2c_master_inst|state~13_combout ),
	.datac(\i2c_master_inst|state.mstr_ack~regout ),
	.datad(\i2c_master_inst|Selector21~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector21~1 .lut_mask = 16'hFF30;
defparam \i2c_master_inst|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N11
cycloneii_lcell_ff \i2c_master_inst|state.rd (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector21~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.rd~regout ));

// Location: LCCOMB_X22_Y12_N20
cycloneii_lcell_comb \i2c_master_inst|data_rd[0]~2 (
// Equation(s):
// \i2c_master_inst|data_rd[0]~2_combout  = (\i2c_master_inst|bit_cnt [0] & (\i2c_master_inst|state.rd~regout  & (\i2c_master_inst|bit_cnt [2] & \i2c_master_inst|bit_cnt [1])))

	.dataa(\i2c_master_inst|bit_cnt [0]),
	.datab(\i2c_master_inst|state.rd~regout ),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rd[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rd[0]~2 .lut_mask = 16'h8000;
defparam \i2c_master_inst|data_rd[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N25
cycloneii_lcell_ff \i2c_master_inst|state.mstr_ack (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd[0]~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.mstr_ack~regout ));

// Location: LCCOMB_X19_Y12_N14
cycloneii_lcell_comb \i2c_master_inst|addr_rw[0]~2 (
// Equation(s):
// \i2c_master_inst|addr_rw[0]~2_combout  = (\i2c_ena~regout  & (((\i2c_master_inst|state.slv_ack2~regout ) # (\i2c_master_inst|state.mstr_ack~regout )) # (!\i2c_master_inst|state.ready~regout )))

	.dataa(\i2c_master_inst|state.ready~regout ),
	.datab(\i2c_master_inst|state.slv_ack2~regout ),
	.datac(\i2c_master_inst|state.mstr_ack~regout ),
	.datad(\i2c_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|addr_rw[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|addr_rw[0]~2 .lut_mask = 16'hFD00;
defparam \i2c_master_inst|addr_rw[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N30
cycloneii_lcell_comb \i2c_master_inst|addr_rw[0]~3 (
// Equation(s):
// \i2c_master_inst|addr_rw[0]~3_combout  = (!\i2c_master_inst|data_clk_prev~regout  & (\i2c_master_inst|data_clk~regout  & (!\reset~combout  & \i2c_master_inst|addr_rw[0]~2_combout )))

	.dataa(\i2c_master_inst|data_clk_prev~regout ),
	.datab(\i2c_master_inst|data_clk~regout ),
	.datac(\reset~combout ),
	.datad(\i2c_master_inst|addr_rw[0]~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|addr_rw[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|addr_rw[0]~3 .lut_mask = 16'h0400;
defparam \i2c_master_inst|addr_rw[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N21
cycloneii_lcell_ff \i2c_master_inst|addr_rw[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_rw~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|addr_rw [0]));

// Location: LCCOMB_X19_Y12_N18
cycloneii_lcell_comb \i2c_master_inst|Selector20~0 (
// Equation(s):
// \i2c_master_inst|Selector20~0_combout  = (\i2c_master_inst|state.slv_ack1~regout  & (((\i2c_master_inst|state.slv_ack2~regout  & !\i2c_master_inst|state~13_combout )) # (!\i2c_master_inst|addr_rw [0]))) # (!\i2c_master_inst|state.slv_ack1~regout  & 
// (\i2c_master_inst|state.slv_ack2~regout  & ((!\i2c_master_inst|state~13_combout ))))

	.dataa(\i2c_master_inst|state.slv_ack1~regout ),
	.datab(\i2c_master_inst|state.slv_ack2~regout ),
	.datac(\i2c_master_inst|addr_rw [0]),
	.datad(\i2c_master_inst|state~13_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector20~0 .lut_mask = 16'h0ACE;
defparam \i2c_master_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneii_lcell_comb \i2c_master_inst|Selector20~1 (
// Equation(s):
// \i2c_master_inst|Selector20~1_combout  = (\i2c_master_inst|Selector20~0_combout ) # ((!\i2c_master_inst|Equal1~0_combout  & \i2c_master_inst|state.wr~regout ))

	.dataa(\i2c_master_inst|Equal1~0_combout ),
	.datab(vcc),
	.datac(\i2c_master_inst|state.wr~regout ),
	.datad(\i2c_master_inst|Selector20~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector20~1 .lut_mask = 16'hFF50;
defparam \i2c_master_inst|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N29
cycloneii_lcell_ff \i2c_master_inst|state.wr (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector20~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.wr~regout ));

// Location: LCCOMB_X19_Y12_N30
cycloneii_lcell_comb \i2c_master_inst|Selector0~1 (
// Equation(s):
// \i2c_master_inst|Selector0~1_combout  = (\i2c_master_inst|state.rd~regout ) # ((\i2c_master_inst|state.wr~regout ) # ((!\i2c_master_inst|state.ready~regout  & \i2c_ena~regout )))

	.dataa(\i2c_master_inst|state.rd~regout ),
	.datab(\i2c_master_inst|state.ready~regout ),
	.datac(\i2c_master_inst|state.wr~regout ),
	.datad(\i2c_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector0~1 .lut_mask = 16'hFBFA;
defparam \i2c_master_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneii_lcell_comb \i2c_master_inst|Selector0~0 (
// Equation(s):
// \i2c_master_inst|Selector0~0_combout  = (!\i2c_master_inst|busy~regout  & ((\i2c_master_inst|state.command~regout ) # ((\i2c_master_inst|Selector22~0_combout ) # (\i2c_master_inst|state.slv_ack1~regout ))))

	.dataa(\i2c_master_inst|busy~regout ),
	.datab(\i2c_master_inst|state.command~regout ),
	.datac(\i2c_master_inst|Selector22~0_combout ),
	.datad(\i2c_master_inst|state.slv_ack1~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector0~0 .lut_mask = 16'h5554;
defparam \i2c_master_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneii_lcell_comb \i2c_master_inst|Selector0~2 (
// Equation(s):
// \i2c_master_inst|Selector0~2_combout  = (!\i2c_master_inst|state.start~regout  & (!\i2c_master_inst|Selector0~1_combout  & !\i2c_master_inst|Selector0~0_combout ))

	.dataa(\i2c_master_inst|state.start~regout ),
	.datab(\i2c_master_inst|Selector0~1_combout ),
	.datac(\i2c_master_inst|Selector0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector0~2 .lut_mask = 16'h0101;
defparam \i2c_master_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N17
cycloneii_lcell_ff \i2c_master_inst|busy (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector0~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|busy~regout ));

// Location: LCCOMB_X20_Y11_N0
cycloneii_lcell_comb \fsm~0 (
// Equation(s):
// \fsm~0_combout  = (!\busy_prev~regout  & !\i2c_master_inst|busy~regout )

	.dataa(vcc),
	.datab(\busy_prev~regout ),
	.datac(vcc),
	.datad(\i2c_master_inst|busy~regout ),
	.cin(gnd),
	.combout(\fsm~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm~0 .lut_mask = 16'h0033;
defparam \fsm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N24
cycloneii_lcell_comb \busy_count~0 (
// Equation(s):
// \busy_count~0_combout  = \fsm:busy_count[2]~regout  $ (((\fsm:busy_count[0]~regout  & (\fsm:busy_count[1]~regout  & \fsm~0_combout ))))

	.dataa(\fsm:busy_count[0]~regout ),
	.datab(\fsm:busy_count[1]~regout ),
	.datac(\fsm:busy_count[2]~regout ),
	.datad(\fsm~0_combout ),
	.cin(gnd),
	.combout(\busy_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \busy_count~0 .lut_mask = 16'h78F0;
defparam \busy_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N28
cycloneii_lcell_comb \accel_data_s[7]~2 (
// Equation(s):
// \accel_data_s[7]~2_combout  = (\i2c_master_inst|busy~regout  & (\busy_count~0_combout  & \Mux18~0_combout ))

	.dataa(\i2c_master_inst|busy~regout ),
	.datab(vcc),
	.datac(\busy_count~0_combout ),
	.datad(\Mux18~0_combout ),
	.cin(gnd),
	.combout(\accel_data_s[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data_s[7]~2 .lut_mask = 16'hA000;
defparam \accel_data_s[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneii_lcell_comb \next_state.init~0 (
// Equation(s):
// \next_state.init~0_combout  = (\Selector3~0_combout  & (((\next_state.init~regout )))) # (!\Selector3~0_combout  & (((!\accel_data_s[7]~2_combout )) # (!\current_state.get_result_t~regout )))

	.dataa(\current_state.get_result_t~regout ),
	.datab(\accel_data_s[7]~2_combout ),
	.datac(\next_state.init~regout ),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\next_state.init~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.init~0 .lut_mask = 16'hF077;
defparam \next_state.init~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N17
cycloneii_lcell_ff \next_state.init (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\next_state.init~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\next_state.init~regout ));

// Location: LCFF_X21_Y11_N5
cycloneii_lcell_ff \current_state.init (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\next_state.init~regout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\current_state.init~regout ));

// Location: LCCOMB_X20_Y11_N26
cycloneii_lcell_comb \busy_prev~0 (
// Equation(s):
// \busy_prev~0_combout  = (\reset~combout  & (((\busy_prev~regout )))) # (!\reset~combout  & ((\current_state.init~regout  & (!\i2c_master_inst|busy~regout )) # (!\current_state.init~regout  & ((\busy_prev~regout )))))

	.dataa(\i2c_master_inst|busy~regout ),
	.datab(\reset~combout ),
	.datac(\busy_prev~regout ),
	.datad(\current_state.init~regout ),
	.cin(gnd),
	.combout(\busy_prev~0_combout ),
	.cout());
// synopsys translate_off
defparam \busy_prev~0 .lut_mask = 16'hD1F0;
defparam \busy_prev~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N27
cycloneii_lcell_ff busy_prev(
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\busy_prev~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\busy_prev~regout ));

// Location: LCCOMB_X20_Y11_N16
cycloneii_lcell_comb \busy_count~2 (
// Equation(s):
// \busy_count~2_combout  = \fsm:busy_count[0]~regout  $ (((!\i2c_master_inst|busy~regout  & !\busy_prev~regout )))

	.dataa(\i2c_master_inst|busy~regout ),
	.datab(\busy_prev~regout ),
	.datac(vcc),
	.datad(\fsm:busy_count[0]~regout ),
	.cin(gnd),
	.combout(\busy_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \busy_count~2 .lut_mask = 16'hEE11;
defparam \busy_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N3
cycloneii_lcell_ff \fsm:busy_count[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\busy_count~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\current_state.init~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\fsm:busy_count[0]~regout ));

// Location: LCCOMB_X20_Y11_N4
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\fsm:busy_count[0]~regout  & ((\i2c_master_inst|busy~regout ) # ((\busy_prev~regout ) # (!\fsm:busy_count[1]~regout )))) # (!\fsm:busy_count[0]~regout  & ((\fsm:busy_count[1]~regout ) # ((!\i2c_master_inst|busy~regout  & 
// !\busy_prev~regout ))))

	.dataa(\i2c_master_inst|busy~regout ),
	.datab(\fsm:busy_count[0]~regout ),
	.datac(\fsm:busy_count[1]~regout ),
	.datad(\busy_prev~regout ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hFCBD;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N20
cycloneii_lcell_comb \i2c_ena~5 (
// Equation(s):
// \i2c_ena~5_combout  = (\i2c_ena~regout  & ((\Mux0~0_combout ) # ((\reset~combout ) # (!\current_state.init~regout ))))

	.dataa(\i2c_ena~regout ),
	.datab(\Mux0~0_combout ),
	.datac(\reset~combout ),
	.datad(\current_state.init~regout ),
	.cin(gnd),
	.combout(\i2c_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ena~5 .lut_mask = 16'hA8AA;
defparam \i2c_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N24
cycloneii_lcell_comb \i2c_ena~4 (
// Equation(s):
// \i2c_ena~4_combout  = (\i2c_ena~5_combout ) # ((\Mux18~0_combout  & (!\Mux0~0_combout  & \i2c_ena~6_combout )))

	.dataa(\Mux18~0_combout ),
	.datab(\Mux0~0_combout ),
	.datac(\i2c_ena~5_combout ),
	.datad(\i2c_ena~6_combout ),
	.cin(gnd),
	.combout(\i2c_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_ena~4 .lut_mask = 16'hF2F0;
defparam \i2c_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N25
cycloneii_lcell_ff i2c_ena(
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_ena~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_ena~regout ));

// Location: LCCOMB_X19_Y12_N0
cycloneii_lcell_comb \i2c_master_inst|Selector17~0 (
// Equation(s):
// \i2c_master_inst|Selector17~0_combout  = (!\i2c_master_inst|state.stop~regout  & ((\i2c_master_inst|state.ready~regout ) # (\i2c_ena~regout )))

	.dataa(\i2c_master_inst|state.stop~regout ),
	.datab(vcc),
	.datac(\i2c_master_inst|state.ready~regout ),
	.datad(\i2c_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector17~0 .lut_mask = 16'h5550;
defparam \i2c_master_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N1
cycloneii_lcell_ff \i2c_master_inst|state.ready (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.ready~regout ));

// Location: LCCOMB_X19_Y12_N20
cycloneii_lcell_comb \i2c_master_inst|Selector18~0 (
// Equation(s):
// \i2c_master_inst|Selector18~0_combout  = (\i2c_master_inst|state.mstr_ack~regout  & (\i2c_rw~regout  $ ((\i2c_master_inst|addr_rw [0])))) # (!\i2c_master_inst|state.mstr_ack~regout  & (\i2c_master_inst|state.slv_ack2~regout  & (\i2c_rw~regout  $ 
// (\i2c_master_inst|addr_rw [0]))))

	.dataa(\i2c_master_inst|state.mstr_ack~regout ),
	.datab(\i2c_rw~regout ),
	.datac(\i2c_master_inst|addr_rw [0]),
	.datad(\i2c_master_inst|state.slv_ack2~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector18~0 .lut_mask = 16'h3C28;
defparam \i2c_master_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneii_lcell_comb \i2c_master_inst|Selector18~1 (
// Equation(s):
// \i2c_master_inst|Selector18~1_combout  = (\i2c_ena~regout  & ((\i2c_master_inst|Selector18~0_combout ) # (!\i2c_master_inst|state.ready~regout )))

	.dataa(vcc),
	.datab(\i2c_master_inst|state.ready~regout ),
	.datac(\i2c_ena~regout ),
	.datad(\i2c_master_inst|Selector18~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector18~1 .lut_mask = 16'hF030;
defparam \i2c_master_inst|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N9
cycloneii_lcell_ff \i2c_master_inst|state.start (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector18~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.start~regout ));

// Location: LCCOMB_X22_Y12_N18
cycloneii_lcell_comb \i2c_master_inst|Selector19~0 (
// Equation(s):
// \i2c_master_inst|Selector19~0_combout  = (\i2c_master_inst|state.start~regout ) # ((\i2c_master_inst|state.command~regout  & !\i2c_master_inst|Equal1~0_combout ))

	.dataa(vcc),
	.datab(\i2c_master_inst|state.start~regout ),
	.datac(\i2c_master_inst|state.command~regout ),
	.datad(\i2c_master_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector19~0 .lut_mask = 16'hCCFC;
defparam \i2c_master_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N19
cycloneii_lcell_ff \i2c_master_inst|state.command (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.command~regout ));

// Location: LCCOMB_X22_Y12_N24
cycloneii_lcell_comb \i2c_master_inst|bit_cnt[2]~0 (
// Equation(s):
// \i2c_master_inst|bit_cnt[2]~0_combout  = (\i2c_master_inst|process_1~0_combout  & ((\i2c_master_inst|state.wr~regout ) # ((\i2c_master_inst|state.command~regout ) # (\i2c_master_inst|state.rd~regout ))))

	.dataa(\i2c_master_inst|state.wr~regout ),
	.datab(\i2c_master_inst|state.command~regout ),
	.datac(\i2c_master_inst|state.rd~regout ),
	.datad(\i2c_master_inst|process_1~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|bit_cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|bit_cnt[2]~0 .lut_mask = 16'hFE00;
defparam \i2c_master_inst|bit_cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N21
cycloneii_lcell_ff \i2c_master_inst|bit_cnt[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|bit_cnt[0]~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|bit_cnt [0]));

// Location: LCCOMB_X22_Y12_N22
cycloneii_lcell_comb \i2c_master_inst|Selector25~0 (
// Equation(s):
// \i2c_master_inst|Selector25~0_combout  = \i2c_master_inst|bit_cnt [0] $ (\i2c_master_inst|bit_cnt [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector25~0 .lut_mask = 16'h0FF0;
defparam \i2c_master_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N11
cycloneii_lcell_ff \i2c_master_inst|bit_cnt[1] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|Selector25~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|bit_cnt [1]));

// Location: LCCOMB_X19_Y12_N2
cycloneii_lcell_comb \i2c_master_inst|state~15 (
// Equation(s):
// \i2c_master_inst|state~15_combout  = (\i2c_master_inst|bit_cnt [2] & (\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|state.wr~regout  & \i2c_master_inst|bit_cnt [0])))

	.dataa(\i2c_master_inst|bit_cnt [2]),
	.datab(\i2c_master_inst|bit_cnt [1]),
	.datac(\i2c_master_inst|state.wr~regout ),
	.datad(\i2c_master_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|state~15 .lut_mask = 16'h8000;
defparam \i2c_master_inst|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N3
cycloneii_lcell_ff \i2c_master_inst|state.slv_ack2 (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|state~15_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.slv_ack2~regout ));

// Location: LCCOMB_X19_Y12_N24
cycloneii_lcell_comb \i2c_master_inst|Selector22~0 (
// Equation(s):
// \i2c_master_inst|Selector22~0_combout  = (!\i2c_ena~regout  & ((\i2c_master_inst|state.slv_ack2~regout ) # (\i2c_master_inst|state.mstr_ack~regout )))

	.dataa(vcc),
	.datab(\i2c_master_inst|state.slv_ack2~regout ),
	.datac(\i2c_master_inst|state.mstr_ack~regout ),
	.datad(\i2c_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector22~0 .lut_mask = 16'h00FC;
defparam \i2c_master_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N7
cycloneii_lcell_ff \i2c_master_inst|state.stop (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|Selector22~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|state.stop~regout ));

// Location: LCCOMB_X20_Y12_N12
cycloneii_lcell_comb \i2c_master_inst|Decoder0~9 (
// Equation(s):
// \i2c_master_inst|Decoder0~9_combout  = (\i2c_master_inst|data_clk_prev~regout  & !\i2c_master_inst|data_clk~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\i2c_master_inst|data_clk_prev~regout ),
	.datad(\i2c_master_inst|data_clk~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~9 .lut_mask = 16'h00F0;
defparam \i2c_master_inst|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N28
cycloneii_lcell_comb \i2c_master_inst|scl_ena~0 (
// Equation(s):
// \i2c_master_inst|scl_ena~0_combout  = (\i2c_master_inst|Decoder0~9_combout  & ((\i2c_master_inst|state.start~regout ) # ((!\i2c_master_inst|state.stop~regout  & \i2c_master_inst|scl_ena~regout )))) # (!\i2c_master_inst|Decoder0~9_combout  & 
// (((\i2c_master_inst|scl_ena~regout ))))

	.dataa(\i2c_master_inst|state.start~regout ),
	.datab(\i2c_master_inst|state.stop~regout ),
	.datac(\i2c_master_inst|scl_ena~regout ),
	.datad(\i2c_master_inst|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|scl_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|scl_ena~0 .lut_mask = 16'hBAF0;
defparam \i2c_master_inst|scl_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N29
cycloneii_lcell_ff \i2c_master_inst|scl_ena (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|scl_ena~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|scl_ena~regout ));

// Location: LCCOMB_X20_Y12_N16
cycloneii_lcell_comb \i2c_master_inst|scl~1 (
// Equation(s):
// \i2c_master_inst|scl~1_combout  = (\i2c_master_inst|scl_clk~regout ) # (!\i2c_master_inst|scl_ena~regout )

	.dataa(\i2c_master_inst|scl_clk~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|scl_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|scl~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|scl~1 .lut_mask = 16'hAAFF;
defparam \i2c_master_inst|scl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneii_lcell_comb \i2c_master_inst|Selector23~12 (
// Equation(s):
// \i2c_master_inst|Selector23~12_combout  = (\i2c_master_inst|state.rd~regout  & ((\i2c_master_inst|addr_rw [0] $ (\i2c_rw~regout )) # (!\i2c_ena~regout )))

	.dataa(\i2c_master_inst|addr_rw [0]),
	.datab(\i2c_ena~regout ),
	.datac(\i2c_rw~regout ),
	.datad(\i2c_master_inst|state.rd~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~12_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~12 .lut_mask = 16'h7B00;
defparam \i2c_master_inst|Selector23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneii_lcell_comb \i2c_master_inst|Selector23~11 (
// Equation(s):
// \i2c_master_inst|Selector23~11_combout  = (!\i2c_master_inst|bit_cnt [0] & (\i2c_master_inst|state.start~regout  & (\i2c_master_inst|bit_cnt [2] $ (\i2c_master_inst|bit_cnt [1]))))

	.dataa(\i2c_master_inst|bit_cnt [0]),
	.datab(\i2c_master_inst|state.start~regout ),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~11_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~11 .lut_mask = 16'h0440;
defparam \i2c_master_inst|Selector23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneii_lcell_comb \i2c_master_inst|Selector23~13 (
// Equation(s):
// \i2c_master_inst|Selector23~13_combout  = (\i2c_master_inst|Selector23~11_combout ) # ((\i2c_master_inst|Equal1~0_combout  & ((\i2c_master_inst|state.wr~regout ) # (\i2c_master_inst|Selector23~12_combout ))))

	.dataa(\i2c_master_inst|Equal1~0_combout ),
	.datab(\i2c_master_inst|state.wr~regout ),
	.datac(\i2c_master_inst|Selector23~12_combout ),
	.datad(\i2c_master_inst|Selector23~11_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~13_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~13 .lut_mask = 16'hFFA8;
defparam \i2c_master_inst|Selector23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneii_lcell_comb \next_state.send_config_t~0 (
// Equation(s):
// \next_state.send_config_t~0_combout  = (\current_state.init~regout  & (((\next_state.send_config_t~regout  & !\accel_data_s[7]~2_combout )))) # (!\current_state.init~regout  & ((\ask_for_position~combout ) # ((\next_state.send_config_t~regout ))))

	.dataa(\current_state.init~regout ),
	.datab(\ask_for_position~combout ),
	.datac(\next_state.send_config_t~regout ),
	.datad(\accel_data_s[7]~2_combout ),
	.cin(gnd),
	.combout(\next_state.send_config_t~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.send_config_t~0 .lut_mask = 16'h54F4;
defparam \next_state.send_config_t~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N23
cycloneii_lcell_ff \next_state.send_config_t (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\next_state.send_config_t~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\next_state.send_config_t~regout ));

// Location: LCCOMB_X21_Y11_N20
cycloneii_lcell_comb \current_state.send_config_t~feeder (
// Equation(s):
// \current_state.send_config_t~feeder_combout  = \next_state.send_config_t~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\next_state.send_config_t~regout ),
	.cin(gnd),
	.combout(\current_state.send_config_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \current_state.send_config_t~feeder .lut_mask = 16'hFF00;
defparam \current_state.send_config_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N21
cycloneii_lcell_ff \current_state.send_config_t (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\current_state.send_config_t~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\current_state.send_config_t~regout ));

// Location: LCCOMB_X21_Y11_N2
cycloneii_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (!\busy_count~1_combout  & ((!\busy_count~2_combout ) # (!\current_state.send_config_t~regout )))

	.dataa(\busy_count~1_combout ),
	.datab(vcc),
	.datac(\current_state.send_config_t~regout ),
	.datad(\busy_count~2_combout ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'h0555;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N30
cycloneii_lcell_comb \i2c_data_wr[6]~0 (
// Equation(s):
// \i2c_data_wr[6]~0_combout  = (\fsm:busy_count[0]~regout  $ (((!\i2c_master_inst|busy~regout  & !\busy_prev~regout )))) # (!\current_state.get_result_t~regout )

	.dataa(\fsm:busy_count[0]~regout ),
	.datab(\current_state.get_result_t~regout ),
	.datac(\i2c_master_inst|busy~regout ),
	.datad(\busy_prev~regout ),
	.cin(gnd),
	.combout(\i2c_data_wr[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_data_wr[6]~0 .lut_mask = 16'hBBB7;
defparam \i2c_data_wr[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneii_lcell_comb \i2c_data_wr[6]~1 (
// Equation(s):
// \i2c_data_wr[6]~1_combout  = (!\reset~combout  & (!\busy_count~0_combout  & ((\current_state.send_config_t~regout ) # (!\i2c_data_wr[6]~0_combout ))))

	.dataa(\current_state.send_config_t~regout ),
	.datab(\reset~combout ),
	.datac(\i2c_data_wr[6]~0_combout ),
	.datad(\busy_count~0_combout ),
	.cin(gnd),
	.combout(\i2c_data_wr[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_data_wr[6]~1 .lut_mask = 16'h0023;
defparam \i2c_data_wr[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N3
cycloneii_lcell_ff \i2c_data_wr[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector23~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data_wr[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(i2c_data_wr[0]));

// Location: LCFF_X21_Y12_N17
cycloneii_lcell_ff \i2c_master_inst|data_tx[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(i2c_data_wr[0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_tx [0]));

// Location: LCCOMB_X21_Y11_N10
cycloneii_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\current_state.get_result_t~regout ) # ((!\busy_count~2_combout  & \busy_count~1_combout ))

	.dataa(vcc),
	.datab(\busy_count~2_combout ),
	.datac(\current_state.get_result_t~regout ),
	.datad(\busy_count~1_combout ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hF3F0;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N11
cycloneii_lcell_ff \i2c_data_wr[4] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector19~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data_wr[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(i2c_data_wr[4]));

// Location: LCFF_X21_Y12_N23
cycloneii_lcell_ff \i2c_master_inst|data_tx[4] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(i2c_data_wr[4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_tx [4]));

// Location: LCCOMB_X21_Y11_N0
cycloneii_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\current_state.get_result_t~regout ) # ((!\busy_count~2_combout  & !\busy_count~1_combout ))

	.dataa(vcc),
	.datab(\busy_count~2_combout ),
	.datac(\current_state.get_result_t~regout ),
	.datad(\busy_count~1_combout ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'hF0F3;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N1
cycloneii_lcell_ff \i2c_data_wr[5] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data_wr[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(i2c_data_wr[5]));

// Location: LCFF_X21_Y12_N5
cycloneii_lcell_ff \i2c_master_inst|data_tx[5] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(i2c_data_wr[5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_tx [5]));

// Location: LCCOMB_X21_Y12_N4
cycloneii_lcell_comb \i2c_master_inst|Mux2~2 (
// Equation(s):
// \i2c_master_inst|Mux2~2_combout  = (\i2c_master_inst|bit_cnt [0] & (\i2c_master_inst|data_tx [4])) # (!\i2c_master_inst|bit_cnt [0] & ((\i2c_master_inst|data_tx [5])))

	.dataa(vcc),
	.datab(\i2c_master_inst|data_tx [4]),
	.datac(\i2c_master_inst|data_tx [5]),
	.datad(\i2c_master_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Mux2~2 .lut_mask = 16'hCCF0;
defparam \i2c_master_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneii_lcell_comb \i2c_master_inst|Selector23~18 (
// Equation(s):
// \i2c_master_inst|Selector23~18_combout  = ((\i2c_master_inst|bit_cnt [2] & (\i2c_master_inst|data_tx [0])) # (!\i2c_master_inst|bit_cnt [2] & ((\i2c_master_inst|Mux2~2_combout )))) # (!\i2c_master_inst|bit_cnt [1])

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|bit_cnt [2]),
	.datac(\i2c_master_inst|data_tx [0]),
	.datad(\i2c_master_inst|Mux2~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~18_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~18 .lut_mask = 16'hF7D5;
defparam \i2c_master_inst|Selector23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneii_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (!\busy_count~2_combout  & (!\current_state.get_result_t~regout  & !\busy_count~1_combout ))

	.dataa(vcc),
	.datab(\busy_count~2_combout ),
	.datac(\current_state.get_result_t~regout ),
	.datad(\busy_count~1_combout ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'h0003;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N25
cycloneii_lcell_ff \i2c_data_wr[6] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector17~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data_wr[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(i2c_data_wr[6]));

// Location: LCFF_X21_Y12_N29
cycloneii_lcell_ff \i2c_master_inst|data_tx[6] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(i2c_data_wr[6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_tx [6]));

// Location: LCCOMB_X21_Y11_N12
cycloneii_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\busy_count~1_combout  & ((!\busy_count~2_combout ) # (!\current_state.send_config_t~regout )))

	.dataa(\busy_count~1_combout ),
	.datab(vcc),
	.datac(\current_state.send_config_t~regout ),
	.datad(\busy_count~2_combout ),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'h0AAA;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N13
cycloneii_lcell_ff \i2c_data_wr[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data_wr[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(i2c_data_wr[2]));

// Location: LCFF_X21_Y12_N13
cycloneii_lcell_ff \i2c_master_inst|data_tx[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(i2c_data_wr[2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_tx [2]));

// Location: LCCOMB_X21_Y12_N28
cycloneii_lcell_comb \i2c_master_inst|Selector23~19 (
// Equation(s):
// \i2c_master_inst|Selector23~19_combout  = (\i2c_master_inst|bit_cnt [0] & ((\i2c_master_inst|bit_cnt [2] & ((\i2c_master_inst|data_tx [2]))) # (!\i2c_master_inst|bit_cnt [2] & (\i2c_master_inst|data_tx [6])))) # (!\i2c_master_inst|bit_cnt [0] & 
// (\i2c_master_inst|bit_cnt [2]))

	.dataa(\i2c_master_inst|bit_cnt [0]),
	.datab(\i2c_master_inst|bit_cnt [2]),
	.datac(\i2c_master_inst|data_tx [6]),
	.datad(\i2c_master_inst|data_tx [2]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~19_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~19 .lut_mask = 16'hEC64;
defparam \i2c_master_inst|Selector23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneii_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ((\current_state.get_result_t~regout ) # (!\busy_count~1_combout )) # (!\busy_count~2_combout )

	.dataa(vcc),
	.datab(\busy_count~2_combout ),
	.datac(\current_state.get_result_t~regout ),
	.datad(\busy_count~1_combout ),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'hF3FF;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N31
cycloneii_lcell_ff \i2c_data_wr[3] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector20~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_data_wr[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(i2c_data_wr[3]));

// Location: LCFF_X21_Y12_N19
cycloneii_lcell_ff \i2c_master_inst|data_tx[3] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(i2c_data_wr[3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|addr_rw[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_tx [3]));

// Location: LCCOMB_X21_Y12_N18
cycloneii_lcell_comb \i2c_master_inst|Selector23~20 (
// Equation(s):
// \i2c_master_inst|Selector23~20_combout  = (\i2c_master_inst|bit_cnt [1]) # ((\i2c_master_inst|Selector23~19_combout  & ((\i2c_master_inst|bit_cnt [0]) # (\i2c_master_inst|data_tx [3]))))

	.dataa(\i2c_master_inst|bit_cnt [0]),
	.datab(\i2c_master_inst|Selector23~19_combout ),
	.datac(\i2c_master_inst|data_tx [3]),
	.datad(\i2c_master_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~20_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~20 .lut_mask = 16'hFFC8;
defparam \i2c_master_inst|Selector23~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneii_lcell_comb \i2c_master_inst|Selector23~21 (
// Equation(s):
// \i2c_master_inst|Selector23~21_combout  = (\i2c_master_inst|addr_rw [0]) # ((\i2c_master_inst|Selector23~18_combout  & \i2c_master_inst|Selector23~20_combout ))

	.dataa(vcc),
	.datab(\i2c_master_inst|Selector23~18_combout ),
	.datac(\i2c_master_inst|addr_rw [0]),
	.datad(\i2c_master_inst|Selector23~20_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~21_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~21 .lut_mask = 16'hFCF0;
defparam \i2c_master_inst|Selector23~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneii_lcell_comb \i2c_master_inst|Mux2~0 (
// Equation(s):
// \i2c_master_inst|Mux2~0_combout  = (\i2c_master_inst|bit_cnt [0] & ((\i2c_master_inst|data_tx [3]))) # (!\i2c_master_inst|bit_cnt [0] & (\i2c_master_inst|data_tx [2]))

	.dataa(\i2c_master_inst|bit_cnt [0]),
	.datab(vcc),
	.datac(\i2c_master_inst|data_tx [2]),
	.datad(\i2c_master_inst|data_tx [3]),
	.cin(gnd),
	.combout(\i2c_master_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Mux2~0 .lut_mask = 16'hFA50;
defparam \i2c_master_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneii_lcell_comb \i2c_master_inst|Selector23~15 (
// Equation(s):
// \i2c_master_inst|Selector23~15_combout  = (\i2c_master_inst|Add1~0_combout  & (((\i2c_master_inst|Mux2~0_combout )))) # (!\i2c_master_inst|Add1~0_combout  & (!\i2c_master_inst|bit_cnt [0] & ((\i2c_master_inst|data_tx [6]))))

	.dataa(\i2c_master_inst|bit_cnt [0]),
	.datab(\i2c_master_inst|Add1~0_combout ),
	.datac(\i2c_master_inst|Mux2~0_combout ),
	.datad(\i2c_master_inst|data_tx [6]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~15_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~15 .lut_mask = 16'hD1C0;
defparam \i2c_master_inst|Selector23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneii_lcell_comb \i2c_master_inst|Mux2~1 (
// Equation(s):
// \i2c_master_inst|Mux2~1_combout  = (\i2c_master_inst|bit_cnt [0] & (\i2c_master_inst|data_tx [5])) # (!\i2c_master_inst|bit_cnt [0] & ((\i2c_master_inst|data_tx [4])))

	.dataa(vcc),
	.datab(\i2c_master_inst|data_tx [5]),
	.datac(\i2c_master_inst|data_tx [4]),
	.datad(\i2c_master_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Mux2~1 .lut_mask = 16'hCCF0;
defparam \i2c_master_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneii_lcell_comb \i2c_master_inst|Selector23~16 (
// Equation(s):
// \i2c_master_inst|Selector23~16_combout  = (\i2c_master_inst|Add1~0_combout  & (\i2c_master_inst|data_tx [0])) # (!\i2c_master_inst|Add1~0_combout  & ((\i2c_master_inst|Mux2~1_combout )))

	.dataa(\i2c_master_inst|data_tx [0]),
	.datab(vcc),
	.datac(\i2c_master_inst|Mux2~1_combout ),
	.datad(\i2c_master_inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~16_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~16 .lut_mask = 16'hAAF0;
defparam \i2c_master_inst|Selector23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneii_lcell_comb \i2c_master_inst|Selector23~17 (
// Equation(s):
// \i2c_master_inst|Selector23~17_combout  = (\i2c_master_inst|state.wr~regout  & ((\i2c_master_inst|Selector25~0_combout  & ((\i2c_master_inst|Selector23~16_combout ))) # (!\i2c_master_inst|Selector25~0_combout  & (\i2c_master_inst|Selector23~15_combout 
// ))))

	.dataa(\i2c_master_inst|state.wr~regout ),
	.datab(\i2c_master_inst|Selector23~15_combout ),
	.datac(\i2c_master_inst|Selector23~16_combout ),
	.datad(\i2c_master_inst|Selector25~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~17_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~17 .lut_mask = 16'hA088;
defparam \i2c_master_inst|Selector23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneii_lcell_comb \i2c_master_inst|Selector23~22 (
// Equation(s):
// \i2c_master_inst|Selector23~22_combout  = (\i2c_master_inst|Selector23~14_combout ) # ((\i2c_master_inst|Selector23~17_combout ) # ((\i2c_master_inst|Selector23~21_combout  & \i2c_master_inst|state.slv_ack1~regout )))

	.dataa(\i2c_master_inst|Selector23~14_combout ),
	.datab(\i2c_master_inst|Selector23~21_combout ),
	.datac(\i2c_master_inst|state.slv_ack1~regout ),
	.datad(\i2c_master_inst|Selector23~17_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~22_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~22 .lut_mask = 16'hFFEA;
defparam \i2c_master_inst|Selector23~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneii_lcell_comb \i2c_master_inst|Selector23~4 (
// Equation(s):
// \i2c_master_inst|Selector23~4_combout  = (\i2c_master_inst|bit_cnt [0] & (((i2c_data_wr[4]) # (!\i2c_master_inst|bit_cnt [1])))) # (!\i2c_master_inst|bit_cnt [0] & (i2c_data_wr[5] & ((\i2c_master_inst|bit_cnt [1]))))

	.dataa(\i2c_master_inst|bit_cnt [0]),
	.datab(i2c_data_wr[5]),
	.datac(i2c_data_wr[4]),
	.datad(\i2c_master_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~4 .lut_mask = 16'hE4AA;
defparam \i2c_master_inst|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneii_lcell_comb \i2c_master_inst|Selector23~5 (
// Equation(s):
// \i2c_master_inst|Selector23~5_combout  = (\i2c_master_inst|bit_cnt [2] & (((\i2c_master_inst|bit_cnt [1])))) # (!\i2c_master_inst|bit_cnt [2] & (\i2c_master_inst|Selector23~4_combout  & ((i2c_data_wr[6]) # (\i2c_master_inst|bit_cnt [1]))))

	.dataa(i2c_data_wr[6]),
	.datab(\i2c_master_inst|bit_cnt [2]),
	.datac(\i2c_master_inst|bit_cnt [1]),
	.datad(\i2c_master_inst|Selector23~4_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~5 .lut_mask = 16'hF2C0;
defparam \i2c_master_inst|Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneii_lcell_comb \i2c_master_inst|Selector23~6 (
// Equation(s):
// \i2c_master_inst|Selector23~6_combout  = (\i2c_master_inst|bit_cnt [2] & ((\i2c_master_inst|Selector23~5_combout  & ((i2c_data_wr[0]))) # (!\i2c_master_inst|Selector23~5_combout  & (\i2c_master_inst|Selector23~3_combout )))) # (!\i2c_master_inst|bit_cnt 
// [2] & (((\i2c_master_inst|Selector23~5_combout ))))

	.dataa(\i2c_master_inst|Selector23~3_combout ),
	.datab(\i2c_master_inst|bit_cnt [2]),
	.datac(i2c_data_wr[0]),
	.datad(\i2c_master_inst|Selector23~5_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~6 .lut_mask = 16'hF388;
defparam \i2c_master_inst|Selector23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneii_lcell_comb \i2c_master_inst|Selector23~0 (
// Equation(s):
// \i2c_master_inst|Selector23~0_combout  = (\i2c_master_inst|state.slv_ack2~regout  & ((\i2c_master_inst|addr_rw [0] $ (\i2c_rw~regout )) # (!\i2c_ena~regout )))

	.dataa(\i2c_master_inst|addr_rw [0]),
	.datab(\i2c_master_inst|state.slv_ack2~regout ),
	.datac(\i2c_rw~regout ),
	.datad(\i2c_ena~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~0 .lut_mask = 16'h48CC;
defparam \i2c_master_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneii_lcell_comb \i2c_master_inst|Selector23~1 (
// Equation(s):
// \i2c_master_inst|Selector23~1_combout  = (\i2c_master_inst|state.stop~regout ) # (((\i2c_master_inst|state.mstr_ack~regout ) # (\i2c_master_inst|Selector23~0_combout )) # (!\i2c_master_inst|state.ready~regout ))

	.dataa(\i2c_master_inst|state.stop~regout ),
	.datab(\i2c_master_inst|state.ready~regout ),
	.datac(\i2c_master_inst|state.mstr_ack~regout ),
	.datad(\i2c_master_inst|Selector23~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~1 .lut_mask = 16'hFFFB;
defparam \i2c_master_inst|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N14
cycloneii_lcell_comb \i2c_master_inst|Selector23~2 (
// Equation(s):
// \i2c_master_inst|Selector23~2_combout  = (!\i2c_master_inst|sda_int~regout  & ((\i2c_master_inst|Selector23~1_combout ) # ((!\i2c_master_inst|Equal1~0_combout  & \i2c_master_inst|state.rd~regout ))))

	.dataa(\i2c_master_inst|sda_int~regout ),
	.datab(\i2c_master_inst|Equal1~0_combout ),
	.datac(\i2c_master_inst|state.rd~regout ),
	.datad(\i2c_master_inst|Selector23~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~2 .lut_mask = 16'h5510;
defparam \i2c_master_inst|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneii_lcell_comb \i2c_master_inst|Selector23~7 (
// Equation(s):
// \i2c_master_inst|Selector23~7_combout  = (\i2c_master_inst|Selector23~2_combout ) # ((!\i2c_master_inst|state~13_combout  & (\i2c_master_inst|state.slv_ack2~regout  & \i2c_master_inst|Selector23~6_combout )))

	.dataa(\i2c_master_inst|state~13_combout ),
	.datab(\i2c_master_inst|state.slv_ack2~regout ),
	.datac(\i2c_master_inst|Selector23~6_combout ),
	.datad(\i2c_master_inst|Selector23~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~7 .lut_mask = 16'hFF40;
defparam \i2c_master_inst|Selector23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneii_lcell_comb \i2c_master_inst|Selector23~23 (
// Equation(s):
// \i2c_master_inst|Selector23~23_combout  = (!\i2c_master_inst|Selector23~10_combout  & (!\i2c_master_inst|Selector23~13_combout  & (!\i2c_master_inst|Selector23~22_combout  & !\i2c_master_inst|Selector23~7_combout )))

	.dataa(\i2c_master_inst|Selector23~10_combout ),
	.datab(\i2c_master_inst|Selector23~13_combout ),
	.datac(\i2c_master_inst|Selector23~22_combout ),
	.datad(\i2c_master_inst|Selector23~7_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector23~23_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector23~23 .lut_mask = 16'h0001;
defparam \i2c_master_inst|Selector23~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N3
cycloneii_lcell_ff \i2c_master_inst|sda_int (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|Selector23~23_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|sda_int~regout ));

// Location: LCCOMB_X20_Y12_N18
cycloneii_lcell_comb \i2c_master_inst|Selector29~0 (
// Equation(s):
// \i2c_master_inst|Selector29~0_combout  = (\i2c_master_inst|state.start~regout  & (\i2c_master_inst|data_clk_prev~regout )) # (!\i2c_master_inst|state.start~regout  & ((\i2c_master_inst|state.stop~regout  & (!\i2c_master_inst|data_clk_prev~regout )) # 
// (!\i2c_master_inst|state.stop~regout  & ((!\i2c_master_inst|sda_int~regout )))))

	.dataa(\i2c_master_inst|data_clk_prev~regout ),
	.datab(\i2c_master_inst|state.stop~regout ),
	.datac(\i2c_master_inst|state.start~regout ),
	.datad(\i2c_master_inst|sda_int~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Selector29~0 .lut_mask = 16'hA4A7;
defparam \i2c_master_inst|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N4
cycloneii_lcell_comb \i2c_master_inst|Decoder0~0 (
// Equation(s):
// \i2c_master_inst|Decoder0~0_combout  = (\i2c_master_inst|data_clk_prev~regout  & (\i2c_master_inst|state.rd~regout  & (!\reset~combout  & !\i2c_master_inst|data_clk~regout )))

	.dataa(\i2c_master_inst|data_clk_prev~regout ),
	.datab(\i2c_master_inst|state.rd~regout ),
	.datac(\reset~combout ),
	.datad(\i2c_master_inst|data_clk~regout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~0 .lut_mask = 16'h0008;
defparam \i2c_master_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N26
cycloneii_lcell_comb \i2c_master_inst|Decoder0~1 (
// Equation(s):
// \i2c_master_inst|Decoder0~1_combout  = (\i2c_master_inst|bit_cnt [2] & (\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|bit_cnt [0] & \i2c_master_inst|Decoder0~0_combout )))

	.dataa(\i2c_master_inst|bit_cnt [2]),
	.datab(\i2c_master_inst|bit_cnt [1]),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~1 .lut_mask = 16'h8000;
defparam \i2c_master_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
cycloneii_lcell_comb \i2c_master_inst|data_rx[0]~0 (
// Equation(s):
// \i2c_master_inst|data_rx[0]~0_combout  = (\i2c_master_inst|Decoder0~1_combout  & (\i2c_sda~0 )) # (!\i2c_master_inst|Decoder0~1_combout  & ((\i2c_master_inst|data_rx [0])))

	.dataa(\i2c_sda~0 ),
	.datab(vcc),
	.datac(\i2c_master_inst|data_rx [0]),
	.datad(\i2c_master_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rx[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rx[0]~0 .lut_mask = 16'hAAF0;
defparam \i2c_master_inst|data_rx[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N5
cycloneii_lcell_ff \i2c_master_inst|data_rx[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rx[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rx [0]));

// Location: LCCOMB_X19_Y13_N30
cycloneii_lcell_comb \i2c_master_inst|data_rd[0]~feeder (
// Equation(s):
// \i2c_master_inst|data_rd[0]~feeder_combout  = \i2c_master_inst|data_rx [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|data_rx [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rd[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rd[0]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master_inst|data_rd[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N8
cycloneii_lcell_comb \i2c_master_inst|data_rd[0]~3 (
// Equation(s):
// \i2c_master_inst|data_rd[0]~3_combout  = (!\i2c_master_inst|data_clk_prev~regout  & (\i2c_master_inst|state.rd~regout  & (\i2c_master_inst|data_clk~regout  & \i2c_master_inst|Equal1~0_combout )))

	.dataa(\i2c_master_inst|data_clk_prev~regout ),
	.datab(\i2c_master_inst|state.rd~regout ),
	.datac(\i2c_master_inst|data_clk~regout ),
	.datad(\i2c_master_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rd[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rd[0]~3 .lut_mask = 16'h4000;
defparam \i2c_master_inst|data_rd[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N31
cycloneii_lcell_ff \i2c_master_inst|data_rd[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rd[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|data_rd[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rd [0]));

// Location: LCCOMB_X20_Y11_N14
cycloneii_lcell_comb \accel_data_s[0]~0 (
// Equation(s):
// \accel_data_s[0]~0_combout  = (!\reset~combout  & \current_state.get_result_t~regout )

	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\current_state.get_result_t~regout ),
	.cin(gnd),
	.combout(\accel_data_s[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data_s[0]~0 .lut_mask = 16'h5500;
defparam \accel_data_s[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneii_lcell_comb \accel_data_s[0]~1 (
// Equation(s):
// \accel_data_s[0]~1_combout  = (\Mux18~0_combout  & (\i2c_master_inst|busy~regout  & (\accel_data_s[0]~0_combout  & \busy_count~0_combout )))

	.dataa(\Mux18~0_combout ),
	.datab(\i2c_master_inst|busy~regout ),
	.datac(\accel_data_s[0]~0_combout ),
	.datad(\busy_count~0_combout ),
	.cin(gnd),
	.combout(\accel_data_s[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data_s[0]~1 .lut_mask = 16'h8000;
defparam \accel_data_s[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N21
cycloneii_lcell_ff \accel_data_s[0] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[0]));

// Location: LCCOMB_X19_Y11_N6
cycloneii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\current_state.get_result_t~regout  & (((\get_data_done~regout ) # (\accel_data_s[7]~2_combout )))) # (!\current_state.get_result_t~regout  & (\current_state.send_config_t~regout  & (\get_data_done~regout )))

	.dataa(\current_state.get_result_t~regout ),
	.datab(\current_state.send_config_t~regout ),
	.datac(\get_data_done~regout ),
	.datad(\accel_data_s[7]~2_combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hEAE0;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N7
cycloneii_lcell_ff get_data_done(
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\get_data_done~regout ));

// Location: LCCOMB_X19_Y11_N20
cycloneii_lcell_comb \accel_data~0 (
// Equation(s):
// \accel_data~0_combout  = (accel_data_s[0] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[0]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~0 .lut_mask = 16'hF000;
defparam \accel_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N12
cycloneii_lcell_comb \i2c_master_inst|Decoder0~2 (
// Equation(s):
// \i2c_master_inst|Decoder0~2_combout  = (\i2c_master_inst|bit_cnt [2] & (\i2c_master_inst|bit_cnt [1] & (!\i2c_master_inst|bit_cnt [0] & \i2c_master_inst|Decoder0~0_combout )))

	.dataa(\i2c_master_inst|bit_cnt [2]),
	.datab(\i2c_master_inst|bit_cnt [1]),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~2 .lut_mask = 16'h0800;
defparam \i2c_master_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
cycloneii_lcell_comb \i2c_master_inst|data_rx[1]~1 (
// Equation(s):
// \i2c_master_inst|data_rx[1]~1_combout  = (\i2c_master_inst|Decoder0~2_combout  & (\i2c_sda~0 )) # (!\i2c_master_inst|Decoder0~2_combout  & ((\i2c_master_inst|data_rx [1])))

	.dataa(\i2c_sda~0 ),
	.datab(vcc),
	.datac(\i2c_master_inst|data_rx [1]),
	.datad(\i2c_master_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rx[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rx[1]~1 .lut_mask = 16'hAAF0;
defparam \i2c_master_inst|data_rx[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N31
cycloneii_lcell_ff \i2c_master_inst|data_rx[1] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rx[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rx [1]));

// Location: LCCOMB_X19_Y13_N18
cycloneii_lcell_comb \i2c_master_inst|data_rd[1]~feeder (
// Equation(s):
// \i2c_master_inst|data_rd[1]~feeder_combout  = \i2c_master_inst|data_rx [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|data_rx [1]),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rd[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rd[1]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master_inst|data_rd[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N19
cycloneii_lcell_ff \i2c_master_inst|data_rd[1] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rd[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|data_rd[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rd [1]));

// Location: LCFF_X19_Y11_N13
cycloneii_lcell_ff \accel_data_s[1] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[1]));

// Location: LCCOMB_X19_Y11_N12
cycloneii_lcell_comb \accel_data~1 (
// Equation(s):
// \accel_data~1_combout  = (accel_data_s[1] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[1]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~1 .lut_mask = 16'hF000;
defparam \accel_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N10
cycloneii_lcell_comb \i2c_master_inst|Decoder0~3 (
// Equation(s):
// \i2c_master_inst|Decoder0~3_combout  = (\i2c_master_inst|bit_cnt [2] & (!\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|bit_cnt [0] & \i2c_master_inst|Decoder0~0_combout )))

	.dataa(\i2c_master_inst|bit_cnt [2]),
	.datab(\i2c_master_inst|bit_cnt [1]),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~3 .lut_mask = 16'h2000;
defparam \i2c_master_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
cycloneii_lcell_comb \i2c_master_inst|data_rx[2]~2 (
// Equation(s):
// \i2c_master_inst|data_rx[2]~2_combout  = (\i2c_master_inst|Decoder0~3_combout  & (\i2c_sda~0 )) # (!\i2c_master_inst|Decoder0~3_combout  & ((\i2c_master_inst|data_rx [2])))

	.dataa(\i2c_sda~0 ),
	.datab(vcc),
	.datac(\i2c_master_inst|data_rx [2]),
	.datad(\i2c_master_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rx[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rx[2]~2 .lut_mask = 16'hAAF0;
defparam \i2c_master_inst|data_rx[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N25
cycloneii_lcell_ff \i2c_master_inst|data_rx[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rx[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rx [2]));

// Location: LCCOMB_X19_Y13_N20
cycloneii_lcell_comb \i2c_master_inst|data_rd[2]~feeder (
// Equation(s):
// \i2c_master_inst|data_rd[2]~feeder_combout  = \i2c_master_inst|data_rx [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|data_rx [2]),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rd[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rd[2]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master_inst|data_rd[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N21
cycloneii_lcell_ff \i2c_master_inst|data_rd[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rd[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|data_rd[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rd [2]));

// Location: LCFF_X19_Y11_N15
cycloneii_lcell_ff \accel_data_s[2] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[2]));

// Location: LCCOMB_X19_Y11_N14
cycloneii_lcell_comb \accel_data~2 (
// Equation(s):
// \accel_data~2_combout  = (accel_data_s[2] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[2]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~2 .lut_mask = 16'hF000;
defparam \accel_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
cycloneii_lcell_comb \i2c_master_inst|Decoder0~4 (
// Equation(s):
// \i2c_master_inst|Decoder0~4_combout  = (\i2c_master_inst|bit_cnt [2] & (!\i2c_master_inst|bit_cnt [1] & (!\i2c_master_inst|bit_cnt [0] & \i2c_master_inst|Decoder0~0_combout )))

	.dataa(\i2c_master_inst|bit_cnt [2]),
	.datab(\i2c_master_inst|bit_cnt [1]),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~4 .lut_mask = 16'h0200;
defparam \i2c_master_inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N22
cycloneii_lcell_comb \i2c_master_inst|data_rx[3]~3 (
// Equation(s):
// \i2c_master_inst|data_rx[3]~3_combout  = (\i2c_master_inst|Decoder0~4_combout  & (\i2c_sda~0 )) # (!\i2c_master_inst|Decoder0~4_combout  & ((\i2c_master_inst|data_rx [3])))

	.dataa(\i2c_sda~0 ),
	.datab(vcc),
	.datac(\i2c_master_inst|data_rx [3]),
	.datad(\i2c_master_inst|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rx[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rx[3]~3 .lut_mask = 16'hAAF0;
defparam \i2c_master_inst|data_rx[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N23
cycloneii_lcell_ff \i2c_master_inst|data_rx[3] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rx[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rx [3]));

// Location: LCCOMB_X19_Y13_N28
cycloneii_lcell_comb \i2c_master_inst|data_rd[3]~feeder (
// Equation(s):
// \i2c_master_inst|data_rd[3]~feeder_combout  = \i2c_master_inst|data_rx [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|data_rx [3]),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rd[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rd[3]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master_inst|data_rd[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N29
cycloneii_lcell_ff \i2c_master_inst|data_rd[3] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rd[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|data_rd[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rd [3]));

// Location: LCFF_X19_Y11_N1
cycloneii_lcell_ff \accel_data_s[3] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[3]));

// Location: LCCOMB_X19_Y11_N0
cycloneii_lcell_comb \accel_data~3 (
// Equation(s):
// \accel_data~3_combout  = (accel_data_s[3] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[3]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~3 .lut_mask = 16'hF000;
defparam \accel_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N2
cycloneii_lcell_comb \i2c_master_inst|Decoder0~5 (
// Equation(s):
// \i2c_master_inst|Decoder0~5_combout  = (!\i2c_master_inst|bit_cnt [2] & (\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|bit_cnt [0] & \i2c_master_inst|Decoder0~0_combout )))

	.dataa(\i2c_master_inst|bit_cnt [2]),
	.datab(\i2c_master_inst|bit_cnt [1]),
	.datac(\i2c_master_inst|bit_cnt [0]),
	.datad(\i2c_master_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~5 .lut_mask = 16'h4000;
defparam \i2c_master_inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N28
cycloneii_lcell_comb \i2c_master_inst|data_rx[4]~4 (
// Equation(s):
// \i2c_master_inst|data_rx[4]~4_combout  = (\i2c_master_inst|Decoder0~5_combout  & (\i2c_sda~0 )) # (!\i2c_master_inst|Decoder0~5_combout  & ((\i2c_master_inst|data_rx [4])))

	.dataa(\i2c_sda~0 ),
	.datab(vcc),
	.datac(\i2c_master_inst|data_rx [4]),
	.datad(\i2c_master_inst|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rx[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rx[4]~4 .lut_mask = 16'hAAF0;
defparam \i2c_master_inst|data_rx[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N29
cycloneii_lcell_ff \i2c_master_inst|data_rx[4] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rx[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rx [4]));

// Location: LCCOMB_X19_Y13_N12
cycloneii_lcell_comb \i2c_master_inst|data_rd[4]~feeder (
// Equation(s):
// \i2c_master_inst|data_rd[4]~feeder_combout  = \i2c_master_inst|data_rx [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|data_rx [4]),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rd[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rd[4]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master_inst|data_rd[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N13
cycloneii_lcell_ff \i2c_master_inst|data_rd[4] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rd[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|data_rd[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rd [4]));

// Location: LCFF_X19_Y11_N19
cycloneii_lcell_ff \accel_data_s[4] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[4]));

// Location: LCCOMB_X19_Y11_N18
cycloneii_lcell_comb \accel_data~4 (
// Equation(s):
// \accel_data~4_combout  = (accel_data_s[4] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[4]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~4 .lut_mask = 16'hF000;
defparam \accel_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N6
cycloneii_lcell_comb \i2c_master_inst|Decoder0~6 (
// Equation(s):
// \i2c_master_inst|Decoder0~6_combout  = (\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|Decoder0~0_combout  & (!\i2c_master_inst|bit_cnt [2] & !\i2c_master_inst|bit_cnt [0])))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|Decoder0~0_combout ),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~6 .lut_mask = 16'h0008;
defparam \i2c_master_inst|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N2
cycloneii_lcell_comb \i2c_master_inst|data_rx[5]~5 (
// Equation(s):
// \i2c_master_inst|data_rx[5]~5_combout  = (\i2c_master_inst|Decoder0~6_combout  & (\i2c_sda~0 )) # (!\i2c_master_inst|Decoder0~6_combout  & ((\i2c_master_inst|data_rx [5])))

	.dataa(\i2c_sda~0 ),
	.datab(vcc),
	.datac(\i2c_master_inst|data_rx [5]),
	.datad(\i2c_master_inst|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rx[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rx[5]~5 .lut_mask = 16'hAAF0;
defparam \i2c_master_inst|data_rx[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N3
cycloneii_lcell_ff \i2c_master_inst|data_rx[5] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rx[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rx [5]));

// Location: LCCOMB_X19_Y13_N2
cycloneii_lcell_comb \i2c_master_inst|data_rd[5]~feeder (
// Equation(s):
// \i2c_master_inst|data_rd[5]~feeder_combout  = \i2c_master_inst|data_rx [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|data_rx [5]),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rd[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rd[5]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master_inst|data_rd[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N3
cycloneii_lcell_ff \i2c_master_inst|data_rd[5] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rd[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|data_rd[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rd [5]));

// Location: LCFF_X19_Y11_N9
cycloneii_lcell_ff \accel_data_s[5] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[5]));

// Location: LCCOMB_X19_Y11_N8
cycloneii_lcell_comb \accel_data~5 (
// Equation(s):
// \accel_data~5_combout  = (accel_data_s[5] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[5]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~5 .lut_mask = 16'hF000;
defparam \accel_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N0
cycloneii_lcell_comb \i2c_master_inst|Decoder0~7 (
// Equation(s):
// \i2c_master_inst|Decoder0~7_combout  = (!\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|Decoder0~0_combout  & (!\i2c_master_inst|bit_cnt [2] & \i2c_master_inst|bit_cnt [0])))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|Decoder0~0_combout ),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~7 .lut_mask = 16'h0400;
defparam \i2c_master_inst|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N20
cycloneii_lcell_comb \i2c_master_inst|data_rx[6]~6 (
// Equation(s):
// \i2c_master_inst|data_rx[6]~6_combout  = (\i2c_master_inst|Decoder0~7_combout  & (\i2c_sda~0 )) # (!\i2c_master_inst|Decoder0~7_combout  & ((\i2c_master_inst|data_rx [6])))

	.dataa(\i2c_sda~0 ),
	.datab(vcc),
	.datac(\i2c_master_inst|data_rx [6]),
	.datad(\i2c_master_inst|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rx[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rx[6]~6 .lut_mask = 16'hAAF0;
defparam \i2c_master_inst|data_rx[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N21
cycloneii_lcell_ff \i2c_master_inst|data_rx[6] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rx[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rx [6]));

// Location: LCFF_X19_Y13_N27
cycloneii_lcell_ff \i2c_master_inst|data_rd[6] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rx [6]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_inst|data_rd[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rd [6]));

// Location: LCFF_X19_Y11_N23
cycloneii_lcell_ff \accel_data_s[6] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[6]));

// Location: LCCOMB_X19_Y11_N22
cycloneii_lcell_comb \accel_data~6 (
// Equation(s):
// \accel_data~6_combout  = (accel_data_s[6] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[6]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~6 .lut_mask = 16'hF000;
defparam \accel_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N22
cycloneii_lcell_comb \i2c_master_inst|Decoder0~8 (
// Equation(s):
// \i2c_master_inst|Decoder0~8_combout  = (!\i2c_master_inst|bit_cnt [1] & (\i2c_master_inst|Decoder0~0_combout  & (!\i2c_master_inst|bit_cnt [2] & !\i2c_master_inst|bit_cnt [0])))

	.dataa(\i2c_master_inst|bit_cnt [1]),
	.datab(\i2c_master_inst|Decoder0~0_combout ),
	.datac(\i2c_master_inst|bit_cnt [2]),
	.datad(\i2c_master_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_inst|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|Decoder0~8 .lut_mask = 16'h0004;
defparam \i2c_master_inst|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N10
cycloneii_lcell_comb \i2c_master_inst|data_rx[7]~7 (
// Equation(s):
// \i2c_master_inst|data_rx[7]~7_combout  = (\i2c_master_inst|Decoder0~8_combout  & (\i2c_sda~0 )) # (!\i2c_master_inst|Decoder0~8_combout  & ((\i2c_master_inst|data_rx [7])))

	.dataa(\i2c_sda~0 ),
	.datab(vcc),
	.datac(\i2c_master_inst|data_rx [7]),
	.datad(\i2c_master_inst|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rx[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rx[7]~7 .lut_mask = 16'hAAF0;
defparam \i2c_master_inst|data_rx[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N11
cycloneii_lcell_ff \i2c_master_inst|data_rx[7] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rx[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rx [7]));

// Location: LCCOMB_X19_Y13_N14
cycloneii_lcell_comb \i2c_master_inst|data_rd[7]~feeder (
// Equation(s):
// \i2c_master_inst|data_rd[7]~feeder_combout  = \i2c_master_inst|data_rx [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\i2c_master_inst|data_rx [7]),
	.cin(gnd),
	.combout(\i2c_master_inst|data_rd[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_inst|data_rd[7]~feeder .lut_mask = 16'hFF00;
defparam \i2c_master_inst|data_rd[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N15
cycloneii_lcell_ff \i2c_master_inst|data_rd[7] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(\i2c_master_inst|data_rd[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_inst|data_rd[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\i2c_master_inst|data_rd [7]));

// Location: LCFF_X19_Y11_N17
cycloneii_lcell_ff \accel_data_s[7] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[7]));

// Location: LCCOMB_X19_Y11_N16
cycloneii_lcell_comb \accel_data~7 (
// Equation(s):
// \accel_data~7_combout  = (accel_data_s[7] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[7]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~7 .lut_mask = 16'hF000;
defparam \accel_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N22
cycloneii_lcell_comb \accel_data_s[8]~3 (
// Equation(s):
// \accel_data_s[8]~3_combout  = (!\reset~combout  & (\fsm:busy_count[1]~regout  & (!\fsm:busy_count[2]~regout  & \current_state.get_result_t~regout )))

	.dataa(\reset~combout ),
	.datab(\fsm:busy_count[1]~regout ),
	.datac(\fsm:busy_count[2]~regout ),
	.datad(\current_state.get_result_t~regout ),
	.cin(gnd),
	.combout(\accel_data_s[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data_s[8]~3 .lut_mask = 16'h0400;
defparam \accel_data_s[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
cycloneii_lcell_comb \accel_data_s[8]~4 (
// Equation(s):
// \accel_data_s[8]~4_combout  = (!\fsm:busy_count[0]~regout  & (\i2c_master_inst|busy~regout  & \accel_data_s[8]~3_combout ))

	.dataa(vcc),
	.datab(\fsm:busy_count[0]~regout ),
	.datac(\i2c_master_inst|busy~regout ),
	.datad(\accel_data_s[8]~3_combout ),
	.cin(gnd),
	.combout(\accel_data_s[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data_s[8]~4 .lut_mask = 16'h3000;
defparam \accel_data_s[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N23
cycloneii_lcell_ff \accel_data_s[8] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[8]));

// Location: LCCOMB_X19_Y13_N22
cycloneii_lcell_comb \accel_data~8 (
// Equation(s):
// \accel_data~8_combout  = (accel_data_s[8] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[8]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~8 .lut_mask = 16'hF000;
defparam \accel_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N17
cycloneii_lcell_ff \accel_data_s[9] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[9]));

// Location: LCCOMB_X19_Y13_N16
cycloneii_lcell_comb \accel_data~9 (
// Equation(s):
// \accel_data~9_combout  = (accel_data_s[9] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[9]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~9 .lut_mask = 16'hF000;
defparam \accel_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N7
cycloneii_lcell_ff \accel_data_s[10] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[10]));

// Location: LCCOMB_X19_Y13_N6
cycloneii_lcell_comb \accel_data~10 (
// Equation(s):
// \accel_data~10_combout  = (accel_data_s[10] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[10]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~10 .lut_mask = 16'hF000;
defparam \accel_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N1
cycloneii_lcell_ff \accel_data_s[11] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[11]));

// Location: LCCOMB_X19_Y13_N0
cycloneii_lcell_comb \accel_data~11 (
// Equation(s):
// \accel_data~11_combout  = (accel_data_s[11] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[11]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~11 .lut_mask = 16'hF000;
defparam \accel_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N5
cycloneii_lcell_ff \accel_data_s[12] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[12]));

// Location: LCCOMB_X19_Y13_N4
cycloneii_lcell_comb \accel_data~12 (
// Equation(s):
// \accel_data~12_combout  = (accel_data_s[12] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[12]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~12 .lut_mask = 16'hF000;
defparam \accel_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N11
cycloneii_lcell_ff \accel_data_s[13] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[13]));

// Location: LCCOMB_X19_Y13_N10
cycloneii_lcell_comb \accel_data~13 (
// Equation(s):
// \accel_data~13_combout  = (accel_data_s[13] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[13]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~13 .lut_mask = 16'hF000;
defparam \accel_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N9
cycloneii_lcell_ff \accel_data_s[14] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[14]));

// Location: LCCOMB_X19_Y13_N8
cycloneii_lcell_comb \accel_data~14 (
// Equation(s):
// \accel_data~14_combout  = (accel_data_s[14] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[14]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~14 .lut_mask = 16'hF000;
defparam \accel_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N25
cycloneii_lcell_ff \accel_data_s[15] (
	.clk(\clk_50Mhz~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\i2c_master_inst|data_rd [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel_data_s[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(accel_data_s[15]));

// Location: LCCOMB_X19_Y13_N24
cycloneii_lcell_comb \accel_data~15 (
// Equation(s):
// \accel_data~15_combout  = (accel_data_s[15] & \get_data_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(accel_data_s[15]),
	.datad(\get_data_done~regout ),
	.cin(gnd),
	.combout(\accel_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \accel_data~15 .lut_mask = 16'hF000;
defparam \accel_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[0]~I (
	.datain(\accel_data~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[0]));
// synopsys translate_off
defparam \accel_data[0]~I .input_async_reset = "none";
defparam \accel_data[0]~I .input_power_up = "low";
defparam \accel_data[0]~I .input_register_mode = "none";
defparam \accel_data[0]~I .input_sync_reset = "none";
defparam \accel_data[0]~I .oe_async_reset = "none";
defparam \accel_data[0]~I .oe_power_up = "low";
defparam \accel_data[0]~I .oe_register_mode = "none";
defparam \accel_data[0]~I .oe_sync_reset = "none";
defparam \accel_data[0]~I .operation_mode = "output";
defparam \accel_data[0]~I .output_async_reset = "none";
defparam \accel_data[0]~I .output_power_up = "low";
defparam \accel_data[0]~I .output_register_mode = "none";
defparam \accel_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[1]~I (
	.datain(\accel_data~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[1]));
// synopsys translate_off
defparam \accel_data[1]~I .input_async_reset = "none";
defparam \accel_data[1]~I .input_power_up = "low";
defparam \accel_data[1]~I .input_register_mode = "none";
defparam \accel_data[1]~I .input_sync_reset = "none";
defparam \accel_data[1]~I .oe_async_reset = "none";
defparam \accel_data[1]~I .oe_power_up = "low";
defparam \accel_data[1]~I .oe_register_mode = "none";
defparam \accel_data[1]~I .oe_sync_reset = "none";
defparam \accel_data[1]~I .operation_mode = "output";
defparam \accel_data[1]~I .output_async_reset = "none";
defparam \accel_data[1]~I .output_power_up = "low";
defparam \accel_data[1]~I .output_register_mode = "none";
defparam \accel_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[2]~I (
	.datain(\accel_data~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[2]));
// synopsys translate_off
defparam \accel_data[2]~I .input_async_reset = "none";
defparam \accel_data[2]~I .input_power_up = "low";
defparam \accel_data[2]~I .input_register_mode = "none";
defparam \accel_data[2]~I .input_sync_reset = "none";
defparam \accel_data[2]~I .oe_async_reset = "none";
defparam \accel_data[2]~I .oe_power_up = "low";
defparam \accel_data[2]~I .oe_register_mode = "none";
defparam \accel_data[2]~I .oe_sync_reset = "none";
defparam \accel_data[2]~I .operation_mode = "output";
defparam \accel_data[2]~I .output_async_reset = "none";
defparam \accel_data[2]~I .output_power_up = "low";
defparam \accel_data[2]~I .output_register_mode = "none";
defparam \accel_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[3]~I (
	.datain(\accel_data~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[3]));
// synopsys translate_off
defparam \accel_data[3]~I .input_async_reset = "none";
defparam \accel_data[3]~I .input_power_up = "low";
defparam \accel_data[3]~I .input_register_mode = "none";
defparam \accel_data[3]~I .input_sync_reset = "none";
defparam \accel_data[3]~I .oe_async_reset = "none";
defparam \accel_data[3]~I .oe_power_up = "low";
defparam \accel_data[3]~I .oe_register_mode = "none";
defparam \accel_data[3]~I .oe_sync_reset = "none";
defparam \accel_data[3]~I .operation_mode = "output";
defparam \accel_data[3]~I .output_async_reset = "none";
defparam \accel_data[3]~I .output_power_up = "low";
defparam \accel_data[3]~I .output_register_mode = "none";
defparam \accel_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[4]~I (
	.datain(\accel_data~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[4]));
// synopsys translate_off
defparam \accel_data[4]~I .input_async_reset = "none";
defparam \accel_data[4]~I .input_power_up = "low";
defparam \accel_data[4]~I .input_register_mode = "none";
defparam \accel_data[4]~I .input_sync_reset = "none";
defparam \accel_data[4]~I .oe_async_reset = "none";
defparam \accel_data[4]~I .oe_power_up = "low";
defparam \accel_data[4]~I .oe_register_mode = "none";
defparam \accel_data[4]~I .oe_sync_reset = "none";
defparam \accel_data[4]~I .operation_mode = "output";
defparam \accel_data[4]~I .output_async_reset = "none";
defparam \accel_data[4]~I .output_power_up = "low";
defparam \accel_data[4]~I .output_register_mode = "none";
defparam \accel_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[5]~I (
	.datain(\accel_data~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[5]));
// synopsys translate_off
defparam \accel_data[5]~I .input_async_reset = "none";
defparam \accel_data[5]~I .input_power_up = "low";
defparam \accel_data[5]~I .input_register_mode = "none";
defparam \accel_data[5]~I .input_sync_reset = "none";
defparam \accel_data[5]~I .oe_async_reset = "none";
defparam \accel_data[5]~I .oe_power_up = "low";
defparam \accel_data[5]~I .oe_register_mode = "none";
defparam \accel_data[5]~I .oe_sync_reset = "none";
defparam \accel_data[5]~I .operation_mode = "output";
defparam \accel_data[5]~I .output_async_reset = "none";
defparam \accel_data[5]~I .output_power_up = "low";
defparam \accel_data[5]~I .output_register_mode = "none";
defparam \accel_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[6]~I (
	.datain(\accel_data~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[6]));
// synopsys translate_off
defparam \accel_data[6]~I .input_async_reset = "none";
defparam \accel_data[6]~I .input_power_up = "low";
defparam \accel_data[6]~I .input_register_mode = "none";
defparam \accel_data[6]~I .input_sync_reset = "none";
defparam \accel_data[6]~I .oe_async_reset = "none";
defparam \accel_data[6]~I .oe_power_up = "low";
defparam \accel_data[6]~I .oe_register_mode = "none";
defparam \accel_data[6]~I .oe_sync_reset = "none";
defparam \accel_data[6]~I .operation_mode = "output";
defparam \accel_data[6]~I .output_async_reset = "none";
defparam \accel_data[6]~I .output_power_up = "low";
defparam \accel_data[6]~I .output_register_mode = "none";
defparam \accel_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[7]~I (
	.datain(\accel_data~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[7]));
// synopsys translate_off
defparam \accel_data[7]~I .input_async_reset = "none";
defparam \accel_data[7]~I .input_power_up = "low";
defparam \accel_data[7]~I .input_register_mode = "none";
defparam \accel_data[7]~I .input_sync_reset = "none";
defparam \accel_data[7]~I .oe_async_reset = "none";
defparam \accel_data[7]~I .oe_power_up = "low";
defparam \accel_data[7]~I .oe_register_mode = "none";
defparam \accel_data[7]~I .oe_sync_reset = "none";
defparam \accel_data[7]~I .operation_mode = "output";
defparam \accel_data[7]~I .output_async_reset = "none";
defparam \accel_data[7]~I .output_power_up = "low";
defparam \accel_data[7]~I .output_register_mode = "none";
defparam \accel_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[8]~I (
	.datain(\accel_data~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[8]));
// synopsys translate_off
defparam \accel_data[8]~I .input_async_reset = "none";
defparam \accel_data[8]~I .input_power_up = "low";
defparam \accel_data[8]~I .input_register_mode = "none";
defparam \accel_data[8]~I .input_sync_reset = "none";
defparam \accel_data[8]~I .oe_async_reset = "none";
defparam \accel_data[8]~I .oe_power_up = "low";
defparam \accel_data[8]~I .oe_register_mode = "none";
defparam \accel_data[8]~I .oe_sync_reset = "none";
defparam \accel_data[8]~I .operation_mode = "output";
defparam \accel_data[8]~I .output_async_reset = "none";
defparam \accel_data[8]~I .output_power_up = "low";
defparam \accel_data[8]~I .output_register_mode = "none";
defparam \accel_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[9]~I (
	.datain(\accel_data~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[9]));
// synopsys translate_off
defparam \accel_data[9]~I .input_async_reset = "none";
defparam \accel_data[9]~I .input_power_up = "low";
defparam \accel_data[9]~I .input_register_mode = "none";
defparam \accel_data[9]~I .input_sync_reset = "none";
defparam \accel_data[9]~I .oe_async_reset = "none";
defparam \accel_data[9]~I .oe_power_up = "low";
defparam \accel_data[9]~I .oe_register_mode = "none";
defparam \accel_data[9]~I .oe_sync_reset = "none";
defparam \accel_data[9]~I .operation_mode = "output";
defparam \accel_data[9]~I .output_async_reset = "none";
defparam \accel_data[9]~I .output_power_up = "low";
defparam \accel_data[9]~I .output_register_mode = "none";
defparam \accel_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[10]~I (
	.datain(\accel_data~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[10]));
// synopsys translate_off
defparam \accel_data[10]~I .input_async_reset = "none";
defparam \accel_data[10]~I .input_power_up = "low";
defparam \accel_data[10]~I .input_register_mode = "none";
defparam \accel_data[10]~I .input_sync_reset = "none";
defparam \accel_data[10]~I .oe_async_reset = "none";
defparam \accel_data[10]~I .oe_power_up = "low";
defparam \accel_data[10]~I .oe_register_mode = "none";
defparam \accel_data[10]~I .oe_sync_reset = "none";
defparam \accel_data[10]~I .operation_mode = "output";
defparam \accel_data[10]~I .output_async_reset = "none";
defparam \accel_data[10]~I .output_power_up = "low";
defparam \accel_data[10]~I .output_register_mode = "none";
defparam \accel_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[11]~I (
	.datain(\accel_data~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[11]));
// synopsys translate_off
defparam \accel_data[11]~I .input_async_reset = "none";
defparam \accel_data[11]~I .input_power_up = "low";
defparam \accel_data[11]~I .input_register_mode = "none";
defparam \accel_data[11]~I .input_sync_reset = "none";
defparam \accel_data[11]~I .oe_async_reset = "none";
defparam \accel_data[11]~I .oe_power_up = "low";
defparam \accel_data[11]~I .oe_register_mode = "none";
defparam \accel_data[11]~I .oe_sync_reset = "none";
defparam \accel_data[11]~I .operation_mode = "output";
defparam \accel_data[11]~I .output_async_reset = "none";
defparam \accel_data[11]~I .output_power_up = "low";
defparam \accel_data[11]~I .output_register_mode = "none";
defparam \accel_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[12]~I (
	.datain(\accel_data~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[12]));
// synopsys translate_off
defparam \accel_data[12]~I .input_async_reset = "none";
defparam \accel_data[12]~I .input_power_up = "low";
defparam \accel_data[12]~I .input_register_mode = "none";
defparam \accel_data[12]~I .input_sync_reset = "none";
defparam \accel_data[12]~I .oe_async_reset = "none";
defparam \accel_data[12]~I .oe_power_up = "low";
defparam \accel_data[12]~I .oe_register_mode = "none";
defparam \accel_data[12]~I .oe_sync_reset = "none";
defparam \accel_data[12]~I .operation_mode = "output";
defparam \accel_data[12]~I .output_async_reset = "none";
defparam \accel_data[12]~I .output_power_up = "low";
defparam \accel_data[12]~I .output_register_mode = "none";
defparam \accel_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[13]~I (
	.datain(\accel_data~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[13]));
// synopsys translate_off
defparam \accel_data[13]~I .input_async_reset = "none";
defparam \accel_data[13]~I .input_power_up = "low";
defparam \accel_data[13]~I .input_register_mode = "none";
defparam \accel_data[13]~I .input_sync_reset = "none";
defparam \accel_data[13]~I .oe_async_reset = "none";
defparam \accel_data[13]~I .oe_power_up = "low";
defparam \accel_data[13]~I .oe_register_mode = "none";
defparam \accel_data[13]~I .oe_sync_reset = "none";
defparam \accel_data[13]~I .operation_mode = "output";
defparam \accel_data[13]~I .output_async_reset = "none";
defparam \accel_data[13]~I .output_power_up = "low";
defparam \accel_data[13]~I .output_register_mode = "none";
defparam \accel_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[14]~I (
	.datain(\accel_data~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[14]));
// synopsys translate_off
defparam \accel_data[14]~I .input_async_reset = "none";
defparam \accel_data[14]~I .input_power_up = "low";
defparam \accel_data[14]~I .input_register_mode = "none";
defparam \accel_data[14]~I .input_sync_reset = "none";
defparam \accel_data[14]~I .oe_async_reset = "none";
defparam \accel_data[14]~I .oe_power_up = "low";
defparam \accel_data[14]~I .oe_register_mode = "none";
defparam \accel_data[14]~I .oe_sync_reset = "none";
defparam \accel_data[14]~I .operation_mode = "output";
defparam \accel_data[14]~I .output_async_reset = "none";
defparam \accel_data[14]~I .output_power_up = "low";
defparam \accel_data[14]~I .output_register_mode = "none";
defparam \accel_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \accel_data[15]~I (
	.datain(\accel_data~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(accel_data[15]));
// synopsys translate_off
defparam \accel_data[15]~I .input_async_reset = "none";
defparam \accel_data[15]~I .input_power_up = "low";
defparam \accel_data[15]~I .input_register_mode = "none";
defparam \accel_data[15]~I .input_sync_reset = "none";
defparam \accel_data[15]~I .oe_async_reset = "none";
defparam \accel_data[15]~I .oe_power_up = "low";
defparam \accel_data[15]~I .oe_register_mode = "none";
defparam \accel_data[15]~I .oe_sync_reset = "none";
defparam \accel_data[15]~I .operation_mode = "output";
defparam \accel_data[15]~I .output_async_reset = "none";
defparam \accel_data[15]~I .output_power_up = "low";
defparam \accel_data[15]~I .output_register_mode = "none";
defparam \accel_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
