## RISC-V 32IM Core Implementations

An implementation of a pipelined MIPS RISC-V core in System Verilog . 

### ISA:
![alt text](./imgs/risc-v-isa1.png)
![alt text](./imgs/risc-v-isa2.png)
