Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec 12 22:58:32 2022
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dual_edge_detector_synth_timing_summary_routed.rpt -pb dual_edge_detector_synth_timing_summary_routed.pb -rpx dual_edge_detector_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : dual_edge_detector_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.776        0.000                      0                   32        0.316        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.776        0.000                      0                   32        0.316        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 2.372ns (45.432%)  route 2.849ns (54.568%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.147    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.686     6.289    divider/ms_reg_reg[8]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.413 r  divider/LED_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.667     7.080    divider/LED_OBUF[1]_inst_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.204 r  divider/LED_OBUF[1]_inst_i_4/O
                         net (fo=34, routed)          1.301     8.505    divider/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.629 r  divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     8.824    divider/ms_reg[0]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.350 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.350    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.464    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.034    divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.368 r  divider/ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.368    divider/ms_reg_reg[28]_i_1_n_6
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[29]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)        0.062    15.144    divider/ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 2.351ns (45.212%)  route 2.849ns (54.788%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.147    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.686     6.289    divider/ms_reg_reg[8]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.413 r  divider/LED_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.667     7.080    divider/LED_OBUF[1]_inst_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.204 r  divider/LED_OBUF[1]_inst_i_4/O
                         net (fo=34, routed)          1.301     8.505    divider/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.629 r  divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     8.824    divider/ms_reg[0]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.350 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.350    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.464    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.034    divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.347 r  divider/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.347    divider/ms_reg_reg[28]_i_1_n_4
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[31]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)        0.062    15.144    divider/ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 2.277ns (44.421%)  route 2.849ns (55.579%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.147    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.686     6.289    divider/ms_reg_reg[8]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.413 r  divider/LED_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.667     7.080    divider/LED_OBUF[1]_inst_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.204 r  divider/LED_OBUF[1]_inst_i_4/O
                         net (fo=34, routed)          1.301     8.505    divider/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.629 r  divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     8.824    divider/ms_reg[0]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.350 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.350    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.464    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.034    divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.273 r  divider/ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.273    divider/ms_reg_reg[28]_i_1_n_5
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[30]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)        0.062    15.144    divider/ms_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 2.261ns (44.247%)  route 2.849ns (55.753%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.147    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.686     6.289    divider/ms_reg_reg[8]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.413 r  divider/LED_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.667     7.080    divider/LED_OBUF[1]_inst_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.204 r  divider/LED_OBUF[1]_inst_i_4/O
                         net (fo=34, routed)          1.301     8.505    divider/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.629 r  divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     8.824    divider/ms_reg[0]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.350 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.350    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.464    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.034    divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.257 r  divider/ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.257    divider/ms_reg_reg[28]_i_1_n_7
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[28]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)        0.062    15.144    divider/ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 2.258ns (44.214%)  route 2.849ns (55.786%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.147    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.686     6.289    divider/ms_reg_reg[8]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.413 r  divider/LED_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.667     7.080    divider/LED_OBUF[1]_inst_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.204 r  divider/LED_OBUF[1]_inst_i_4/O
                         net (fo=34, routed)          1.301     8.505    divider/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.629 r  divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     8.824    divider/ms_reg[0]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.350 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.350    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.464    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.254 r  divider/ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.254    divider/ms_reg_reg[24]_i_1_n_6
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[25]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDCE (Setup_fdce_C_D)        0.062    15.146    divider/ms_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 2.237ns (43.984%)  route 2.849ns (56.016%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.147    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.686     6.289    divider/ms_reg_reg[8]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.413 r  divider/LED_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.667     7.080    divider/LED_OBUF[1]_inst_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.204 r  divider/LED_OBUF[1]_inst_i_4/O
                         net (fo=34, routed)          1.301     8.505    divider/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.629 r  divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     8.824    divider/ms_reg[0]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.350 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.350    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.464    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.233 r  divider/ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.233    divider/ms_reg_reg[24]_i_1_n_4
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[27]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDCE (Setup_fdce_C_D)        0.062    15.146    divider/ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 2.163ns (43.157%)  route 2.849ns (56.843%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.147    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.686     6.289    divider/ms_reg_reg[8]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.413 r  divider/LED_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.667     7.080    divider/LED_OBUF[1]_inst_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.204 r  divider/LED_OBUF[1]_inst_i_4/O
                         net (fo=34, routed)          1.301     8.505    divider/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.629 r  divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     8.824    divider/ms_reg[0]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.350 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.350    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.464    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.159 r  divider/ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.159    divider/ms_reg_reg[24]_i_1_n_5
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[26]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDCE (Setup_fdce_C_D)        0.062    15.146    divider/ms_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 2.147ns (42.975%)  route 2.849ns (57.025%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.147    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.686     6.289    divider/ms_reg_reg[8]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.413 r  divider/LED_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.667     7.080    divider/LED_OBUF[1]_inst_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.204 r  divider/LED_OBUF[1]_inst_i_4/O
                         net (fo=34, routed)          1.301     8.505    divider/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.629 r  divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     8.824    divider/ms_reg[0]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.350 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.350    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.464    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.143 r  divider/ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.143    divider/ms_reg_reg[24]_i_1_n_7
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[24]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDCE (Setup_fdce_C_D)        0.062    15.146    divider/ms_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 2.144ns (42.941%)  route 2.849ns (57.059%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.147    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.686     6.289    divider/ms_reg_reg[8]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.413 r  divider/LED_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.667     7.080    divider/LED_OBUF[1]_inst_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.204 r  divider/LED_OBUF[1]_inst_i_4/O
                         net (fo=34, routed)          1.301     8.505    divider/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.629 r  divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     8.824    divider/ms_reg[0]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.350 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.350    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.464    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.140 r  divider/ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.140    divider/ms_reg_reg[20]_i_1_n_6
    SLICE_X0Y22          FDCE                                         r  divider/ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.846    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  divider/ms_reg_reg[21]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)        0.062    15.147    divider/ms_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 2.123ns (42.700%)  route 2.849ns (57.300%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.147    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.686     6.289    divider/ms_reg_reg[8]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.413 r  divider/LED_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.667     7.080    divider/LED_OBUF[1]_inst_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.204 r  divider/LED_OBUF[1]_inst_i_4/O
                         net (fo=34, routed)          1.301     8.505    divider/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124     8.629 r  divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     8.824    divider/ms_reg[0]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.350 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.350    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.464 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.464    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.578    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.119 r  divider/ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.119    divider/ms_reg_reg[20]_i_1_n_4
    SLICE_X0Y22          FDCE                                         r  divider/ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.846    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  divider/ms_reg_reg[23]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)        0.062    15.147    divider/ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  5.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.470    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  divider/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.172     1.783    divider/ms_reg_reg[11]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  divider/ms_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.828    divider/ms_reg[8]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.891 r  divider/ms_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    divider/ms_reg_reg[8]_i_1_n_4
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.983    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[11]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.105     1.575    divider/ms_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  divider/ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  divider/ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.172     1.781    divider/ms_reg_reg[23]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  divider/ms_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     1.826    divider/ms_reg[20]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.889 r  divider/ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    divider/ms_reg_reg[20]_i_1_n_4
    SLICE_X0Y22          FDCE                                         r  divider/ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.980    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  divider/ms_reg_reg[23]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.105     1.573    divider/ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     1.466    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  divider/ms_reg_reg[27]/Q
                         net (fo=2, routed)           0.173     1.780    divider/ms_reg_reg[27]
    SLICE_X0Y23          LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  divider/ms_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     1.825    divider/ms_reg[24]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.888 r  divider/ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    divider/ms_reg_reg[24]_i_1_n_4
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.851     1.978    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[27]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.105     1.571    divider/ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.582     1.465    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  divider/ms_reg_reg[31]/Q
                         net (fo=2, routed)           0.173     1.779    divider/ms_reg_reg[31]
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  divider/ms_reg[28]_i_2/O
                         net (fo=1, routed)           0.000     1.824    divider/ms_reg[28]_i_2_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.887 r  divider/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    divider/ms_reg_reg[28]_i_1_n_4
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     1.977    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[31]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.105     1.570    divider/ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  divider/ms_reg_reg[7]/Q
                         net (fo=2, routed)           0.173     1.785    divider/ms_reg_reg[7]
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.045     1.830 r  divider/ms_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.830    divider/ms_reg[4]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  divider/ms_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    divider/ms_reg_reg[4]_i_1_n_4
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.105     1.576    divider/ms_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  divider/ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  divider/ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.173     1.782    divider/ms_reg_reg[19]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  divider/ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.827    divider/ms_reg[16]_i_2_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.890 r  divider/ms_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    divider/ms_reg_reg[16]_i_1_n_4
    SLICE_X0Y21          FDCE                                         r  divider/ms_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  divider/ms_reg_reg[19]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.105     1.573    divider/ms_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.469    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  divider/ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  divider/ms_reg_reg[15]/Q
                         net (fo=2, routed)           0.173     1.783    divider/ms_reg_reg[15]
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  divider/ms_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     1.828    divider/ms_reg[12]_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.891 r  divider/ms_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    divider/ms_reg_reg[12]_i_1_n_4
    SLICE_X0Y20          FDCE                                         r  divider/ms_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     1.982    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  divider/ms_reg_reg[15]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.105     1.574    divider/ms_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  divider/ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  divider/ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.173     1.786    divider/ms_reg_reg[3]
    SLICE_X0Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  divider/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.831    divider/ms_reg[0]_i_3_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  divider/ms_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    divider/ms_reg_reg[0]_i_1_n_4
    SLICE_X0Y17          FDCE                                         r  divider/ms_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.985    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  divider/ms_reg_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.105     1.577    divider/ms_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  divider/ms_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  divider/ms_reg_reg[20]/Q
                         net (fo=2, routed)           0.184     1.793    divider/ms_reg_reg[20]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.045     1.838 r  divider/ms_reg[20]_i_5/O
                         net (fo=1, routed)           0.000     1.838    divider/ms_reg[20]_i_5_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.908 r  divider/ms_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    divider/ms_reg_reg[20]_i_1_n_7
    SLICE_X0Y22          FDCE                                         r  divider/ms_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.980    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  divider/ms_reg_reg[20]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.105     1.573    divider/ms_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.582     1.465    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  divider/ms_reg_reg[28]/Q
                         net (fo=2, routed)           0.184     1.790    divider/ms_reg_reg[28]
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  divider/ms_reg[28]_i_5/O
                         net (fo=1, routed)           0.000     1.835    divider/ms_reg[28]_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.905 r  divider/ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.905    divider/ms_reg_reg[28]_i_1_n_7
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     1.977    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[28]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.105     1.570    divider/ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    divider/ms_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    divider/ms_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    divider/ms_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    divider/ms_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    divider/ms_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    divider/ms_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    divider/ms_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    divider/ms_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    divider/ms_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    divider/ms_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    divider/ms_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    divider/ms_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    divider/ms_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    divider/ms_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    divider/ms_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    divider/ms_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    divider/ms_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    divider/ms_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    divider/ms_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    divider/ms_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    divider/ms_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    divider/ms_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    divider/ms_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    divider/ms_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    divider/ms_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    divider/ms_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    divider/ms_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    divider/ms_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    divider/ms_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 moore/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.068ns  (logic 3.961ns (65.276%)  route 2.107ns (34.724%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  moore/FSM_sequential_state_reg_reg[0]/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  moore/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           2.107     2.563    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.068 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.068    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            moore/FSM_sequential_state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.955ns  (logic 1.575ns (53.313%)  route 1.379ns (46.687%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.831    moore/btnR_IBUF
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.124     2.955 r  moore/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.955    moore/state_next[0]
    SLICE_X0Y14          FDCE                                         r  moore/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            moore/FSM_sequential_state_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.493ns  (logic 1.441ns (57.809%)  route 1.052ns (42.191%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          1.052     2.493    moore/in1
    SLICE_X0Y14          FDCE                                         f  moore/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            moore/FSM_sequential_state_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.493ns  (logic 1.441ns (57.809%)  route 1.052ns (42.191%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          1.052     2.493    moore/in1
    SLICE_X0Y14          FDCE                                         f  moore/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moore/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moore/FSM_sequential_state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.595ns  (logic 0.746ns (46.782%)  route 0.849ns (53.218%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  moore/FSM_sequential_state_reg_reg[1]/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  moore/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=2, routed)           0.849     1.268    moore/state_reg[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.327     1.595 r  moore/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.595    moore/state_next[1]
    SLICE_X0Y14          FDCE                                         r  moore/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 moore/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moore/FSM_sequential_state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.183ns (49.464%)  route 0.187ns (50.536%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  moore/FSM_sequential_state_reg_reg[0]/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  moore/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.187     0.328    moore/out0
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.042     0.370 r  moore/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    moore/state_next[1]
    SLICE_X0Y14          FDCE                                         r  moore/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moore/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moore/FSM_sequential_state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  moore/FSM_sequential_state_reg_reg[0]/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  moore/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.187     0.328    moore/out0
    SLICE_X0Y14          LUT3 (Prop_lut3_I0_O)        0.045     0.373 r  moore/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.373    moore/state_next[0]
    SLICE_X0Y14          FDCE                                         r  moore/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            moore/FSM_sequential_state_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.210ns (33.447%)  route 0.417ns (66.553%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.417     0.626    moore/in1
    SLICE_X0Y14          FDCE                                         f  moore/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            moore/FSM_sequential_state_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.210ns (33.447%)  route 0.417ns (66.553%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.417     0.626    moore/in1
    SLICE_X0Y14          FDCE                                         f  moore/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moore/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.347ns (72.225%)  route 0.518ns (27.775%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  moore/FSM_sequential_state_reg_reg[0]/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  moore/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.518     0.659    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.865 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.865    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.520ns  (logic 4.358ns (45.775%)  route 5.162ns (54.225%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.147    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           0.686     6.289    divider/ms_reg_reg[8]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.413 f  divider/LED_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.667     7.080    divider/LED_OBUF[1]_inst_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.204 f  divider/LED_OBUF[1]_inst_i_4/O
                         net (fo=34, routed)          1.303     8.507    divider/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I2_O)        0.124     8.631 r  divider/LED_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.506    11.137    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.667 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.667    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider/ms_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.462ns (58.701%)  route 1.028ns (41.299%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.469    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  divider/ms_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  divider/ms_reg_reg[14]/Q
                         net (fo=2, routed)           0.118     1.728    divider/ms_reg_reg[14]
    SLICE_X1Y19          LUT5 (Prop_lut5_I1_O)        0.045     1.773 f  divider/LED_OBUF[1]_inst_i_2/O
                         net (fo=34, routed)          0.220     1.993    divider/LED_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I0_O)        0.045     2.038 r  divider/LED_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.690     2.728    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.959 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.959    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 2.431ns (44.314%)  route 3.055ns (55.686%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          3.055     4.496    divider/btnC_IBUF
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  divider/ms_reg[24]_i_5/O
                         net (fo=1, routed)           0.000     4.620    divider/ms_reg[24]_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.152 r  divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.486 r  divider/ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.486    divider/ms_reg_reg[28]_i_1_n_6
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502     4.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.465ns  (logic 2.410ns (44.100%)  route 3.055ns (55.900%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          3.055     4.496    divider/btnC_IBUF
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  divider/ms_reg[24]_i_5/O
                         net (fo=1, routed)           0.000     4.620    divider/ms_reg[24]_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.152 r  divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.465 r  divider/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.465    divider/ms_reg_reg[28]_i_1_n_4
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502     4.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.391ns  (logic 2.336ns (43.333%)  route 3.055ns (56.667%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          3.055     4.496    divider/btnC_IBUF
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  divider/ms_reg[24]_i_5/O
                         net (fo=1, routed)           0.000     4.620    divider/ms_reg[24]_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.152 r  divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.391 r  divider/ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.391    divider/ms_reg_reg[28]_i_1_n_5
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502     4.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.375ns  (logic 2.320ns (43.164%)  route 3.055ns (56.836%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          3.055     4.496    divider/btnC_IBUF
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  divider/ms_reg[24]_i_5/O
                         net (fo=1, routed)           0.000     4.620    divider/ms_reg[24]_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.152 r  divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.375 r  divider/ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.375    divider/ms_reg_reg[28]_i_1_n_7
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502     4.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.226ns  (logic 2.171ns (41.544%)  route 3.055ns (58.456%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          3.055     4.496    divider/btnC_IBUF
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  divider/ms_reg[24]_i_5/O
                         net (fo=1, routed)           0.000     4.620    divider/ms_reg[24]_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.226 r  divider/ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.226    divider/ms_reg_reg[24]_i_1_n_4
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504     4.845    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.167ns  (logic 2.112ns (40.877%)  route 3.055ns (59.123%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          3.055     4.496    divider/btnC_IBUF
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  divider/ms_reg[24]_i_5/O
                         net (fo=1, routed)           0.000     4.620    divider/ms_reg[24]_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.167 r  divider/ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.167    divider/ms_reg_reg[24]_i_1_n_5
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504     4.845    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.044ns  (logic 1.989ns (39.435%)  route 3.055ns (60.565%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          3.055     4.496    divider/btnC_IBUF
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  divider/ms_reg[24]_i_5/O
                         net (fo=1, routed)           0.000     4.620    divider/ms_reg[24]_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.044 r  divider/ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.044    divider/ms_reg_reg[24]_i_1_n_6
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504     4.845    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.867ns  (logic 1.812ns (37.233%)  route 3.055ns (62.767%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          3.055     4.496    divider/btnC_IBUF
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     4.620 r  divider/ms_reg[24]_i_5/O
                         net (fo=1, routed)           0.000     4.620    divider/ms_reg[24]_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.867 r  divider/ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.867    divider/ms_reg_reg[24]_i_1_n_7
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504     4.845    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.861ns  (logic 2.639ns (54.292%)  route 2.222ns (45.708%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          2.222     3.663    divider/btnC_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     3.787 r  divider/ms_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     3.787    divider/ms_reg[4]_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.185 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.185    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.299 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.299    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.413 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.413    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.527 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.527    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.861 r  divider/ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.861    divider/ms_reg_reg[20]_i_1_n_6
    SLICE_X0Y22          FDCE                                         r  divider/ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505     4.846    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  divider/ms_reg_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.840ns  (logic 2.618ns (54.093%)  route 2.222ns (45.907%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          2.222     3.663    divider/btnC_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     3.787 r  divider/ms_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     3.787    divider/ms_reg[4]_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.185 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.185    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.299 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.299    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.413 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.413    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.527 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.527    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.840 r  divider/ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.840    divider/ms_reg_reg[20]_i_1_n_4
    SLICE_X0Y22          FDCE                                         r  divider/ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505     4.846    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  divider/ms_reg_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.210ns (26.023%)  route 0.596ns (73.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.596     0.805    divider/btnC_IBUF
    SLICE_X0Y17          FDCE                                         f  divider/ms_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.985    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  divider/ms_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.210ns (26.023%)  route 0.596ns (73.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.596     0.805    divider/btnC_IBUF
    SLICE_X0Y17          FDCE                                         f  divider/ms_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.985    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  divider/ms_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.210ns (26.023%)  route 0.596ns (73.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.596     0.805    divider/btnC_IBUF
    SLICE_X0Y17          FDCE                                         f  divider/ms_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.985    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  divider/ms_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.210ns (26.023%)  route 0.596ns (73.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.596     0.805    divider/btnC_IBUF
    SLICE_X0Y17          FDCE                                         f  divider/ms_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.985    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  divider/ms_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.320ns (36.850%)  route 0.548ns (63.150%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.548     0.757    divider/btnC_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.802 r  divider/ms_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     0.802    divider/ms_reg[4]_i_4_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.867 r  divider/ms_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.867    divider/ms_reg_reg[4]_i_1_n_6
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.325ns (37.170%)  route 0.549ns (62.830%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.549     0.758    divider/btnC_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.803 r  divider/ms_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     0.803    divider/ms_reg[4]_i_5_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.873 r  divider/ms_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.873    divider/ms_reg_reg[4]_i_1_n_7
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.320ns (35.221%)  route 0.588ns (64.779%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.588     0.797    divider/btnC_IBUF
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.045     0.842 r  divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     0.842    divider/ms_reg[0]_i_5_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.907 r  divider/ms_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.907    divider/ms_reg_reg[0]_i_1_n_6
    SLICE_X0Y17          FDCE                                         r  divider/ms_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.985    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  divider/ms_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.325ns (35.538%)  route 0.589ns (64.462%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.589     0.798    divider/btnC_IBUF
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.045     0.843 r  divider/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     0.843    divider/ms_reg[0]_i_6_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.913 r  divider/ms_reg_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.913    divider/ms_reg_reg[0]_i_1_n_7
    SLICE_X0Y17          FDCE                                         r  divider/ms_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.985    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  divider/ms_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.401ns (42.201%)  route 0.549ns (57.799%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.549     0.758    divider/btnC_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.803 r  divider/ms_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     0.803    divider/ms_reg[4]_i_5_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.949 r  divider/ms_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.949    divider/ms_reg_reg[4]_i_1_n_5
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.421ns (43.394%)  route 0.549ns (56.606%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.549     0.758    divider/btnC_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.803 r  divider/ms_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     0.803    divider/ms_reg[4]_i_5_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.969 r  divider/ms_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.969    divider/ms_reg_reg[4]_i_1_n_4
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[7]/C





