
*** Running vivado
    with args -log rgb2ycbcr_container.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb2ycbcr_container.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed May 14 17:48:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source rgb2ycbcr_container.tcl -notrace
Command: synth_design -top rgb2ycbcr_container -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34772
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1129.234 ; gain = 469.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr_container' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/rgb2ycbcr_container.v:1]
INFO: [Synth 8-6157] synthesizing module 'int_mul_fra_ycbcr' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/converter.v:15]
INFO: [Synth 8-6157] synthesizing module 'shift_add_multiplier_8x16_frac' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/int_mul_fra.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_add_multiplier_8x16_frac' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/int_mul_fra.v:1]
INFO: [Synth 8-6155] done synthesizing module 'int_mul_fra_ycbcr' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/converter.v:15]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr_container' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/rtl/rgb2ycbcr_container.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1259.359 ; gain = 599.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1259.359 ; gain = 599.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1259.359 ; gain = 599.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rgb2ycbcr_container'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              PROCESSING |                               01 |                               01
                    DONE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rgb2ycbcr_container'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.797 ; gain = 603.832
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 24    
	   8 Input   24 Bit       Adders := 72    
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	             2048 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input 2048 Bit        Muxes := 1     
	   8 Input 2048 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 72    
	   2 Input   22 Bit        Muxes := 72    
	   2 Input   21 Bit        Muxes := 72    
	   2 Input   20 Bit        Muxes := 72    
	   2 Input   19 Bit        Muxes := 72    
	   2 Input   18 Bit        Muxes := 72    
	   2 Input   17 Bit        Muxes := 72    
	   2 Input    8 Bit        Muxes := 24    
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1514.066 ; gain = 854.102
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1514.066 ; gain = 854.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1577.938 ; gain = 917.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1690.930 ; gain = 1030.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1690.930 ; gain = 1030.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1690.930 ; gain = 1030.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1690.930 ; gain = 1030.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1690.930 ; gain = 1030.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1690.930 ; gain = 1030.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   912|
|2     |LUT1   |    72|
|3     |LUT2   |  1057|
|4     |LUT3   |  1178|
|5     |LUT4   |  1399|
|6     |LUT5   |   612|
|7     |LUT6   |  1612|
|8     |MUXF7  |     8|
|9     |FDCE   |  5062|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+----------------------------------+------+
|      |Instance                         |Module                            |Cells |
+------+---------------------------------+----------------------------------+------+
|1     |top                              |                                  | 11912|
|2     |  \converter_cores[0].converter  |int_mul_fra_ycbcr                 |   811|
|3     |    cb_g_mul                     |shift_add_multiplier_8x16_frac_55 |   140|
|4     |    cb_r_mul                     |shift_add_multiplier_8x16_frac_56 |    98|
|5     |    cr_b_mul                     |shift_add_multiplier_8x16_frac_57 |    73|
|6     |    cr_g_mul                     |shift_add_multiplier_8x16_frac_58 |   151|
|7     |    y_b_mul                      |shift_add_multiplier_8x16_frac_59 |   125|
|8     |    y_g_mul                      |shift_add_multiplier_8x16_frac_60 |   136|
|9     |    y_r_mul                      |shift_add_multiplier_8x16_frac_61 |    88|
|10    |  \converter_cores[1].converter  |int_mul_fra_ycbcr_0               |   863|
|11    |    cb_g_mul                     |shift_add_multiplier_8x16_frac_48 |   140|
|12    |    cb_r_mul                     |shift_add_multiplier_8x16_frac_49 |   102|
|13    |    cr_b_mul                     |shift_add_multiplier_8x16_frac_50 |    83|
|14    |    cr_g_mul                     |shift_add_multiplier_8x16_frac_51 |   159|
|15    |    y_b_mul                      |shift_add_multiplier_8x16_frac_52 |   123|
|16    |    y_g_mul                      |shift_add_multiplier_8x16_frac_53 |   164|
|17    |    y_r_mul                      |shift_add_multiplier_8x16_frac_54 |    92|
|18    |  \converter_cores[2].converter  |int_mul_fra_ycbcr_1               |   860|
|19    |    cb_g_mul                     |shift_add_multiplier_8x16_frac_41 |   139|
|20    |    cb_r_mul                     |shift_add_multiplier_8x16_frac_42 |    99|
|21    |    cr_b_mul                     |shift_add_multiplier_8x16_frac_43 |    83|
|22    |    cr_g_mul                     |shift_add_multiplier_8x16_frac_44 |   159|
|23    |    y_b_mul                      |shift_add_multiplier_8x16_frac_45 |   124|
|24    |    y_g_mul                      |shift_add_multiplier_8x16_frac_46 |   163|
|25    |    y_r_mul                      |shift_add_multiplier_8x16_frac_47 |    93|
|26    |  \converter_cores[3].converter  |int_mul_fra_ycbcr_2               |   859|
|27    |    cb_g_mul                     |shift_add_multiplier_8x16_frac_34 |   139|
|28    |    cb_r_mul                     |shift_add_multiplier_8x16_frac_35 |    99|
|29    |    cr_b_mul                     |shift_add_multiplier_8x16_frac_36 |    83|
|30    |    cr_g_mul                     |shift_add_multiplier_8x16_frac_37 |   159|
|31    |    y_b_mul                      |shift_add_multiplier_8x16_frac_38 |   123|
|32    |    y_g_mul                      |shift_add_multiplier_8x16_frac_39 |   163|
|33    |    y_r_mul                      |shift_add_multiplier_8x16_frac_40 |    93|
|34    |  \converter_cores[4].converter  |int_mul_fra_ycbcr_3               |   861|
|35    |    cb_g_mul                     |shift_add_multiplier_8x16_frac_27 |   139|
|36    |    cb_r_mul                     |shift_add_multiplier_8x16_frac_28 |    99|
|37    |    cr_b_mul                     |shift_add_multiplier_8x16_frac_29 |    83|
|38    |    cr_g_mul                     |shift_add_multiplier_8x16_frac_30 |   159|
|39    |    y_b_mul                      |shift_add_multiplier_8x16_frac_31 |   124|
|40    |    y_g_mul                      |shift_add_multiplier_8x16_frac_32 |   164|
|41    |    y_r_mul                      |shift_add_multiplier_8x16_frac_33 |    93|
|42    |  \converter_cores[5].converter  |int_mul_fra_ycbcr_4               |   861|
|43    |    cb_g_mul                     |shift_add_multiplier_8x16_frac_20 |   139|
|44    |    cb_r_mul                     |shift_add_multiplier_8x16_frac_21 |    99|
|45    |    cr_b_mul                     |shift_add_multiplier_8x16_frac_22 |    83|
|46    |    cr_g_mul                     |shift_add_multiplier_8x16_frac_23 |   159|
|47    |    y_b_mul                      |shift_add_multiplier_8x16_frac_24 |   124|
|48    |    y_g_mul                      |shift_add_multiplier_8x16_frac_25 |   164|
|49    |    y_r_mul                      |shift_add_multiplier_8x16_frac_26 |    93|
|50    |  \converter_cores[6].converter  |int_mul_fra_ycbcr_5               |   859|
|51    |    cb_g_mul                     |shift_add_multiplier_8x16_frac_13 |   139|
|52    |    cb_r_mul                     |shift_add_multiplier_8x16_frac_14 |    99|
|53    |    cr_b_mul                     |shift_add_multiplier_8x16_frac_15 |    83|
|54    |    cr_g_mul                     |shift_add_multiplier_8x16_frac_16 |   159|
|55    |    y_b_mul                      |shift_add_multiplier_8x16_frac_17 |   123|
|56    |    y_g_mul                      |shift_add_multiplier_8x16_frac_18 |   163|
|57    |    y_r_mul                      |shift_add_multiplier_8x16_frac_19 |    93|
|58    |  \converter_cores[7].converter  |int_mul_fra_ycbcr_6               |   863|
|59    |    cb_g_mul                     |shift_add_multiplier_8x16_frac    |   139|
|60    |    cb_r_mul                     |shift_add_multiplier_8x16_frac_7  |    99|
|61    |    cr_b_mul                     |shift_add_multiplier_8x16_frac_8  |    83|
|62    |    cr_g_mul                     |shift_add_multiplier_8x16_frac_9  |   161|
|63    |    y_b_mul                      |shift_add_multiplier_8x16_frac_10 |   124|
|64    |    y_g_mul                      |shift_add_multiplier_8x16_frac_11 |   164|
|65    |    y_r_mul                      |shift_add_multiplier_8x16_frac_12 |    93|
+------+---------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1690.930 ; gain = 1030.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1690.930 ; gain = 1030.965
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1690.930 ; gain = 1030.965
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1750.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 920 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1871.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 893605bb
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1871.766 ; gain = 1214.750
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2167.625 ; gain = 0.113
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/1_uhv/synthesis_tests/rgb2ycbcr_container_proj/rgb2ycbcr_container_proj.runs/synth_1/rgb2ycbcr_container.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file rgb2ycbcr_container_utilization_synth.rpt -pb rgb2ycbcr_container_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 14 17:48:36 2025...
