// Seed: 1933173231
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input tri0 id_2,
    input supply1 id_3
);
  wire id_5;
  assign module_1.id_4 = 0;
  logic id_6 [-1 'd0 : -1];
  wire  id_7;
  ;
  logic id_8, id_9;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input wor id_2,
    input supply0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input uwire id_8,
    input wor id_9,
    input wor id_10,
    output supply1 id_11,
    input tri1 id_12,
    input wire id_13,
    output logic id_14
);
  assign id_11 = -1;
  always @(!id_1) begin : LABEL_0
    id_14 = id_3;
  end
  wire id_16;
  always @(negedge id_4 != 1 - id_4) id_0 = -1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2,
      id_5
  );
endmodule
