Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov 19 17:23:35 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   13          
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (44)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (44)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk_div/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_m_inst/o_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    160.376        0.000                      0                  237        0.190        0.000                      0                  237        3.000        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 83.333}       166.667         6.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      160.376        0.000                      0                  237        0.190        0.000                      0                  237       46.693        0.000                       0                   161  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      160.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             160.376ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 1.244ns (21.592%)  route 4.517ns (78.408%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 165.118 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.835    -0.917    gen_clock_en_inst/clk_out1
    SLICE_X6Y47          FDCE                                         r  gen_clock_en_inst/o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.399 f  gen_clock_en_inst/o_reg[30]/Q
                         net (fo=2, routed)           1.023     0.624    gen_clock_en_inst/o_reg_n_0_[30]
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.124     0.748 f  gen_clock_en_inst/sec0[3]_i_13/O
                         net (fo=2, routed)           0.827     1.575    gen_clock_en_inst/sec0[3]_i_13_n_0
    SLICE_X6Y41          LUT5 (Prop_lut5_I4_O)        0.150     1.725 f  gen_clock_en_inst/sec0[3]_i_9/O
                         net (fo=2, routed)           0.866     2.591    gen_clock_en_inst/sec0[3]_i_9_n_0
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.328     2.919 r  gen_clock_en_inst/sec0[3]_i_4/O
                         net (fo=47, routed)          1.084     4.003    debounce_btn0_inst/min1_reg[3]_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I2_O)        0.124     4.127 r  debounce_btn0_inst/sec1[3]_i_1/O
                         net (fo=4, routed)           0.718     4.845    clock_inst/sec1_reg[3]_0[0]
    SLICE_X3Y49          FDCE                                         r  clock_inst/sec1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.657   165.118    clock_inst/clk_out1
    SLICE_X3Y49          FDCE                                         r  clock_inst/sec1_reg[1]/C
                         clock pessimism              0.569   165.687    
                         clock uncertainty           -0.262   165.425    
    SLICE_X3Y49          FDCE (Setup_fdce_C_CE)      -0.205   165.220    clock_inst/sec1_reg[1]
  -------------------------------------------------------------------
                         required time                        165.221    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                160.376    

Slack (MET) :             160.376ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 1.244ns (21.592%)  route 4.517ns (78.408%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 165.118 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.835    -0.917    gen_clock_en_inst/clk_out1
    SLICE_X6Y47          FDCE                                         r  gen_clock_en_inst/o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.399 f  gen_clock_en_inst/o_reg[30]/Q
                         net (fo=2, routed)           1.023     0.624    gen_clock_en_inst/o_reg_n_0_[30]
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.124     0.748 f  gen_clock_en_inst/sec0[3]_i_13/O
                         net (fo=2, routed)           0.827     1.575    gen_clock_en_inst/sec0[3]_i_13_n_0
    SLICE_X6Y41          LUT5 (Prop_lut5_I4_O)        0.150     1.725 f  gen_clock_en_inst/sec0[3]_i_9/O
                         net (fo=2, routed)           0.866     2.591    gen_clock_en_inst/sec0[3]_i_9_n_0
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.328     2.919 r  gen_clock_en_inst/sec0[3]_i_4/O
                         net (fo=47, routed)          1.084     4.003    debounce_btn0_inst/min1_reg[3]_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I2_O)        0.124     4.127 r  debounce_btn0_inst/sec1[3]_i_1/O
                         net (fo=4, routed)           0.718     4.845    clock_inst/sec1_reg[3]_0[0]
    SLICE_X3Y49          FDCE                                         r  clock_inst/sec1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.657   165.118    clock_inst/clk_out1
    SLICE_X3Y49          FDCE                                         r  clock_inst/sec1_reg[3]/C
                         clock pessimism              0.569   165.687    
                         clock uncertainty           -0.262   165.425    
    SLICE_X3Y49          FDCE (Setup_fdce_C_CE)      -0.205   165.220    clock_inst/sec1_reg[3]
  -------------------------------------------------------------------
                         required time                        165.221    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                160.376    

Slack (MET) :             160.601ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 1.244ns (22.325%)  route 4.328ns (77.675%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 165.118 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.835    -0.917    gen_clock_en_inst/clk_out1
    SLICE_X6Y47          FDCE                                         r  gen_clock_en_inst/o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.399 f  gen_clock_en_inst/o_reg[30]/Q
                         net (fo=2, routed)           1.023     0.624    gen_clock_en_inst/o_reg_n_0_[30]
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.124     0.748 f  gen_clock_en_inst/sec0[3]_i_13/O
                         net (fo=2, routed)           0.827     1.575    gen_clock_en_inst/sec0[3]_i_13_n_0
    SLICE_X6Y41          LUT5 (Prop_lut5_I4_O)        0.150     1.725 f  gen_clock_en_inst/sec0[3]_i_9/O
                         net (fo=2, routed)           0.866     2.591    gen_clock_en_inst/sec0[3]_i_9_n_0
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.328     2.919 r  gen_clock_en_inst/sec0[3]_i_4/O
                         net (fo=47, routed)          1.084     4.003    debounce_btn0_inst/min1_reg[3]_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I2_O)        0.124     4.127 r  debounce_btn0_inst/sec1[3]_i_1/O
                         net (fo=4, routed)           0.529     4.656    clock_inst/sec1_reg[3]_0[0]
    SLICE_X2Y49          FDCE                                         r  clock_inst/sec1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.657   165.118    clock_inst/clk_out1
    SLICE_X2Y49          FDCE                                         r  clock_inst/sec1_reg[0]/C
                         clock pessimism              0.569   165.687    
                         clock uncertainty           -0.262   165.425    
    SLICE_X2Y49          FDCE (Setup_fdce_C_CE)      -0.169   165.256    clock_inst/sec1_reg[0]
  -------------------------------------------------------------------
                         required time                        165.257    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                160.601    

Slack (MET) :             160.601ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 1.244ns (22.325%)  route 4.328ns (77.675%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 165.118 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.835    -0.917    gen_clock_en_inst/clk_out1
    SLICE_X6Y47          FDCE                                         r  gen_clock_en_inst/o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.399 f  gen_clock_en_inst/o_reg[30]/Q
                         net (fo=2, routed)           1.023     0.624    gen_clock_en_inst/o_reg_n_0_[30]
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.124     0.748 f  gen_clock_en_inst/sec0[3]_i_13/O
                         net (fo=2, routed)           0.827     1.575    gen_clock_en_inst/sec0[3]_i_13_n_0
    SLICE_X6Y41          LUT5 (Prop_lut5_I4_O)        0.150     1.725 f  gen_clock_en_inst/sec0[3]_i_9/O
                         net (fo=2, routed)           0.866     2.591    gen_clock_en_inst/sec0[3]_i_9_n_0
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.328     2.919 r  gen_clock_en_inst/sec0[3]_i_4/O
                         net (fo=47, routed)          1.084     4.003    debounce_btn0_inst/min1_reg[3]_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I2_O)        0.124     4.127 r  debounce_btn0_inst/sec1[3]_i_1/O
                         net (fo=4, routed)           0.529     4.656    clock_inst/sec1_reg[3]_0[0]
    SLICE_X2Y49          FDCE                                         r  clock_inst/sec1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.657   165.118    clock_inst/clk_out1
    SLICE_X2Y49          FDCE                                         r  clock_inst/sec1_reg[2]/C
                         clock pessimism              0.569   165.687    
                         clock uncertainty           -0.262   165.425    
    SLICE_X2Y49          FDCE (Setup_fdce_C_CE)      -0.169   165.256    clock_inst/sec1_reg[2]
  -------------------------------------------------------------------
                         required time                        165.257    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                160.601    

Slack (MET) :             160.608ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/hrs0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 1.372ns (24.482%)  route 4.232ns (75.518%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 165.116 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.833    -0.919    gen_clock_en_inst/clk_out1
    SLICE_X6Y42          FDCE                                         r  gen_clock_en_inst/o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.478    -0.441 f  gen_clock_en_inst/o_reg[12]/Q
                         net (fo=2, routed)           0.843     0.403    gen_clock_en_inst/o_reg_n_0_[12]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.296     0.699 f  gen_clock_en_inst/sec0[3]_i_12/O
                         net (fo=2, routed)           1.036     1.735    gen_clock_en_inst/sec0[3]_i_12_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.146     1.881 f  gen_clock_en_inst/sec0[3]_i_8/O
                         net (fo=2, routed)           0.960     2.841    gen_clock_en_inst/sec0[3]_i_8_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.328     3.169 r  gen_clock_en_inst/hrs1[3]_i_8/O
                         net (fo=9, routed)           0.906     4.075    debounce_btn0_inst/hrs0_reg[3]_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I3_O)        0.124     4.199 r  debounce_btn0_inst/hrs0[3]_i_1/O
                         net (fo=4, routed)           0.487     4.686    clock_inst/hrs0_reg[3]_2[0]
    SLICE_X4Y46          FDCE                                         r  clock_inst/hrs0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.655   165.116    clock_inst/clk_out1
    SLICE_X4Y46          FDCE                                         r  clock_inst/hrs0_reg[1]/C
                         clock pessimism              0.608   165.724    
                         clock uncertainty           -0.262   165.462    
    SLICE_X4Y46          FDCE (Setup_fdce_C_CE)      -0.169   165.293    clock_inst/hrs0_reg[1]
  -------------------------------------------------------------------
                         required time                        165.294    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                160.608    

Slack (MET) :             160.608ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/hrs0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 1.372ns (24.482%)  route 4.232ns (75.518%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 165.116 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.833    -0.919    gen_clock_en_inst/clk_out1
    SLICE_X6Y42          FDCE                                         r  gen_clock_en_inst/o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.478    -0.441 f  gen_clock_en_inst/o_reg[12]/Q
                         net (fo=2, routed)           0.843     0.403    gen_clock_en_inst/o_reg_n_0_[12]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.296     0.699 f  gen_clock_en_inst/sec0[3]_i_12/O
                         net (fo=2, routed)           1.036     1.735    gen_clock_en_inst/sec0[3]_i_12_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.146     1.881 f  gen_clock_en_inst/sec0[3]_i_8/O
                         net (fo=2, routed)           0.960     2.841    gen_clock_en_inst/sec0[3]_i_8_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.328     3.169 r  gen_clock_en_inst/hrs1[3]_i_8/O
                         net (fo=9, routed)           0.906     4.075    debounce_btn0_inst/hrs0_reg[3]_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I3_O)        0.124     4.199 r  debounce_btn0_inst/hrs0[3]_i_1/O
                         net (fo=4, routed)           0.487     4.686    clock_inst/hrs0_reg[3]_2[0]
    SLICE_X4Y46          FDCE                                         r  clock_inst/hrs0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.655   165.116    clock_inst/clk_out1
    SLICE_X4Y46          FDCE                                         r  clock_inst/hrs0_reg[2]/C
                         clock pessimism              0.608   165.724    
                         clock uncertainty           -0.262   165.462    
    SLICE_X4Y46          FDCE (Setup_fdce_C_CE)      -0.169   165.293    clock_inst/hrs0_reg[2]
  -------------------------------------------------------------------
                         required time                        165.294    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                160.608    

Slack (MET) :             160.608ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/hrs0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 1.372ns (24.482%)  route 4.232ns (75.518%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 165.116 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.833    -0.919    gen_clock_en_inst/clk_out1
    SLICE_X6Y42          FDCE                                         r  gen_clock_en_inst/o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.478    -0.441 f  gen_clock_en_inst/o_reg[12]/Q
                         net (fo=2, routed)           0.843     0.403    gen_clock_en_inst/o_reg_n_0_[12]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.296     0.699 f  gen_clock_en_inst/sec0[3]_i_12/O
                         net (fo=2, routed)           1.036     1.735    gen_clock_en_inst/sec0[3]_i_12_n_0
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.146     1.881 f  gen_clock_en_inst/sec0[3]_i_8/O
                         net (fo=2, routed)           0.960     2.841    gen_clock_en_inst/sec0[3]_i_8_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.328     3.169 r  gen_clock_en_inst/hrs1[3]_i_8/O
                         net (fo=9, routed)           0.906     4.075    debounce_btn0_inst/hrs0_reg[3]_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I3_O)        0.124     4.199 r  debounce_btn0_inst/hrs0[3]_i_1/O
                         net (fo=4, routed)           0.487     4.686    clock_inst/hrs0_reg[3]_2[0]
    SLICE_X4Y46          FDCE                                         r  clock_inst/hrs0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.655   165.116    clock_inst/clk_out1
    SLICE_X4Y46          FDCE                                         r  clock_inst/hrs0_reg[3]/C
                         clock pessimism              0.608   165.724    
                         clock uncertainty           -0.262   165.462    
    SLICE_X4Y46          FDCE (Setup_fdce_C_CE)      -0.169   165.293    clock_inst/hrs0_reg[3]
  -------------------------------------------------------------------
                         required time                        165.294    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                160.608    

Slack (MET) :             160.645ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 1.244ns (22.495%)  route 4.286ns (77.505%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 165.117 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.835    -0.917    gen_clock_en_inst/clk_out1
    SLICE_X6Y47          FDCE                                         r  gen_clock_en_inst/o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.399 f  gen_clock_en_inst/o_reg[30]/Q
                         net (fo=2, routed)           1.023     0.624    gen_clock_en_inst/o_reg_n_0_[30]
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.124     0.748 f  gen_clock_en_inst/sec0[3]_i_13/O
                         net (fo=2, routed)           0.827     1.575    gen_clock_en_inst/sec0[3]_i_13_n_0
    SLICE_X6Y41          LUT5 (Prop_lut5_I4_O)        0.150     1.725 f  gen_clock_en_inst/sec0[3]_i_9/O
                         net (fo=2, routed)           0.866     2.591    gen_clock_en_inst/sec0[3]_i_9_n_0
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.328     2.919 r  gen_clock_en_inst/sec0[3]_i_4/O
                         net (fo=47, routed)          1.075     3.994    debounce_btn0_inst/min1_reg[3]_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I2_O)        0.124     4.118 r  debounce_btn0_inst/min0[3]_i_1/O
                         net (fo=4, routed)           0.496     4.614    clock_inst/min0_reg[3]_1[0]
    SLICE_X5Y47          FDCE                                         r  clock_inst/min0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.656   165.117    clock_inst/clk_out1
    SLICE_X5Y47          FDCE                                         r  clock_inst/min0_reg[1]/C
                         clock pessimism              0.608   165.725    
                         clock uncertainty           -0.262   165.464    
    SLICE_X5Y47          FDCE (Setup_fdce_C_CE)      -0.205   165.258    clock_inst/min0_reg[1]
  -------------------------------------------------------------------
                         required time                        165.258    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                160.645    

Slack (MET) :             160.726ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 1.244ns (22.844%)  route 4.202ns (77.156%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 165.117 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.835    -0.917    gen_clock_en_inst/clk_out1
    SLICE_X6Y47          FDCE                                         r  gen_clock_en_inst/o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.399 f  gen_clock_en_inst/o_reg[30]/Q
                         net (fo=2, routed)           1.023     0.624    gen_clock_en_inst/o_reg_n_0_[30]
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.124     0.748 f  gen_clock_en_inst/sec0[3]_i_13/O
                         net (fo=2, routed)           0.827     1.575    gen_clock_en_inst/sec0[3]_i_13_n_0
    SLICE_X6Y41          LUT5 (Prop_lut5_I4_O)        0.150     1.725 f  gen_clock_en_inst/sec0[3]_i_9/O
                         net (fo=2, routed)           0.866     2.591    gen_clock_en_inst/sec0[3]_i_9_n_0
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.328     2.919 r  gen_clock_en_inst/sec0[3]_i_4/O
                         net (fo=47, routed)          0.630     3.549    debounce_btn0_inst/min1_reg[3]_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     3.673 r  debounce_btn0_inst/min1[3]_i_1/O
                         net (fo=4, routed)           0.856     4.529    clock_inst/min1_reg[3]_0[0]
    SLICE_X0Y44          FDCE                                         r  clock_inst/min1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.656   165.117    clock_inst/clk_out1
    SLICE_X0Y44          FDCE                                         r  clock_inst/min1_reg[0]/C
                         clock pessimism              0.569   165.686    
                         clock uncertainty           -0.262   165.424    
    SLICE_X0Y44          FDCE (Setup_fdce_C_CE)      -0.169   165.255    clock_inst/min1_reg[0]
  -------------------------------------------------------------------
                         required time                        165.255    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                160.726    

Slack (MET) :             160.726ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 1.244ns (22.844%)  route 4.202ns (77.156%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 165.117 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.835    -0.917    gen_clock_en_inst/clk_out1
    SLICE_X6Y47          FDCE                                         r  gen_clock_en_inst/o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.518    -0.399 f  gen_clock_en_inst/o_reg[30]/Q
                         net (fo=2, routed)           1.023     0.624    gen_clock_en_inst/o_reg_n_0_[30]
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.124     0.748 f  gen_clock_en_inst/sec0[3]_i_13/O
                         net (fo=2, routed)           0.827     1.575    gen_clock_en_inst/sec0[3]_i_13_n_0
    SLICE_X6Y41          LUT5 (Prop_lut5_I4_O)        0.150     1.725 f  gen_clock_en_inst/sec0[3]_i_9/O
                         net (fo=2, routed)           0.866     2.591    gen_clock_en_inst/sec0[3]_i_9_n_0
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.328     2.919 r  gen_clock_en_inst/sec0[3]_i_4/O
                         net (fo=47, routed)          0.630     3.549    debounce_btn0_inst/min1_reg[3]_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     3.673 r  debounce_btn0_inst/min1[3]_i_1/O
                         net (fo=4, routed)           0.856     4.529    clock_inst/min1_reg[3]_0[0]
    SLICE_X0Y44          FDCE                                         r  clock_inst/min1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.656   165.117    clock_inst/clk_out1
    SLICE_X0Y44          FDCE                                         r  clock_inst/min1_reg[1]/C
                         clock pessimism              0.569   165.686    
                         clock uncertainty           -0.262   165.424    
    SLICE_X0Y44          FDCE (Setup_fdce_C_CE)      -0.169   165.255    clock_inst/min1_reg[1]
  -------------------------------------------------------------------
                         required time                        165.255    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                160.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            debounce_btn0_inst/btn_in_d_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.595    -0.415    debounce_btn0_inst/clk_out1
    SLICE_X9Y49          FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  debounce_btn0_inst/btn_in_d_reg[1][1]/Q
                         net (fo=2, routed)           0.121    -0.153    debounce_btn0_inst/btn_in_d_reg[1][1]
    SLICE_X9Y49          FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.864    -0.512    debounce_btn0_inst/clk_out1
    SLICE_X9Y49          FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[2][1]/C
                         clock pessimism              0.097    -0.415    
    SLICE_X9Y49          FDCE (Hold_fdce_C_D)         0.072    -0.343    debounce_btn0_inst/btn_in_d_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            debounce_btn0_inst/btn_in_d_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.595    -0.415    debounce_btn0_inst/clk_out1
    SLICE_X9Y49          FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  debounce_btn0_inst/btn_in_d_reg[2][1]/Q
                         net (fo=2, routed)           0.123    -0.151    debounce_btn0_inst/btn_in_d_reg[2][1]
    SLICE_X8Y49          FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.864    -0.512    debounce_btn0_inst/clk_out1
    SLICE_X8Y49          FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][1]/C
                         clock pessimism              0.110    -0.402    
    SLICE_X8Y49          FDCE (Hold_fdce_C_D)         0.052    -0.350    debounce_btn0_inst/btn_in_d_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            debounce_btn0_inst/btn_in_d_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.639%)  route 0.173ns (51.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.595    -0.415    debounce_btn0_inst/clk_out1
    SLICE_X10Y49         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.251 r  debounce_btn0_inst/btn_in_d_reg[1][2]/Q
                         net (fo=2, routed)           0.173    -0.077    debounce_btn0_inst/btn_in_d_reg[1][2]
    SLICE_X9Y49          FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.864    -0.512    debounce_btn0_inst/clk_out1
    SLICE_X9Y49          FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[2][2]/C
                         clock pessimism              0.133    -0.379    
    SLICE_X9Y49          FDCE (Hold_fdce_C_D)         0.071    -0.308    debounce_btn0_inst/btn_in_d_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clock_inst/sec0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.399%)  route 0.156ns (45.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.624    -0.386    clock_inst/clk_out1
    SLICE_X5Y48          FDCE                                         r  clock_inst/sec0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.245 r  clock_inst/sec0_reg[1]/Q
                         net (fo=14, routed)          0.156    -0.089    clock_inst/sec0_0[1]
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.045    -0.044 r  clock_inst/sec0[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.044    clock_inst/p_1_in[3]
    SLICE_X5Y48          FDCE                                         r  clock_inst/sec0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.893    -0.483    clock_inst/clk_out1
    SLICE_X5Y48          FDCE                                         r  clock_inst/sec0_reg[3]/C
                         clock pessimism              0.097    -0.386    
    SLICE_X5Y48          FDCE (Hold_fdce_C_D)         0.092    -0.294    clock_inst/sec0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            debounce_btn0_inst/btn_in_d_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.595    -0.415    debounce_btn0_inst/clk_out1
    SLICE_X9Y49          FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  debounce_btn0_inst/btn_in_d_reg[2][0]/Q
                         net (fo=2, routed)           0.181    -0.092    debounce_btn0_inst/btn_in_d_reg[2][0]
    SLICE_X8Y49          FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.864    -0.512    debounce_btn0_inst/clk_out1
    SLICE_X8Y49          FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
                         clock pessimism              0.110    -0.402    
    SLICE_X8Y49          FDCE (Hold_fdce_C_D)         0.059    -0.343    debounce_btn0_inst/btn_in_d_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            digit_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.212ns (55.250%)  route 0.172ns (44.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.624    -0.386    clk_6mhz
    SLICE_X6Y48          FDCE                                         r  digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.164    -0.222 r  digit_reg[1]/Q
                         net (fo=6, routed)           0.172    -0.050    debounce_btn0_inst/Q[1]
    SLICE_X6Y48          LUT4 (Prop_lut4_I3_O)        0.048    -0.002 r  debounce_btn0_inst/digit[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.002    p_1_in__0[2]
    SLICE_X6Y48          FDCE                                         r  digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.893    -0.483    clk_6mhz
    SLICE_X6Y48          FDCE                                         r  digit_reg[2]/C
                         clock pessimism              0.097    -0.386    
    SLICE_X6Y48          FDCE (Hold_fdce_C_D)         0.131    -0.255    digit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            digit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.897%)  route 0.172ns (45.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.624    -0.386    clk_6mhz
    SLICE_X6Y48          FDCE                                         r  digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.164    -0.222 r  digit_reg[1]/Q
                         net (fo=6, routed)           0.172    -0.050    debounce_btn0_inst/Q[1]
    SLICE_X6Y48          LUT4 (Prop_lut4_I0_O)        0.045    -0.005 r  debounce_btn0_inst/digit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.005    p_1_in__0[0]
    SLICE_X6Y48          FDCE                                         r  digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.893    -0.483    clk_6mhz
    SLICE_X6Y48          FDCE                                         r  digit_reg[0]/C
                         clock pessimism              0.097    -0.386    
    SLICE_X6Y48          FDCE (Hold_fdce_C_D)         0.120    -0.266    digit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_div/o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.622    -0.388    clk_div/clk_out1
    SLICE_X1Y41          FDRE                                         r  clk_div/o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.247 r  clk_div/o_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.129    clk_div/o[12]
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.021 r  clk_div/o0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.021    clk_div/p_1_in[12]
    SLICE_X1Y41          FDRE                                         r  clk_div/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.892    -0.484    clk_div/clk_out1
    SLICE_X1Y41          FDRE                                         r  clk_div/o_reg[12]/C
                         clock pessimism              0.096    -0.388    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.105    -0.283    clk_div/o_reg[12]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_div/o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.622    -0.388    clk_div/clk_out1
    SLICE_X1Y42          FDRE                                         r  clk_div/o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.247 r  clk_div/o_reg[16]/Q
                         net (fo=2, routed)           0.117    -0.129    clk_div/o[16]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.021 r  clk_div/o0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.021    clk_div/p_1_in[16]
    SLICE_X1Y42          FDRE                                         r  clk_div/o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.892    -0.484    clk_div/clk_out1
    SLICE_X1Y42          FDRE                                         r  clk_div/o_reg[16]/C
                         clock pessimism              0.096    -0.388    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.105    -0.283    clk_div/o_reg[16]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gen_clock_en_m_inst/o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            gen_clock_en_m_inst/o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.593    -0.417    gen_clock_en_m_inst/clk_out1
    SLICE_X9Y42          FDCE                                         r  gen_clock_en_m_inst/o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141    -0.276 f  gen_clock_en_m_inst/o_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.107    gen_clock_en_m_inst/o[0]
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.045    -0.062 r  gen_clock_en_m_inst/o[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.062    gen_clock_en_m_inst/o_0[0]
    SLICE_X9Y42          FDCE                                         r  gen_clock_en_m_inst/o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.862    -0.514    gen_clock_en_m_inst/clk_out1
    SLICE_X9Y42          FDCE                                         r  gen_clock_en_m_inst/o_reg[0]/C
                         clock pessimism              0.097    -0.417    
    SLICE_X9Y42          FDCE (Hold_fdce_C_D)         0.091    -0.326    gen_clock_en_m_inst/o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 83.333 }
Period(ns):         166.667
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         166.667     164.511    BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         166.667     165.418    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X6Y48      digit_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X6Y48      digit_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X6Y48      digit_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X6Y48      digit_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X6Y49      digit_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         166.667     165.667    SLICE_X6Y48      digit_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X0Y46      clk_div/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X0Y39      clk_div/o_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       166.667     46.693     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y48      digit_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y48      digit_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y48      digit_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y48      digit_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y48      digit_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y48      digit_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y48      digit_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y48      digit_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y49      digit_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y49      digit_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y48      digit_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y48      digit_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y48      digit_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y48      digit_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y48      digit_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y48      digit_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y48      digit_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y48      digit_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y49      digit_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X6Y49      digit_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.836ns  (logic 4.236ns (43.072%)  route 5.599ns (56.928%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE                         0.000     0.000 r  seg_com_reg[2]/C
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  seg_com_reg[2]/Q
                         net (fo=11, routed)          0.735     1.253    clock_inst/seg_data_OBUF[3]_inst_i_1_0[2]
    SLICE_X2Y46          LUT5 (Prop_lut5_I1_O)        0.117     1.370 r  clock_inst/seg_data_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.685     2.056    clock_inst/seg_data_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.348     2.404 r  clock_inst/seg_data_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.817     3.221    clock_inst/seg_data_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.124     3.345 r  clock_inst/seg_data_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.137     4.483    clock_inst/seg_data_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I1_O)        0.124     4.607 r  clock_inst/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.224     6.830    seg_data_OBUF[6]
    AA11                 OBUF (Prop_obuf_I_O)         3.005     9.836 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.836    seg_data[6]
    AA11                                                              r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[0]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.768ns  (logic 1.454ns (14.880%)  route 8.315ns (85.120%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.523     6.852    debounce_btn0_inst/reset
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.976 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         2.792     9.768    rst
    SLICE_X0Y45          FDCE                                         f  seg_com_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[1]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.768ns  (logic 1.454ns (14.880%)  route 8.315ns (85.120%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.523     6.852    debounce_btn0_inst/reset
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.976 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         2.792     9.768    rst
    SLICE_X0Y45          FDCE                                         f  seg_com_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[3]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.768ns  (logic 1.454ns (14.880%)  route 8.315ns (85.120%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.523     6.852    debounce_btn0_inst/reset
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.976 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         2.792     9.768    rst
    SLICE_X0Y45          FDCE                                         f  seg_com_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[4]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.768ns  (logic 1.454ns (14.880%)  route 8.315ns (85.120%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.523     6.852    debounce_btn0_inst/reset
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.976 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         2.792     9.768    rst
    SLICE_X0Y45          FDCE                                         f  seg_com_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[5]_lopt_replica/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.768ns  (logic 1.454ns (14.880%)  route 8.315ns (85.120%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.523     6.852    debounce_btn0_inst/reset
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.976 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         2.792     9.768    rst
    SLICE_X0Y45          FDPE                                         f  seg_com_reg[5]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.476ns  (logic 4.167ns (43.968%)  route 5.310ns (56.032%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE                         0.000     0.000 r  seg_com_reg[0]/C
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  seg_com_reg[0]/Q
                         net (fo=11, routed)          1.157     1.613    clock_inst/seg_data_OBUF[3]_inst_i_1_0[0]
    SLICE_X1Y48          LUT4 (Prop_lut4_I0_O)        0.152     1.765 r  clock_inst/seg_data_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.418     2.183    clock_inst/seg_data_OBUF[5]_inst_i_8_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.326     2.509 r  clock_inst/seg_data_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.494     3.003    clock_inst/seg_data_OBUF[5]_inst_i_5_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.124     3.127 r  clock_inst/seg_data_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.825     3.952    clock_inst/seg_data_OBUF[5]_inst_i_2_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.124     4.076 r  clock_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.416     6.492    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         2.985     9.476 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.476    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            led_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.338ns  (logic 1.454ns (15.565%)  route 7.885ns (84.435%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.523     6.852    debounce_btn0_inst/reset
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.976 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         2.362     9.338    rst
    SLICE_X4Y47          FDCE                                         f  led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.094ns  (logic 4.118ns (45.285%)  route 4.976ns (54.715%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE                         0.000     0.000 r  seg_com_reg[3]/C
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  seg_com_reg[3]/Q
                         net (fo=10, routed)          1.445     1.963    clock_inst/seg_data_OBUF[3]_inst_i_1_0[3]
    SLICE_X3Y47          LUT5 (Prop_lut5_I0_O)        0.152     2.115 r  clock_inst/seg_data_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.615     2.730    clock_inst/seg_data_OBUF[7]_inst_i_8_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.332     3.062 f  clock_inst/seg_data_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.647     3.709    clock_inst/seg_data_OBUF[7]_inst_i_5_n_0
    SLICE_X1Y47          LUT4 (Prop_lut4_I3_O)        0.124     3.833 r  clock_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.268     6.102    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         2.992     9.094 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.094    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.936ns  (logic 3.422ns (38.290%)  route 5.514ns (61.710%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  led_reg[1]/Q
                         net (fo=2, routed)           5.514     6.032    led_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         2.904     8.936 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.936    led[1]
    T21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.164ns (53.619%)  route 0.142ns (46.381%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE                         0.000     0.000 r  seg_com_reg[2]/C
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  seg_com_reg[2]/Q
                         net (fo=11, routed)          0.142     0.306    seg_com_OBUF[2]
    SLICE_X0Y45          FDCE                                         r  seg_com_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.164ns (52.580%)  route 0.148ns (47.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE                         0.000     0.000 r  seg_com_reg[1]/C
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  seg_com_reg[1]/Q
                         net (fo=11, routed)          0.148     0.312    seg_com_OBUF[1]
    SLICE_X0Y45          FDCE                                         r  seg_com_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.164ns (52.495%)  route 0.148ns (47.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE                         0.000     0.000 r  seg_com_reg[3]/C
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  seg_com_reg[3]/Q
                         net (fo=10, routed)          0.148     0.312    seg_com_OBUF[3]
    SLICE_X2Y46          FDCE                                         r  seg_com_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.695%)  route 0.189ns (57.305%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE                         0.000     0.000 r  seg_com_reg[0]/C
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[0]/Q
                         net (fo=11, routed)          0.189     0.330    seg_com_OBUF[0]
    SLICE_X0Y45          FDPE                                         r  seg_com_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_com_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.302%)  route 0.192ns (57.698%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDPE                         0.000     0.000 r  seg_com_reg[5]/C
    SLICE_X3Y46          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  seg_com_reg[5]/Q
                         net (fo=10, routed)          0.192     0.333    seg_com_OBUF[5]
    SLICE_X0Y45          FDCE                                         r  seg_com_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.164ns (44.006%)  route 0.209ns (55.994%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE                         0.000     0.000 r  seg_com_reg[3]/C
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  seg_com_reg[3]/Q
                         net (fo=10, routed)          0.209     0.373    seg_com_OBUF[3]
    SLICE_X2Y46          FDCE                                         r  seg_com_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.209ns (55.771%)  route 0.166ns (44.229%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  led_reg[1]/Q
                         net (fo=2, routed)           0.166     0.330    clock_inst/led_OBUF[0]
    SLICE_X4Y47          LUT6 (Prop_lut6_I3_O)        0.045     0.375 r  clock_inst/led[1]_i_1/O
                         net (fo=1, routed)           0.000     0.375    led3_out
    SLICE_X4Y47          FDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.164ns (39.863%)  route 0.247ns (60.137%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE                         0.000     0.000 r  seg_com_reg[2]/C
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  seg_com_reg[2]/Q
                         net (fo=11, routed)          0.247     0.411    seg_com_OBUF[2]
    SLICE_X2Y46          FDCE                                         r  seg_com_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.141ns (33.873%)  route 0.275ns (66.127%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE                         0.000     0.000 r  seg_com_reg[0]/C
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[0]/Q
                         net (fo=11, routed)          0.275     0.416    seg_com_OBUF[0]
    SLICE_X3Y46          FDPE                                         r  seg_com_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_com_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.141ns (32.238%)  route 0.296ns (67.762%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDPE                         0.000     0.000 r  seg_com_reg[5]/C
    SLICE_X3Y46          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  seg_com_reg[5]/Q
                         net (fo=10, routed)          0.296     0.437    seg_com_OBUF[5]
    SLICE_X3Y46          FDCE                                         r  seg_com_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/min1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.317ns  (logic 4.408ns (42.731%)  route 5.908ns (57.269%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.835    -0.917    clock_inst/clk_out1
    SLICE_X0Y44          FDCE                                         r  clock_inst/min1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  clock_inst/min1_reg[3]/Q
                         net (fo=13, routed)          1.044     0.606    clock_inst/min1_0[3]
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.329     0.935 r  clock_inst/seg_data_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.685     1.620    clock_inst/seg_data_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.348     1.968 r  clock_inst/seg_data_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.817     2.785    clock_inst/seg_data_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.124     2.909 r  clock_inst/seg_data_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.137     4.047    clock_inst/seg_data_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I1_O)        0.124     4.171 r  clock_inst/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.224     6.395    seg_data_OBUF[6]
    AA11                 OBUF (Prop_obuf_I_O)         3.005     9.400 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.400    seg_data[6]
    AA11                                                              r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.713ns  (logic 4.229ns (43.537%)  route 5.484ns (56.463%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.834    -0.918    clock_inst/clk_out1
    SLICE_X4Y45          FDCE                                         r  clock_inst/hrs1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.518    -0.400 f  clock_inst/hrs1_reg[3]/Q
                         net (fo=13, routed)          1.331     0.932    clock_inst/hrs1_0[3]
    SLICE_X1Y48          LUT4 (Prop_lut4_I1_O)        0.152     1.084 r  clock_inst/seg_data_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.418     1.501    clock_inst/seg_data_OBUF[5]_inst_i_8_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.326     1.827 r  clock_inst/seg_data_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.494     2.322    clock_inst/seg_data_OBUF[5]_inst_i_5_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.124     2.446 r  clock_inst/seg_data_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.825     3.271    clock_inst/seg_data_OBUF[5]_inst_i_2_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.124     3.395 r  clock_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.416     5.810    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         2.985     8.795 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.795    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.902ns  (logic 4.056ns (45.563%)  route 4.846ns (54.437%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.835    -0.917    clock_inst/clk_out1
    SLICE_X5Y49          FDCE                                         r  clock_inst/min0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.461 r  clock_inst/min0_reg[2]/Q
                         net (fo=16, routed)          1.316     0.855    clock_inst/min0_0[2]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.152     1.007 r  clock_inst/seg_data_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.615     1.622    clock_inst/seg_data_OBUF[7]_inst_i_8_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.332     1.954 f  clock_inst/seg_data_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.647     2.601    clock_inst/seg_data_OBUF[7]_inst_i_5_n_0
    SLICE_X1Y47          LUT4 (Prop_lut4_I3_O)        0.124     2.725 r  clock_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.268     4.993    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         2.992     7.985 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.985    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.731ns  (logic 4.088ns (46.824%)  route 4.643ns (53.176%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.835    -0.917    clock_inst/clk_out1
    SLICE_X4Y49          FDCE                                         r  clock_inst/hrs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.399 f  clock_inst/hrs0_reg[0]/Q
                         net (fo=17, routed)          1.149     0.750    clock_inst/hrs0_0[0]
    SLICE_X5Y45          LUT5 (Prop_lut5_I0_O)        0.152     0.902 r  clock_inst/seg_data_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.645     1.547    clock_inst/seg_data_OBUF[1]_inst_i_7_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I5_O)        0.332     1.879 f  clock_inst/seg_data_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.582     2.461    clock_inst/seg_data_OBUF[1]_inst_i_4_n_0
    SLICE_X3Y46          LUT4 (Prop_lut4_I3_O)        0.124     2.585 r  clock_inst/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.267     4.852    seg_data_OBUF[1]
    AB9                  OBUF (Prop_obuf_I_O)         2.962     7.814 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.814    seg_data[1]
    AB9                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.716ns  (logic 3.878ns (44.493%)  route 4.838ns (55.507%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.835    -0.917    clock_inst/clk_out1
    SLICE_X4Y49          FDCE                                         r  clock_inst/hrs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.399 f  clock_inst/hrs0_reg[0]/Q
                         net (fo=17, routed)          1.150     0.751    clock_inst/hrs0_0[0]
    SLICE_X5Y45          LUT5 (Prop_lut5_I3_O)        0.124     0.875 r  clock_inst/seg_data_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.987     1.862    clock_inst/seg_data_OBUF[2]_inst_i_6_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.124     1.986 r  clock_inst/seg_data_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.431     2.417    clock_inst/seg_data_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y47          LUT4 (Prop_lut4_I2_O)        0.124     2.541 r  clock_inst/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.271     4.811    seg_data_OBUF[2]
    AB10                 OBUF (Prop_obuf_I_O)         2.988     7.799 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.799    seg_data[2]
    AB10                                                              r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.484ns  (logic 4.267ns (50.293%)  route 4.217ns (49.707%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.835    -0.917    clock_inst/clk_out1
    SLICE_X0Y44          FDCE                                         r  clock_inst/min1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  clock_inst/min1_reg[3]/Q
                         net (fo=13, routed)          0.887     0.448    clock_inst/min1_0[3]
    SLICE_X0Y45          LUT5 (Prop_lut5_I1_O)        0.327     0.775 r  clock_inst/seg_data_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.469     1.245    clock_inst/seg_data_OBUF[3]_inst_i_7_n_0
    SLICE_X0Y45          LUT6 (Prop_lut6_I5_O)        0.328     1.573 r  clock_inst/seg_data_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.789     2.362    clock_inst/seg_data_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     2.486 r  clock_inst/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.072     4.557    seg_data_OBUF[3]
    AB11                 OBUF (Prop_obuf_I_O)         3.010     7.567 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.567    seg_data[3]
    AB11                                                              r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.455ns  (logic 3.853ns (45.570%)  route 4.602ns (54.430%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.835    -0.917    clk_6mhz
    SLICE_X6Y49          FDCE                                         r  digit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.518    -0.399 r  digit_reg[4]/Q
                         net (fo=7, routed)           1.008     0.609    digit_reg_n_0_[4]
    SLICE_X3Y48          LUT4 (Prop_lut4_I1_O)        0.124     0.733 r  seg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.316     1.049    seg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X4Y48          LUT5 (Prop_lut5_I4_O)        0.124     1.173 r  seg_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.796     1.969    seg_data_OBUF[0]_inst_i_2_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I1_O)        0.124     2.093 r  seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.482     4.575    seg_data_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         2.963     7.538 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.538    seg_data[0]
    AA8                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.403ns  (logic 4.031ns (47.975%)  route 4.372ns (52.025%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.836    -0.916    clock_inst/clk_out1
    SLICE_X3Y49          FDCE                                         r  clock_inst/sec1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  clock_inst/sec1_reg[3]/Q
                         net (fo=11, routed)          1.131     0.671    clock_inst/sec1_0[3]
    SLICE_X3Y46          LUT5 (Prop_lut5_I4_O)        0.152     0.823 r  clock_inst/seg_data_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.812     1.635    clock_inst/seg_data_OBUF[4]_inst_i_7_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I5_O)        0.332     1.967 r  clock_inst/seg_data_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.154     2.121    clock_inst/seg_data_OBUF[4]_inst_i_5_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.124     2.245 r  clock_inst/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.275     4.520    seg_data_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         2.967     7.488 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.488    seg_data[4]
    AA9                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.928ns  (logic 1.027ns (35.072%)  route 1.901ns (64.928%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.835    -0.917    clock_inst/clk_out1
    SLICE_X0Y44          FDCE                                         r  clock_inst/min1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.478    -0.439 f  clock_inst/min1_reg[3]/Q
                         net (fo=13, routed)          0.880     0.442    clock_inst/min1_0[3]
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.301     0.743 f  clock_inst/led[1]_i_5/O
                         net (fo=1, routed)           0.429     1.172    clock_inst/led[1]_i_5_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I4_O)        0.124     1.296 f  clock_inst/led[1]_i_3/O
                         net (fo=1, routed)           0.592     1.888    clock_inst/led[1]_i_3_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.124     2.012 r  clock_inst/led[1]_i_1/O
                         net (fo=1, routed)           0.000     2.012    led3_out
    SLICE_X4Y47          FDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/hrs0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.341ns  (logic 0.775ns (57.790%)  route 0.566ns (42.210%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.655    -1.550    clock_inst/clk_out1
    SLICE_X4Y46          FDCE                                         r  clock_inst/hrs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.418    -1.132 f  clock_inst/hrs0_reg[2]/Q
                         net (fo=16, routed)          0.396    -0.737    clock_inst/hrs0_0[2]
    SLICE_X4Y47          LUT4 (Prop_lut4_I3_O)        0.093    -0.644 r  clock_inst/hrs0[1]_i_2/O
                         net (fo=3, routed)           0.170    -0.473    clock_inst/hrs0[1]_i_2_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I0_O)        0.264    -0.209 r  clock_inst/led[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    led3_out
    SLICE_X4Y47          FDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.434ns (63.708%)  route 0.817ns (36.292%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.624    -0.386    clock_inst/clk_out1
    SLICE_X5Y47          FDCE                                         r  clock_inst/min0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.141    -0.245 f  clock_inst/min0_reg[1]/Q
                         net (fo=16, routed)          0.180    -0.064    clock_inst/min0_0[1]
    SLICE_X3Y47          LUT6 (Prop_lut6_I3_O)        0.045    -0.019 r  clock_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.637     0.617    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         1.248     1.865 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.865    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.435ns (62.090%)  route 0.876ns (37.910%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.624    -0.386    clk_6mhz
    SLICE_X6Y48          FDPE                                         r  digit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDPE (Prop_fdpe_C_Q)         0.164    -0.222 r  digit_reg[5]/Q
                         net (fo=6, routed)           0.196    -0.026    p_4_in[0]
    SLICE_X3Y48          LUT6 (Prop_lut6_I3_O)        0.045     0.019 r  seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.681     0.700    seg_data_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         1.226     1.926 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.926    seg_data[0]
    AA8                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.456ns (62.981%)  route 0.856ns (37.019%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.624    -0.386    clock_inst/clk_out1
    SLICE_X5Y48          FDCE                                         r  clock_inst/sec0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.245 f  clock_inst/sec0_reg[0]/Q
                         net (fo=14, routed)          0.154    -0.091    clock_inst/sec0_0[0]
    SLICE_X3Y48          LUT6 (Prop_lut6_I3_O)        0.045    -0.046 r  clock_inst/seg_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.112     0.066    clock_inst/seg_data_OBUF[1]_inst_i_2_n_0
    SLICE_X3Y46          LUT4 (Prop_lut4_I1_O)        0.045     0.111 r  clock_inst/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.590     0.701    seg_data_OBUF[1]
    AB9                  OBUF (Prop_obuf_I_O)         1.225     1.927 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.927    seg_data[1]
    AB9                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.462ns (62.439%)  route 0.879ns (37.561%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.624    -0.386    clock_inst/clk_out1
    SLICE_X5Y48          FDCE                                         r  clock_inst/sec0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDCE (Prop_fdce_C_Q)         0.141    -0.245 r  clock_inst/sec0_reg[3]/Q
                         net (fo=12, routed)          0.249     0.005    clock_inst/sec0_0[3]
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.045     0.050 r  clock_inst/seg_data_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.052     0.102    clock_inst/seg_data_OBUF[4]_inst_i_5_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.045     0.147 r  clock_inst/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.578     0.725    seg_data_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         1.231     1.956 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.956    seg_data[4]
    AA9                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.500ns (63.546%)  route 0.860ns (36.454%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.624    -0.386    clock_inst/clk_out1
    SLICE_X3Y49          FDCE                                         r  clock_inst/sec1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.245 r  clock_inst/sec1_reg[1]/Q
                         net (fo=15, routed)          0.168    -0.076    clock_inst/sec1_0[1]
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.045    -0.031 r  clock_inst/seg_data_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.143     0.112    clock_inst/seg_data_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.045     0.157 r  clock_inst/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.549     0.706    seg_data_OBUF[6]
    AA11                 OBUF (Prop_obuf_I_O)         1.269     1.974 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.974    seg_data[6]
    AA11                                                              r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.527ns (64.024%)  route 0.858ns (35.976%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.624    -0.386    clock_inst/clk_out1
    SLICE_X4Y48          FDCE                                         r  clock_inst/min0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.164    -0.222 f  clock_inst/min0_reg[3]/Q
                         net (fo=13, routed)          0.248     0.026    clock_inst/min0_0[3]
    SLICE_X3Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.071 f  clock_inst/seg_data_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.109     0.181    clock_inst/seg_data_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I3_O)        0.045     0.226 r  clock_inst/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.501     0.726    seg_data_OBUF[3]
    AB11                 OBUF (Prop_obuf_I_O)         1.273     1.999 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.999    seg_data[3]
    AB11                                                              r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.482ns (61.928%)  route 0.911ns (38.072%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.624    -0.386    clock_inst/clk_out1
    SLICE_X5Y47          FDCE                                         r  clock_inst/min0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.141    -0.245 f  clock_inst/min0_reg[1]/Q
                         net (fo=16, routed)          0.184    -0.061    clock_inst/min0_0[1]
    SLICE_X5Y47          LUT6 (Prop_lut6_I0_O)        0.045    -0.016 r  clock_inst/seg_data_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.154     0.138    clock_inst/seg_data_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y47          LUT4 (Prop_lut4_I2_O)        0.045     0.183 r  clock_inst/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.574     0.756    seg_data_OBUF[2]
    AB10                 OBUF (Prop_obuf_I_O)         1.251     2.007 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.007    seg_data[2]
    AB10                                                              r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.509ns (62.110%)  route 0.921ns (37.890%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.623    -0.387    clock_inst/clk_out1
    SLICE_X4Y44          FDCE                                         r  clock_inst/hrs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.164    -0.223 r  clock_inst/hrs1_reg[2]/Q
                         net (fo=16, routed)          0.281     0.058    clock_inst/hrs1_0[2]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.045     0.103 r  clock_inst/seg_data_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.052     0.155    clock_inst/seg_data_OBUF[7]_inst_i_4_n_0
    SLICE_X1Y47          LUT4 (Prop_lut4_I2_O)        0.045     0.200 r  clock_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.588     0.788    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         1.255     2.043 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.043    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    Y9                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755    25.755 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    26.235    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    23.031 f  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    23.595    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.624 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    24.468    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.638    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/btn_in_d_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.678ns  (logic 1.454ns (15.019%)  route 8.224ns (84.981%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.523     6.852    debounce_btn0_inst/reset
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.976 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         2.702     9.678    debounce_btn0_inst/rst
    SLICE_X10Y49         FDCE                                         f  debounce_btn0_inst/btn_in_d_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.579    -1.626    debounce_btn0_inst/clk_out1
    SLICE_X10Y49         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[1][2]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/btn_in_d_reg[1][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.678ns  (logic 1.454ns (15.019%)  route 8.224ns (84.981%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.523     6.852    debounce_btn0_inst/reset
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.976 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         2.702     9.678    debounce_btn0_inst/rst
    SLICE_X10Y49         FDCE                                         f  debounce_btn0_inst/btn_in_d_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.579    -1.626    debounce_btn0_inst/clk_out1
    SLICE_X10Y49         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[1][3]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/o_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.678ns  (logic 1.454ns (15.019%)  route 8.224ns (84.981%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.523     6.852    debounce_btn0_inst/reset
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.976 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         2.702     9.678    debounce_btn0_inst/rst
    SLICE_X11Y49         FDCE                                         f  debounce_btn0_inst/o_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.579    -1.626    debounce_btn0_inst/clk_out1
    SLICE_X11Y49         FDCE                                         r  debounce_btn0_inst/o_reg[12]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/o_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.678ns  (logic 1.454ns (15.019%)  route 8.224ns (84.981%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.523     6.852    debounce_btn0_inst/reset
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.976 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         2.702     9.678    debounce_btn0_inst/rst
    SLICE_X11Y49         FDCE                                         f  debounce_btn0_inst/o_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.579    -1.626    debounce_btn0_inst/clk_out1
    SLICE_X11Y49         FDCE                                         r  debounce_btn0_inst/o_reg[13]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/o_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.678ns  (logic 1.454ns (15.019%)  route 8.224ns (84.981%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.523     6.852    debounce_btn0_inst/reset
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.976 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         2.702     9.678    debounce_btn0_inst/rst
    SLICE_X11Y49         FDCE                                         f  debounce_btn0_inst/o_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.579    -1.626    debounce_btn0_inst/clk_out1
    SLICE_X11Y49         FDCE                                         r  debounce_btn0_inst/o_reg[14]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            debounce_btn0_inst/o_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.678ns  (logic 1.454ns (15.019%)  route 8.224ns (84.981%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.523     6.852    debounce_btn0_inst/reset
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.976 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         2.702     9.678    debounce_btn0_inst/rst
    SLICE_X11Y49         FDCE                                         f  debounce_btn0_inst/o_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.579    -1.626    debounce_btn0_inst/clk_out1
    SLICE_X11Y49         FDCE                                         r  debounce_btn0_inst/o_reg[15]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/sec1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.664ns  (logic 1.454ns (15.040%)  route 8.211ns (84.960%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.523     6.852    debounce_btn0_inst/reset
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.976 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         2.688     9.664    clock_inst/rst
    SLICE_X2Y49          FDCE                                         f  clock_inst/sec1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.657    -1.548    clock_inst/clk_out1
    SLICE_X2Y49          FDCE                                         r  clock_inst/sec1_reg[0]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/sec1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.664ns  (logic 1.454ns (15.040%)  route 8.211ns (84.960%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.523     6.852    debounce_btn0_inst/reset
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.976 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         2.688     9.664    clock_inst/rst
    SLICE_X3Y49          FDCE                                         f  clock_inst/sec1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.657    -1.548    clock_inst/clk_out1
    SLICE_X3Y49          FDCE                                         r  clock_inst/sec1_reg[1]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/sec1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.664ns  (logic 1.454ns (15.040%)  route 8.211ns (84.960%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.523     6.852    debounce_btn0_inst/reset
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.976 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         2.688     9.664    clock_inst/rst
    SLICE_X2Y49          FDCE                                         f  clock_inst/sec1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.657    -1.548    clock_inst/clk_out1
    SLICE_X2Y49          FDCE                                         r  clock_inst/sec1_reg[2]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/sec1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.664ns  (logic 1.454ns (15.040%)  route 8.211ns (84.960%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           5.523     6.852    debounce_btn0_inst/reset
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.976 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         2.688     9.664    clock_inst/rst
    SLICE_X3Y49          FDCE                                         f  clock_inst/sec1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         1.657    -1.548    clock_inst/clk_out1
    SLICE_X3Y49          FDCE                                         r  clock_inst/sec1_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.045ns (4.669%)  route 0.919ns (95.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.688     0.688    debounce_btn0_inst/locked
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.045     0.733 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         0.231     0.964    gen_clock_en_inst/AR[0]
    SLICE_X6Y40          FDCE                                         f  gen_clock_en_inst/o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.891    -0.485    gen_clock_en_inst/clk_out1
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[0]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.045ns (4.669%)  route 0.919ns (95.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.688     0.688    debounce_btn0_inst/locked
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.045     0.733 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         0.231     0.964    gen_clock_en_inst/AR[0]
    SLICE_X6Y40          FDCE                                         f  gen_clock_en_inst/o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.891    -0.485    gen_clock_en_inst/clk_out1
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[1]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.045ns (4.669%)  route 0.919ns (95.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.688     0.688    debounce_btn0_inst/locked
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.045     0.733 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         0.231     0.964    gen_clock_en_inst/AR[0]
    SLICE_X6Y40          FDCE                                         f  gen_clock_en_inst/o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.891    -0.485    gen_clock_en_inst/clk_out1
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[2]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.045ns (4.669%)  route 0.919ns (95.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.688     0.688    debounce_btn0_inst/locked
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.045     0.733 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         0.231     0.964    gen_clock_en_inst/AR[0]
    SLICE_X6Y40          FDCE                                         f  gen_clock_en_inst/o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.891    -0.485    gen_clock_en_inst/clk_out1
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[3]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.045ns (4.381%)  route 0.982ns (95.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.688     0.688    debounce_btn0_inst/locked
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.045     0.733 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         0.295     1.027    gen_clock_en_inst/AR[0]
    SLICE_X6Y41          FDCE                                         f  gen_clock_en_inst/o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.891    -0.485    gen_clock_en_inst/clk_out1
    SLICE_X6Y41          FDCE                                         r  gen_clock_en_inst/o_reg[4]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.045ns (4.381%)  route 0.982ns (95.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.688     0.688    debounce_btn0_inst/locked
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.045     0.733 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         0.295     1.027    gen_clock_en_inst/AR[0]
    SLICE_X6Y41          FDCE                                         f  gen_clock_en_inst/o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.891    -0.485    gen_clock_en_inst/clk_out1
    SLICE_X6Y41          FDCE                                         r  gen_clock_en_inst/o_reg[5]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.045ns (4.381%)  route 0.982ns (95.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.688     0.688    debounce_btn0_inst/locked
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.045     0.733 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         0.295     1.027    gen_clock_en_inst/AR[0]
    SLICE_X6Y41          FDCE                                         f  gen_clock_en_inst/o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.891    -0.485    gen_clock_en_inst/clk_out1
    SLICE_X6Y41          FDCE                                         r  gen_clock_en_inst/o_reg[6]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.045ns (4.381%)  route 0.982ns (95.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.688     0.688    debounce_btn0_inst/locked
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.045     0.733 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         0.295     1.027    gen_clock_en_inst/AR[0]
    SLICE_X6Y41          FDCE                                         f  gen_clock_en_inst/o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.891    -0.485    gen_clock_en_inst/clk_out1
    SLICE_X6Y41          FDCE                                         r  gen_clock_en_inst/o_reg[7]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.045ns (4.381%)  route 0.982ns (95.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.688     0.688    debounce_btn0_inst/locked
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.045     0.733 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         0.295     1.027    gen_clock_en_inst/AR[0]
    SLICE_X6Y41          FDCE                                         f  gen_clock_en_inst/o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.891    -0.485    gen_clock_en_inst/clk_out1
    SLICE_X6Y41          FDCE                                         r  gen_clock_en_inst/o_reg[8]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.045ns (4.381%)  route 0.982ns (95.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.688     0.688    debounce_btn0_inst/locked
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.045     0.733 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=139, routed)         0.295     1.027    gen_clock_en_inst/AR[0]
    SLICE_X6Y41          FDCE                                         f  gen_clock_en_inst/o_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=159, routed)         0.891    -0.485    gen_clock_en_inst/clk_out1
    SLICE_X6Y41          FDCE                                         r  gen_clock_en_inst/o_reg[9]/C





