{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@PC34.space.ee.shibaura-it.ac.jp " "Can't contact license server \"27001@PC34.space.ee.shibaura-it.ac.jp\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1703661794075 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703661794082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703661794083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 16:23:13 2023 " "Processing started: Wed Dec 27 16:23:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703661794083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661794083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off security -c security " "Command: quartus_map --read_settings_files=on --write_settings_files=off security -c security" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661794083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703661794978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703661794978 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_security.qsys " "Elaborating Platform Designer system entity \"nios_security.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703661804266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:27 Progress: Loading secure_function/nios_security.qsys " "2023.12.27.16:23:27 Progress: Loading secure_function/nios_security.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661807835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:28 Progress: Reading input file " "2023.12.27.16:23:28 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661808424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:28 Progress: Adding CLK \[clock_source 18.1\] " "2023.12.27.16:23:28 Progress: Adding CLK \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661808525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Parameterizing module CLK " "2023.12.27.16:23:29 Progress: Parameterizing module CLK" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Adding DUTY \[altera_avalon_pio 18.1\] " "2023.12.27.16:23:29 Progress: Adding DUTY \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Parameterizing module DUTY " "2023.12.27.16:23:29 Progress: Parameterizing module DUTY" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Adding ID \[altera_avalon_sysid_qsys 18.1\] " "2023.12.27.16:23:29 Progress: Adding ID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Parameterizing module ID " "2023.12.27.16:23:29 Progress: Parameterizing module ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Adding JTAG \[altera_avalon_jtag_uart 18.1\] " "2023.12.27.16:23:29 Progress: Adding JTAG \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Parameterizing module JTAG " "2023.12.27.16:23:29 Progress: Parameterizing module JTAG" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Adding LED \[altera_avalon_pio 18.1\] " "2023.12.27.16:23:29 Progress: Adding LED \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Parameterizing module LED " "2023.12.27.16:23:29 Progress: Parameterizing module LED" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Adding NIOSII \[altera_nios2_gen2 18.1\] " "2023.12.27.16:23:29 Progress: Adding NIOSII \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Parameterizing module NIOSII " "2023.12.27.16:23:29 Progress: Parameterizing module NIOSII" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Adding PERIOD \[altera_avalon_pio 18.1\] " "2023.12.27.16:23:29 Progress: Adding PERIOD \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Parameterizing module PERIOD " "2023.12.27.16:23:29 Progress: Parameterizing module PERIOD" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.1\] " "2023.12.27.16:23:29 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Parameterizing module RAM " "2023.12.27.16:23:29 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Adding STOP \[altera_avalon_pio 18.1\] " "2023.12.27.16:23:29 Progress: Adding STOP \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Parameterizing module STOP " "2023.12.27.16:23:29 Progress: Parameterizing module STOP" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Adding SW \[altera_avalon_pio 18.1\] " "2023.12.27.16:23:29 Progress: Adding SW \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Parameterizing module SW " "2023.12.27.16:23:29 Progress: Parameterizing module SW" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Adding UART \[altera_avalon_uart 18.1\] " "2023.12.27.16:23:29 Progress: Adding UART \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Parameterizing module UART " "2023.12.27.16:23:29 Progress: Parameterizing module UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Building connections " "2023.12.27.16:23:29 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Parameterizing connections " "2023.12.27.16:23:29 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:29 Progress: Validating " "2023.12.27.16:23:29 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661809860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.12.27.16:23:30 Progress: Done reading input file " "2023.12.27.16:23:30 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661810596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_security.ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios_security.ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661811619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_security.ID: Time stamp will be automatically updated when this component is generated. " "Nios_security.ID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661811619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_security.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_security.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661811620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_security.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_security.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661811622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_security: Generating nios_security \"nios_security\" for QUARTUS_SYNTH " "Nios_security: Generating nios_security \"nios_security\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661812965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DUTY: Starting RTL generation for module 'nios_security_DUTY' " "DUTY: Starting RTL generation for module 'nios_security_DUTY'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661818199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DUTY:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_security_DUTY --dir=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0002_DUTY_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0002_DUTY_gen//nios_security_DUTY_component_configuration.pl  --do_build_sim=0  \] " "DUTY:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_security_DUTY --dir=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0002_DUTY_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0002_DUTY_gen//nios_security_DUTY_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661818201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DUTY: Done RTL generation for module 'nios_security_DUTY' " "DUTY: Done RTL generation for module 'nios_security_DUTY'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661819469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DUTY: \"nios_security\" instantiated altera_avalon_pio \"DUTY\" " "DUTY: \"nios_security\" instantiated altera_avalon_pio \"DUTY\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661819485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ID: \"nios_security\" instantiated altera_avalon_sysid_qsys \"ID\" " "ID: \"nios_security\" instantiated altera_avalon_sysid_qsys \"ID\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661819508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Starting RTL generation for module 'nios_security_JTAG' " "JTAG: Starting RTL generation for module 'nios_security_JTAG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661819516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_security_JTAG --dir=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0004_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0004_JTAG_gen//nios_security_JTAG_component_configuration.pl  --do_build_sim=0  \] " "JTAG:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_security_JTAG --dir=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0004_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0004_JTAG_gen//nios_security_JTAG_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661819516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Done RTL generation for module 'nios_security_JTAG' " "JTAG: Done RTL generation for module 'nios_security_JTAG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661819805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: \"nios_security\" instantiated altera_avalon_jtag_uart \"JTAG\" " "JTAG: \"nios_security\" instantiated altera_avalon_jtag_uart \"JTAG\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661819825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSII: \"nios_security\" instantiated altera_nios2_gen2 \"NIOSII\" " "NIOSII: \"nios_security\" instantiated altera_nios2_gen2 \"NIOSII\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661820429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'nios_security_RAM' " "RAM: Starting RTL generation for module 'nios_security_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661820434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_security_RAM --dir=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0005_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0005_RAM_gen//nios_security_RAM_component_configuration.pl  --do_build_sim=0  \] " "RAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_security_RAM --dir=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0005_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0005_RAM_gen//nios_security_RAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661820434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'nios_security_RAM' " "RAM: Done RTL generation for module 'nios_security_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661820630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"nios_security\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"nios_security\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661820639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: Starting RTL generation for module 'nios_security_SW' " "SW: Starting RTL generation for module 'nios_security_SW'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661820643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_security_SW --dir=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0006_SW_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0006_SW_gen//nios_security_SW_component_configuration.pl  --do_build_sim=0  \] " "SW:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_security_SW --dir=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0006_SW_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0006_SW_gen//nios_security_SW_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661820644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: Done RTL generation for module 'nios_security_SW' " "SW: Done RTL generation for module 'nios_security_SW'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661820802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW: \"nios_security\" instantiated altera_avalon_pio \"SW\" " "SW: \"nios_security\" instantiated altera_avalon_pio \"SW\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661820816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART: Starting RTL generation for module 'nios_security_UART' " "UART: Starting RTL generation for module 'nios_security_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661820821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_security_UART --dir=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0007_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0007_UART_gen//nios_security_UART_component_configuration.pl  --do_build_sim=0  \] " "UART:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_security_UART --dir=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0007_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0007_UART_gen//nios_security_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661820821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART: Done RTL generation for module 'nios_security_UART' " "UART: Done RTL generation for module 'nios_security_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661821244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "UART: \"nios_security\" instantiated altera_avalon_uart \"UART\" " "UART: \"nios_security\" instantiated altera_avalon_uart \"UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661821256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661825210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661825505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661825781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661826017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661826234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661826475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661826704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661826942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661827169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661827412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_security\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_security\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661830221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_security\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_security\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661830240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_security\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_security\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661830279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_security_NIOSII_cpu' " "Cpu: Starting RTL generation for module 'nios_security_NIOSII_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661830315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_security_NIOSII_cpu --dir=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0010_cpu_gen//nios_security_NIOSII_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_security_NIOSII_cpu --dir=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/space/AppData/Local/Temp/alt9718_2095709905060883479.dir/0010_cpu_gen//nios_security_NIOSII_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661830315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.12.27 16:23:51 (*) Starting Nios II generation " "Cpu: # 2023.12.27 16:23:51 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.12.27 16:23:51 (*)   Checking for plaintext license. " "Cpu: # 2023.12.27 16:23:51 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.12.27 16:23:52 (*)   Plaintext license not found. " "Cpu: # 2023.12.27 16:23:52 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.12.27 16:23:52 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2023.12.27 16:23:52 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.12.27 16:23:52 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.12.27 16:23:52 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.12.27 16:23:52 (*)   Creating all objects for CPU " "Cpu: # 2023.12.27 16:23:52 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.12.27 16:23:53 (*)   Generating RTL from CPU objects " "Cpu: # 2023.12.27 16:23:53 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.12.27 16:23:53 (*)   Creating plain-text RTL " "Cpu: # 2023.12.27 16:23:53 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.12.27 16:23:53 (*) Done Nios II generation " "Cpu: # 2023.12.27 16:23:53 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_security_NIOSII_cpu' " "Cpu: Done RTL generation for module 'nios_security_NIOSII_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOSII\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"NIOSII\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSII_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOSII_data_master_translator\" " "NIOSII_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOSII_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\" " "JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSII_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOSII_data_master_agent\" " "NIOSII_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOSII_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\" " "JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\" " "JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661833976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661834014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661834031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661834049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661834053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661834059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661834089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661834090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661834097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661834098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661834593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661834615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_security: Done \"nios_security\" with 31 modules, 43 files " "Nios_security: Done \"nios_security\" with 31 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661834627 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_security.qsys " "Finished elaborating Platform Designer system entity \"nios_security.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703661835585 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Period security.v(29) " "Verilog HDL Declaration error at security.v(29): identifier \"Period\" is already declared in the present scope" {  } { { "security.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/security.v" 29 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1703661835703 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "security security.v(3) " "Ignored design unit \"security\" at security.v(3) due to previous errors" {  } { { "security.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/security.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1703661835703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "security.v 0 0 " "Found 0 design units, including 0 entities, in source file security.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/nios_security.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/nios_security.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security " "Found entity 1: nios_security" {  } { { "db/ip/nios_security/nios_security.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/nios_security.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios_security/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835750 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios_security/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios_security/submodules/altera_merlin_master_agent.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios_security/submodules/altera_merlin_master_translator.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios_security/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios_security/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios_security/submodules/altera_reset_controller.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios_security/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_duty.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_duty.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_DUTY " "Found entity 1: nios_security_DUTY" {  } { { "db/ip/nios_security/submodules/nios_security_duty.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_duty.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_ID " "Found entity 1: nios_security_ID" {  } { { "db/ip/nios_security/submodules/nios_security_id.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios_security/submodules/nios_security_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_JTAG_sim_scfifo_w " "Found entity 1: nios_security_JTAG_sim_scfifo_w" {  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835883 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_security_JTAG_scfifo_w " "Found entity 2: nios_security_JTAG_scfifo_w" {  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835883 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_security_JTAG_sim_scfifo_r " "Found entity 3: nios_security_JTAG_sim_scfifo_r" {  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835883 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_security_JTAG_scfifo_r " "Found entity 4: nios_security_JTAG_scfifo_r" {  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835883 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_security_JTAG " "Found entity 5: nios_security_JTAG" {  } { { "db/ip/nios_security/submodules/nios_security_jtag.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_NIOSII " "Found entity 1: nios_security_NIOSII" {  } { { "db/ip/nios_security/submodules/nios_security_niosii.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_niosii_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios_security/submodules/nios_security_niosii_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_NIOSII_cpu_register_bank_a_module " "Found entity 1: nios_security_NIOSII_cpu_register_bank_a_module" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_security_NIOSII_cpu_register_bank_b_module " "Found entity 2: nios_security_NIOSII_cpu_register_bank_b_module" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_security_NIOSII_cpu_nios2_oci_debug " "Found entity 3: nios_security_NIOSII_cpu_nios2_oci_debug" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_security_NIOSII_cpu_nios2_oci_break " "Found entity 4: nios_security_NIOSII_cpu_nios2_oci_break" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_security_NIOSII_cpu_nios2_oci_xbrk " "Found entity 5: nios_security_NIOSII_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_security_NIOSII_cpu_nios2_oci_dbrk " "Found entity 6: nios_security_NIOSII_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_security_NIOSII_cpu_nios2_oci_itrace " "Found entity 7: nios_security_NIOSII_cpu_nios2_oci_itrace" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_security_NIOSII_cpu_nios2_oci_td_mode " "Found entity 8: nios_security_NIOSII_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_security_NIOSII_cpu_nios2_oci_dtrace " "Found entity 9: nios_security_NIOSII_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_security_NIOSII_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_security_NIOSII_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_security_NIOSII_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_security_NIOSII_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_security_NIOSII_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_security_NIOSII_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_security_NIOSII_cpu_nios2_oci_fifo " "Found entity 13: nios_security_NIOSII_cpu_nios2_oci_fifo" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_security_NIOSII_cpu_nios2_oci_pib " "Found entity 14: nios_security_NIOSII_cpu_nios2_oci_pib" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_security_NIOSII_cpu_nios2_oci_im " "Found entity 15: nios_security_NIOSII_cpu_nios2_oci_im" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_security_NIOSII_cpu_nios2_performance_monitors " "Found entity 16: nios_security_NIOSII_cpu_nios2_performance_monitors" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_security_NIOSII_cpu_nios2_avalon_reg " "Found entity 17: nios_security_NIOSII_cpu_nios2_avalon_reg" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_security_NIOSII_cpu_ociram_sp_ram_module " "Found entity 18: nios_security_NIOSII_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_security_NIOSII_cpu_nios2_ocimem " "Found entity 19: nios_security_NIOSII_cpu_nios2_ocimem" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_security_NIOSII_cpu_nios2_oci " "Found entity 20: nios_security_NIOSII_cpu_nios2_oci" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_security_NIOSII_cpu " "Found entity 21: nios_security_NIOSII_cpu" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_NIOSII_cpu_debug_slave_sysclk " "Found entity 1: nios_security_NIOSII_cpu_debug_slave_sysclk" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_sysclk.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_NIOSII_cpu_debug_slave_tck " "Found entity 1: nios_security_NIOSII_cpu_debug_slave_tck" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_tck.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_NIOSII_cpu_debug_slave_wrapper " "Found entity 1: nios_security_NIOSII_cpu_debug_slave_wrapper" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661835991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661835991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_niosii_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_niosii_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_NIOSII_cpu_test_bench " "Found entity 1: nios_security_NIOSII_cpu_test_bench" {  } { { "db/ip/nios_security/submodules/nios_security_niosii_cpu_test_bench.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_niosii_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_RAM " "Found entity 1: nios_security_RAM" {  } { { "db/ip/nios_security/submodules/nios_security_ram.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_SW " "Found entity 1: nios_security_SW" {  } { { "db/ip/nios_security/submodules/nios_security_sw.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios_security/submodules/nios_security_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_UART_tx " "Found entity 1: nios_security_UART_tx" {  } { { "db/ip/nios_security/submodules/nios_security_uart.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836042 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_security_UART_rx_stimulus_source " "Found entity 2: nios_security_UART_rx_stimulus_source" {  } { { "db/ip/nios_security/submodules/nios_security_uart.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836042 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_security_UART_rx " "Found entity 3: nios_security_UART_rx" {  } { { "db/ip/nios_security/submodules/nios_security_uart.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836042 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_security_UART_regs " "Found entity 4: nios_security_UART_regs" {  } { { "db/ip/nios_security/submodules/nios_security_uart.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836042 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_security_UART " "Found entity 5: nios_security_UART" {  } { { "db/ip/nios_security/submodules/nios_security_uart.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_irq_mapper " "Found entity 1: nios_security_irq_mapper" {  } { { "db/ip/nios_security/submodules/nios_security_irq_mapper.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0 " "Found entity 1: nios_security_mm_interconnect_0" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_security_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_security_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_cmd_demux " "Found entity 1: nios_security_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_security_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_cmd_mux " "Found entity 1: nios_security_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_security_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_security_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_security_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703661836226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_security_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_security_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703661836226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_router_default_decode " "Found entity 1: nios_security_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836229 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_security_mm_interconnect_0_router " "Found entity 2: nios_security_mm_interconnect_0_router" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_security_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_security_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703661836247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_security_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_security_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703661836248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_security_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836251 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_security_mm_interconnect_0_router_001 " "Found entity 2: nios_security_mm_interconnect_0_router_001" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_security_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_security_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703661836254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_security_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_security_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703661836254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_security_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836258 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_security_mm_interconnect_0_router_002 " "Found entity 2: nios_security_mm_interconnect_0_router_002" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_security_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_security_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_004.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703661836261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_security_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_security_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_004.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703661836261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_security_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_004.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836264 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_security_mm_interconnect_0_router_004 " "Found entity 2: nios_security_mm_interconnect_0_router_004" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_004.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_rsp_demux " "Found entity 1: nios_security_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_security_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_rsp_mux " "Found entity 1: nios_security_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_security_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_security_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/db/ip/nios_security/submodules/nios_security_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703661836333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836333 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/output_files/security.map.smsg " "Generated suppressed messages file C:/FPGAlite_Hardware/18.1/steel_control_experiment/secure_function/output_files/security.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836391 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703661836505 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 27 16:23:56 2023 " "Processing ended: Wed Dec 27 16:23:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703661836505 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703661836505 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703661836505 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661836505 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703661837140 ""}
