#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Mar  9 19:20:00 2022
# Process ID: 8948
# Current directory: C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13204 C:\Users\jblan\Documents\GitHub\Graphics-Processor-Senior-Project\Project Files\Senior-Project\Senior-Project.xpr
# Log file: C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/vivado.log
# Journal file: C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/jblan/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project {C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1123.094 ; gain = 0.000
set_property top TopLevel [current_fileset]
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.runs/blk_mem_gen_0_synth_1

launch_runs blk_mem_gen_0_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_gen_0, cache-ID = 9976550139733484; cache size = 315.709 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Wed Mar  9 19:31:25 2022] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.runs/blk_mem_gen_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1136.824 ; gain = 13.730
wait_on_run blk_mem_gen_0_synth_1
[Wed Mar  9 19:31:25 2022] Waiting for blk_mem_gen_0_synth_1 to finish...
[Wed Mar  9 19:31:30 2022] Waiting for blk_mem_gen_0_synth_1 to finish...
[Wed Mar  9 19:31:35 2022] Waiting for blk_mem_gen_0_synth_1 to finish...

*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/jblan/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source blk_mem_gen_0.tcl -notrace
WARNING: [Vivado 12-9135] Ignoring repo path (C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.runs/blk_mem_gen_0_synth_1/Files/vivado-boards/new/board_files) because it contains no board files
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP blk_mem_gen_0, cache-ID = 9976550139733484.
INFO: [Common 17-206] Exiting Vivado at Wed Mar  9 19:31:34 2022...
[Wed Mar  9 19:31:35 2022] blk_mem_gen_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.824 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TopLevel
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1711.531 ; gain = 265.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/TopLevel.v:21]
INFO: [Synth 8-6157] synthesizing module 'rgb_lookup' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/rgb_lookup.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb_lookup' (1#1) [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/rgb_lookup.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/.Xil/Vivado-8948-Endeavor/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/.Xil/Vivado-8948-Endeavor/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'frameBuffer' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/frameBuffer.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/.Xil/Vivado-8948-Endeavor/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (3#1) [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/.Xil/Vivado-8948-Endeavor/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'frameBuffer' (4#1) [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/frameBuffer.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/VGA_Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'h_counter' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/h_counter.v:23]
WARNING: [Synth 8-6090] variable 'h_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/h_counter.v:43]
INFO: [Synth 8-6155] done synthesizing module 'h_counter' (5#1) [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/h_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'v_counter' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/v_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'v_counter' (6#1) [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/v_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (7#1) [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/VGA_Controller.v:23]
WARNING: [Synth 8-7071] port 'reset' of module 'vga_controller' is unconnected for instance 'displayEngine' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/TopLevel.v:65]
WARNING: [Synth 8-7023] instance 'displayEngine' of module 'vga_controller' has 7 connections declared, but only 6 given [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/TopLevel.v:65]
INFO: [Synth 8-6157] synthesizing module 'commandFIFO' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/.Xil/Vivado-8948-Endeavor/realtime/commandFIFO_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'commandFIFO' (8#1) [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/.Xil/Vivado-8948-Endeavor/realtime/commandFIFO_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'commandProcessor' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/commandProcessor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'commandProcessor' (9#1) [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/commandProcessor.v:23]
INFO: [Synth 8-6157] synthesizing module 'drawTriangle' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/drawTriangle.v:23]
INFO: [Synth 8-6157] synthesizing module 'drawSide' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/drawSide.v:21]
INFO: [Synth 8-6155] done synthesizing module 'drawSide' (10#1) [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/drawSide.v:21]
INFO: [Synth 8-6157] synthesizing module 'drawHorizontal' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/drawHorizontal.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/drawHorizontal.v:37]
INFO: [Synth 8-6155] done synthesizing module 'drawHorizontal' (11#1) [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/drawHorizontal.v:23]
INFO: [Synth 8-6155] done synthesizing module 'drawTriangle' (12#1) [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/drawTriangle.v:23]
INFO: [Synth 8-6157] synthesizing module 'drawLine' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/drawLine.v:21]
INFO: [Synth 8-6155] done synthesizing module 'drawLine' (13#1) [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/drawLine.v:21]
INFO: [Synth 8-6157] synthesizing module 'blank_screen' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/blank_screen.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/blank_screen.v:44]
INFO: [Synth 8-6155] done synthesizing module 'blank_screen' (14#1) [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/blank_screen.v:23]
WARNING: [Synth 8-7071] port 'reset' of module 'blank_screen' is unconnected for instance 'blankScreen' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/TopLevel.v:161]
WARNING: [Synth 8-7023] instance 'blankScreen' of module 'blank_screen' has 6 connections declared, but only 5 given [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/TopLevel.v:161]
INFO: [Synth 8-6157] synthesizing module 'outputMux' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/outputMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'outputMux' (15#1) [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/outputMux.v:23]
WARNING: [Synth 8-7071] port 'drawTriangleAddr' of module 'outputMux' is unconnected for instance 'mux' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/TopLevel.v:176]
WARNING: [Synth 8-7071] port 'rtrDrawTriangle' of module 'outputMux' is unconnected for instance 'mux' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/TopLevel.v:176]
WARNING: [Synth 8-7023] instance 'mux' of module 'outputMux' has 8 connections declared, but only 6 given [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/TopLevel.v:176]
INFO: [Synth 8-6157] synthesizing module 'InterfaceModule' [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/InterfaceModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InterfaceModule' (16#1) [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/InterfaceModule.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TopLevel' (17#1) [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.srcs/sources_1/new/TopLevel.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1769.332 ; gain = 323.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1769.332 ; gain = 323.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1769.332 ; gain = 323.184
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clockModule'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/commandFIFO/commandFIFO.dcp' for cell 'FIFO'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'frame/frameBufferMemory'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1797.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 465 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clockModule/inst'
Finished Parsing XDC File [c:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clockModule/inst'
Parsing XDC File [c:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clockModule/inst'
Finished Parsing XDC File [c:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clockModule/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/commandFIFO/commandFIFO.xdc] for cell 'FIFO/U0'
Finished Parsing XDC File [c:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.gen/sources_1/ip/commandFIFO/commandFIFO.xdc] for cell 'FIFO/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1918.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2041.562 ; gain = 595.414
47 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2041.562 ; gain = 904.738
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Mar  9 19:33:14 2022] Launched synth_1...
Run output will be captured here: C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.runs/synth_1/runme.log
[Wed Mar  9 19:33:14 2022] Launched impl_1...
Run output will be captured here: C:/Users/jblan/Documents/GitHub/Graphics-Processor-Senior-Project/Project Files/Senior-Project/Senior-Project.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  9 19:37:07 2022...
