$date
	Thu Dec 11 16:15:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Z16ALU_tb $end
$var wire 16 ! o_data [15:0] $end
$var reg 4 " i_ctrl [3:0] $end
$var reg 16 # i_data_a [15:0] $end
$var reg 16 $ i_data_b [15:0] $end
$scope module ALU $end
$var wire 4 % i_ctrl [3:0] $end
$var wire 16 & i_data_a [15:0] $end
$var wire 16 ' i_data_b [15:0] $end
$var wire 16 ( o_data [15:0] $end
$scope function alu $end
$var reg 4 ) i_ctrl [3:0] $end
$var reg 16 * i_data_a [15:0] $end
$var reg 16 + i_data_b [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 +
b100 *
b0 )
b1100 (
b1000 '
b100 &
b0 %
b1000 $
b100 #
b0 "
b1100 !
$end
#2
b100 !
b100 (
b1 )
b1 "
b1 %
#4
b100000 !
b100000 (
b10 )
b10 "
b10 %
#6
b10 !
b10 (
b11 )
b11 "
b11 %
#8
b1100 !
b1100 (
b100 )
b100 "
b100 %
#10
