/*
 *  Multi2Sim
 *  Copyright (C) 2012  Rafael Ubal (ubal@ece.neu.edu)
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 2 of the License, or
 *  (at your option) any later version.
 *
 *  This program is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this program; if not, write to the Free Software
 *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

#ifndef ARCH_MIPS_EMU_REGS_H
#define ARCH_MIPS_EMU_REGS_H

///* Mips Modes of Operation */
//#define MIPS_MODE_USER 0x10
//#define MIPS_MODE_UNDEF 0x1b
//#define MIPS_MODE_SYS 0x1f
//#define MIPS_MODE_SVC 0x13
//#define MIPS_MODE_IRQ 0x12
//#define MIPS_MODE_FIQ 0x11
//#define MIPS_MODE_ABT 0x17

/* register file */
#define GPR_COUNT	32
#define FPR_COUNT	32

/* Register File access */
#define MIPS_GPR_GET(X) 		ctx->regs->regs_R[X]
#define MIPS_GPR_SET(X,V)		ctx->regs->regs_R[X] = (V)

#define MIPS_FPR_S_GET(X)		ctx->regs->regs_F.s[X]
#define MIPS_FPR_S_SET(X, V)	ctx->regs->regs_F.s[X] = (V)

#define MIPS_FPR_D_GET(X)		ctx->regs->regs_F.d[X]
#define MIPS_FPR_D_SET(X, V)	ctx->regs->regs_F.d[X] = (V)

#define MIPS_REG_HI 			ctx->regs->regs_HI
#define MIPS_REG_LO 			ctx->regs->regs_LO
#define MIPS_REG_C_FPC_FCSR 	ctx->regs->regs_C.FCSR
#define MIPS_REG_C_FPC_FIR 		ctx->regs->regs_C.FIR
#define BRANCH(V)				(ctx->n_next_ip) = V
#define RELBRANCH(V)			 ctx->n_next_ip = ctx->regs->pc + (V) + 4

/* Instruction fields */
#define RS 					ctx->inst.dword.standard.rs
#define RD 					ctx->inst.dword.standard.rd
#define SA 					ctx->inst.dword.standard.sa
#define OFFSET 				ctx->inst.dword.offset_imm.offset
#define RT					ctx->inst.dword.standard.rt
#define IMM					ctx->inst.dword.offset_imm.offset
#define	FT					ctx->inst.dword.standard.rt
#define	FS					ctx->inst.dword.standard.rd
#define	FD					ctx->inst.dword.standard.sa
#define	TARGET				ctx->inst.dword.target.target

extern char *gpr_name[];
extern char *fpr_name[];

struct mips_regs_t
{
	unsigned int regs_R[GPR_COUNT]; /* General Purpose registers */

	union {
		float	s[FPR_COUNT];		/* single precision fp regs */
		double	d[FPR_COUNT / 2];	/* double precision fp regs */
		} regs_F;

	struct {
			unsigned int FIR;
			unsigned int FCSR;
		}regs_C;

	unsigned int regs_cop0[GPR_COUNT]; /* Coprocessor 0 registers */
	unsigned int pc;
	unsigned int regs_HI;
	unsigned int regs_LO;

} __attribute__((packed));

struct mips_regs_t *mips_regs_create();
void mips_regs_free(struct mips_regs_t *regs);
void mips_regs_copy(struct mips_regs_t *dst, struct mips_regs_t *src);

#endif

