________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro icss_toro_xml_blif.options'.
Pre-processing...
Reading xml file 'icss_vpr_xml_blif.toro.xml'...
Reading blif file 'icss_vpr_xml_blif.toro.blif'...
WARNING(1): Invalid net "clk_select~0" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(2): Invalid net "clk_select~1" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(3): Invalid net "dft_clk_select" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(4): Invalid net "dft_mode_atpg" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(5): Invalid net "ext_r31_status~9" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(6): Invalid net "ext_r31_status~10" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(7): Invalid net "ext_r31_status~11" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(8): Invalid net "ext_r31_status~12" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(9): Invalid net "ext_r31_status~13" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(10): Invalid net "ext_r31_status~14" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(11): Invalid net "ext_r31_status~15" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(12): Invalid net "ext_r31_status~16" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(13): Invalid net "ext_r31_status~17" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(14): Invalid net "ext_r31_status~18" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(15): Invalid net "ext_r31_status~19" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(16): Invalid net "ext_r31_status~20" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(17): Invalid net "ext_r31_status~21" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(18): Invalid net "ext_r31_status~22" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(19): Invalid net "ext_r31_status~23" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(20): Invalid net "ext_r31_status~24" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(21): Invalid net "ext_r31_status~25" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(22): Invalid net "ext_r31_status~26" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(23): Invalid net "ext_r31_status~27" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(24): Invalid net "ext_r31_status~28" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(25): Invalid net "ext_r31_status~29" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(26): Invalid net "gpi_clk_inv_en" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(27): Invalid net "gpi_count_16_clr" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(28): Invalid net "gpi_div0factor~0" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(29): Invalid net "gpi_div0factor~1" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(30): Invalid net "gpi_div0factor~2" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(31): Invalid net "gpi_div0factor~3" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(32): Invalid net "gpi_div0factor~4" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(33): Invalid net "gpi_div1factor~0" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(34): Invalid net "gpi_div1factor~1" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(35): Invalid net "gpi_div1factor~2" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(36): Invalid net "gpi_div1factor~3" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(37): Invalid net "gpi_div1factor~4" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(38): Invalid net "gpi_load_div0_ratio" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(39): Invalid net "gpi_load_div1_ratio" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(40): Invalid net "gpi_mode~0" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(41): Invalid net "gpi_mode~1" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(42): Invalid net "gpi_shift_reg_clr_n" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(43): Invalid net "gpi_start_bit_clr" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(44): Invalid net "gpo_div0_clk" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(45): Invalid net "gpo_div0factor~0" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(46): Invalid net "gpo_div0factor~1" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(47): Invalid net "gpo_div0factor~2" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(48): Invalid net "gpo_div0factor~3" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(49): Invalid net "gpo_div0factor~4" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(50): Invalid net "gpo_div1factor~0" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(51): Invalid net "gpo_div1factor~1" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(52): Invalid net "gpo_div1factor~2" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(53): Invalid net "gpo_div1factor~3" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(54): Invalid net "gpo_div1factor~4" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(55): Invalid net "gpo_load_div0_ratio" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(56): Invalid net "gpo_load_div1_ratio" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(57): Invalid net "gpo_shift_mode" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(58): Invalid net "mii_rt_r31_status~0" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(59): Invalid net "mii_rt_r31_status~1" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(60): Invalid net "mii_rt_r31_status~2" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(61): Invalid net "mii_rt_r31_status~3" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(62): Invalid net "mii_rt_r31_status~4" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(63): Invalid net "mii_rt_r31_status~5" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(64): Invalid net "mii_rt_r31_status~6" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(65): Invalid net "mii_rt_r31_status~7" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(66): Invalid net "mii_rt_r31_status~8" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(67): Invalid net "mii_rt_r31_status~9" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(68): Invalid net "mii_rt_r31_status~10" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(69): Invalid net "mii_rt_r31_status~11" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(70): Invalid net "mii_rt_r31_status~12" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(71): Invalid net "mii_rt_r31_status~13" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(72): Invalid net "mii_rt_r31_status~14" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(73): Invalid net "mii_rt_r31_status~15" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(74): Invalid net "mii_rt_r31_status~16" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(75): Invalid net "mii_rt_r31_status~17" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(76): Invalid net "mii_rt_r31_status~18" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(77): Invalid net "mii_rt_r31_status~19" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(78): Invalid net "mii_rt_r31_status~20" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(79): Invalid net "mii_rt_r31_status~21" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(80): Invalid net "mii_rt_r31_status~22" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(81): Invalid net "mii_rt_r31_status~23" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(82): Invalid net "mii_rt_r31_status~24" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(83): Invalid net "mii_rt_r31_status~25" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(84): Invalid net "mii_rt_r31_status~26" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(85): Invalid net "mii_rt_r31_status~27" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(86): Invalid net "mii_rt_r31_status~28" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(87): Invalid net "mii_rt_r31_status~29" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(88): Invalid net "r30~6" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(89): Invalid net "r30~7" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(90): Invalid net "r30~8" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(91): Invalid net "r30~9" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(92): Invalid net "r30~10" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(93): Invalid net "r30~11" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(94): Invalid net "r30~12" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(95): Invalid net "r30~13" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(96): Invalid net "r30~14" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(97): Invalid net "r30~15" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(98): Invalid net "r30~16" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(99): Invalid net "r30~17" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(100): Invalid net "r30~18" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(101): Invalid net "r30~19" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(102): Invalid net "r30~20" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(103): Invalid net "r30~30" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(104): Invalid net "reg30_wstrb~1" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(105): Invalid net "reg30_wstrb~2" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(106): Invalid net "reg30_wstrb~3" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(107): Invalid net "scan_dft_scanen" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(108): Deleted 107 nets with zero input pins.
Validating architecture file ...
Validating circuit file 'icss_gp'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(109): io[0].clock[0] unconnected pin in architecture.
[vpr] Swept away 107 nets with no fanout.
[vpr] WARNING(110): logical_block clk_select~0 #26 has no fanout.
[vpr] Removing input.
[vpr] WARNING(111): logical_block clk_select~1 #27 has no fanout.
[vpr] Removing input.
[vpr] WARNING(112): logical_block dft_clk_select #28 has no fanout.
[vpr] Removing input.
[vpr] WARNING(113): logical_block dft_mode_atpg #29 has no fanout.
[vpr] Removing input.
[vpr] WARNING(114): logical_block ext_r31_status~10 #36 has no fanout.
[vpr] Removing input.
[vpr] WARNING(115): logical_block ext_r31_status~11 #37 has no fanout.
[vpr] Removing input.
[vpr] WARNING(116): logical_block ext_r31_status~12 #38 has no fanout.
[vpr] Removing input.
[vpr] WARNING(117): logical_block ext_r31_status~13 #39 has no fanout.
[vpr] Removing input.
[vpr] WARNING(118): logical_block ext_r31_status~14 #40 has no fanout.
[vpr] Removing input.
[vpr] WARNING(119): logical_block ext_r31_status~15 #41 has no fanout.
[vpr] Removing input.
[vpr] WARNING(120): logical_block ext_r31_status~16 #42 has no fanout.
[vpr] Removing input.
[vpr] WARNING(121): logical_block ext_r31_status~17 #43 has no fanout.
[vpr] Removing input.
[vpr] WARNING(122): logical_block ext_r31_status~18 #44 has no fanout.
[vpr] Removing input.
[vpr] WARNING(123): logical_block ext_r31_status~19 #45 has no fanout.
[vpr] Removing input.
[vpr] WARNING(124): logical_block ext_r31_status~20 #47 has no fanout.
[vpr] Removing input.
[vpr] WARNING(125): logical_block ext_r31_status~21 #48 has no fanout.
[vpr] Removing input.
[vpr] WARNING(126): logical_block ext_r31_status~22 #49 has no fanout.
[vpr] Removing input.
[vpr] WARNING(127): logical_block ext_r31_status~23 #50 has no fanout.
[vpr] Removing input.
[vpr] WARNING(128): logical_block ext_r31_status~24 #51 has no fanout.
[vpr] Removing input.
[vpr] WARNING(129): logical_block ext_r31_status~25 #52 has no fanout.
[vpr] Removing input.
[vpr] WARNING(130): logical_block ext_r31_status~26 #53 has no fanout.
[vpr] Removing input.
[vpr] WARNING(131): logical_block ext_r31_status~27 #54 has no fanout.
[vpr] Removing input.
[vpr] WARNING(132): logical_block ext_r31_status~28 #55 has no fanout.
[vpr] Removing input.
[vpr] WARNING(133): logical_block ext_r31_status~29 #56 has no fanout.
[vpr] Removing input.
[vpr] WARNING(134): logical_block ext_r31_status~9 #63 has no fanout.
[vpr] Removing input.
[vpr] WARNING(135): logical_block gpi_clk_inv_en #64 has no fanout.
[vpr] Removing input.
[vpr] WARNING(136): logical_block gpi_count_16_clr #65 has no fanout.
[vpr] Removing input.
[vpr] WARNING(137): logical_block gpi_div0factor~0 #66 has no fanout.
[vpr] Removing input.
[vpr] WARNING(138): logical_block gpi_div0factor~1 #67 has no fanout.
[vpr] Removing input.
[vpr] WARNING(139): logical_block gpi_div0factor~2 #68 has no fanout.
[vpr] Removing input.
[vpr] WARNING(140): logical_block gpi_div0factor~3 #69 has no fanout.
[vpr] Removing input.
[vpr] WARNING(141): logical_block gpi_div0factor~4 #70 has no fanout.
[vpr] Removing input.
[vpr] WARNING(142): logical_block gpi_div1factor~0 #71 has no fanout.
[vpr] Removing input.
[vpr] WARNING(143): logical_block gpi_div1factor~1 #72 has no fanout.
[vpr] Removing input.
[vpr] WARNING(144): logical_block gpi_div1factor~2 #73 has no fanout.
[vpr] Removing input.
[vpr] WARNING(145): logical_block gpi_div1factor~3 #74 has no fanout.
[vpr] Removing input.
[vpr] WARNING(146): logical_block gpi_div1factor~4 #75 has no fanout.
[vpr] Removing input.
[vpr] WARNING(147): logical_block gpi_load_div0_ratio #77 has no fanout.
[vpr] Removing input.
[vpr] WARNING(148): logical_block gpi_load_div1_ratio #78 has no fanout.
[vpr] Removing input.
[vpr] WARNING(149): logical_block gpi_mode~0 #79 has no fanout.
[vpr] Removing input.
[vpr] WARNING(150): logical_block gpi_mode~1 #80 has no fanout.
[vpr] Removing input.
[vpr] WARNING(151): logical_block gpi_shift_reg_clr_n #81 has no fanout.
[vpr] Removing input.
[vpr] WARNING(152): logical_block gpi_start_bit_clr #82 has no fanout.
[vpr] Removing input.
[vpr] WARNING(153): logical_block gpo_div0_clk #83 has no fanout.
[vpr] Removing input.
[vpr] WARNING(154): logical_block gpo_div0factor~0 #84 has no fanout.
[vpr] Removing input.
[vpr] WARNING(155): logical_block gpo_div0factor~1 #85 has no fanout.
[vpr] Removing input.
[vpr] WARNING(156): logical_block gpo_div0factor~2 #86 has no fanout.
[vpr] Removing input.
[vpr] WARNING(157): logical_block gpo_div0factor~3 #87 has no fanout.
[vpr] Removing input.
[vpr] WARNING(158): logical_block gpo_div0factor~4 #88 has no fanout.
[vpr] Removing input.
[vpr] WARNING(159): logical_block gpo_div1factor~0 #89 has no fanout.
[vpr] Removing input.
[vpr] WARNING(160): logical_block gpo_div1factor~1 #90 has no fanout.
[vpr] Removing input.
[vpr] WARNING(161): logical_block gpo_div1factor~2 #91 has no fanout.
[vpr] Removing input.
[vpr] WARNING(162): logical_block gpo_div1factor~3 #92 has no fanout.
[vpr] Removing input.
[vpr] WARNING(163): logical_block gpo_div1factor~4 #93 has no fanout.
[vpr] Removing input.
[vpr] WARNING(164): logical_block gpo_load_div0_ratio #94 has no fanout.
[vpr] Removing input.
[vpr] WARNING(165): logical_block gpo_load_div1_ratio #95 has no fanout.
[vpr] Removing input.
[vpr] WARNING(166): logical_block gpo_shift_mode #97 has no fanout.
[vpr] Removing input.
[vpr] WARNING(167): logical_block mii_rt_r31_status~0 #98 has no fanout.
[vpr] Removing input.
[vpr] WARNING(168): logical_block mii_rt_r31_status~1 #99 has no fanout.
[vpr] Removing input.
[vpr] WARNING(169): logical_block mii_rt_r31_status~10 #100 has no fanout.
[vpr] Removing input.
[vpr] WARNING(170): logical_block mii_rt_r31_status~11 #101 has no fanout.
[vpr] Removing input.
[vpr] WARNING(171): logical_block mii_rt_r31_status~12 #102 has no fanout.
[vpr] Removing input.
[vpr] WARNING(172): logical_block mii_rt_r31_status~13 #103 has no fanout.
[vpr] Removing input.
[vpr] WARNING(173): logical_block mii_rt_r31_status~14 #104 has no fanout.
[vpr] Removing input.
[vpr] WARNING(174): logical_block mii_rt_r31_status~15 #105 has no fanout.
[vpr] Removing input.
[vpr] WARNING(175): logical_block mii_rt_r31_status~16 #106 has no fanout.
[vpr] Removing input.
[vpr] WARNING(176): logical_block mii_rt_r31_status~17 #107 has no fanout.
[vpr] Removing input.
[vpr] WARNING(177): logical_block mii_rt_r31_status~18 #108 has no fanout.
[vpr] Removing input.
[vpr] WARNING(178): logical_block mii_rt_r31_status~19 #109 has no fanout.
[vpr] Removing input.
[vpr] WARNING(179): logical_block mii_rt_r31_status~2 #110 has no fanout.
[vpr] Removing input.
[vpr] WARNING(180): logical_block mii_rt_r31_status~20 #111 has no fanout.
[vpr] Removing input.
[vpr] WARNING(181): logical_block mii_rt_r31_status~21 #112 has no fanout.
[vpr] Removing input.
[vpr] WARNING(182): logical_block mii_rt_r31_status~22 #113 has no fanout.
[vpr] Removing input.
[vpr] WARNING(183): logical_block mii_rt_r31_status~23 #114 has no fanout.
[vpr] Removing input.
[vpr] WARNING(184): logical_block mii_rt_r31_status~24 #115 has no fanout.
[vpr] Removing input.
[vpr] WARNING(185): logical_block mii_rt_r31_status~25 #116 has no fanout.
[vpr] Removing input.
[vpr] WARNING(186): logical_block mii_rt_r31_status~26 #117 has no fanout.
[vpr] Removing input.
[vpr] WARNING(187): logical_block mii_rt_r31_status~27 #118 has no fanout.
[vpr] Removing input.
[vpr] WARNING(188): logical_block mii_rt_r31_status~28 #119 has no fanout.
[vpr] Removing input.
[vpr] WARNING(189): logical_block mii_rt_r31_status~29 #120 has no fanout.
[vpr] Removing input.
[vpr] WARNING(190): logical_block mii_rt_r31_status~3 #121 has no fanout.
[vpr] Removing input.
[vpr] WARNING(191): logical_block mii_rt_r31_status~4 #122 has no fanout.
[vpr] Removing input.
[vpr] WARNING(192): logical_block mii_rt_r31_status~5 #123 has no fanout.
[vpr] Removing input.
[vpr] WARNING(193): logical_block mii_rt_r31_status~6 #124 has no fanout.
[vpr] Removing input.
[vpr] WARNING(194): logical_block mii_rt_r31_status~7 #125 has no fanout.
[vpr] Removing input.
[vpr] WARNING(195): logical_block mii_rt_r31_status~8 #126 has no fanout.
[vpr] Removing input.
[vpr] WARNING(196): logical_block mii_rt_r31_status~9 #127 has no fanout.
[vpr] Removing input.
[vpr] WARNING(197): logical_block r30~10 #132 has no fanout.
[vpr] Removing input.
[vpr] WARNING(198): logical_block r30~11 #133 has no fanout.
[vpr] Removing input.
[vpr] WARNING(199): logical_block r30~12 #134 has no fanout.
[vpr] Removing input.
[vpr] WARNING(200): logical_block r30~13 #135 has no fanout.
[vpr] Removing input.
[vpr] WARNING(201): logical_block r30~14 #136 has no fanout.
[vpr] Removing input.
[vpr] WARNING(202): logical_block r30~15 #137 has no fanout.
[vpr] Removing input.
[vpr] WARNING(203): logical_block r30~16 #138 has no fanout.
[vpr] Removing input.
[vpr] WARNING(204): logical_block r30~17 #139 has no fanout.
[vpr] Removing input.
[vpr] WARNING(205): logical_block r30~18 #140 has no fanout.
[vpr] Removing input.
[vpr] WARNING(206): logical_block r30~19 #141 has no fanout.
[vpr] Removing input.
[vpr] WARNING(207): logical_block r30~20 #143 has no fanout.
[vpr] Removing input.
[vpr] WARNING(208): logical_block r30~30 #154 has no fanout.
[vpr] Removing input.
[vpr] WARNING(209): logical_block r30~6 #158 has no fanout.
[vpr] Removing input.
[vpr] WARNING(210): logical_block r30~7 #159 has no fanout.
[vpr] Removing input.
[vpr] WARNING(211): logical_block r30~8 #160 has no fanout.
[vpr] Removing input.
[vpr] WARNING(212): logical_block r30~9 #161 has no fanout.
[vpr] Removing input.
[vpr] WARNING(213): logical_block reg30_wstrb~1 #163 has no fanout.
[vpr] Removing input.
[vpr] WARNING(214): logical_block reg30_wstrb~2 #164 has no fanout.
[vpr] Removing input.
[vpr] WARNING(215): logical_block reg30_wstrb~3 #165 has no fanout.
[vpr] Removing input.
[vpr] WARNING(216): logical_block scan_dft_scanen #166 has no fanout.
[vpr] Removing input.
[vpr] Net is a constant generator: gpo_r30~10.
[vpr] WARNING(217): logical_block #1433 with output gpo_r30~10 has only 0 pin.
[vpr] WARNING(218): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~11.
[vpr] WARNING(219): logical_block #1434 with output gpo_r30~11 has only 0 pin.
[vpr] WARNING(220): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~12.
[vpr] WARNING(221): logical_block #1435 with output gpo_r30~12 has only 0 pin.
[vpr] WARNING(222): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~13.
[vpr] WARNING(223): logical_block #1436 with output gpo_r30~13 has only 0 pin.
[vpr] WARNING(224): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~14.
[vpr] WARNING(225): logical_block #1437 with output gpo_r30~14 has only 0 pin.
[vpr] WARNING(226): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~15.
[vpr] WARNING(227): logical_block #1438 with output gpo_r30~15 has only 0 pin.
[vpr] WARNING(228): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~16.
[vpr] WARNING(229): logical_block #1439 with output gpo_r30~16 has only 0 pin.
[vpr] WARNING(230): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~17.
[vpr] WARNING(231): logical_block #1440 with output gpo_r30~17 has only 0 pin.
[vpr] WARNING(232): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~18.
[vpr] WARNING(233): logical_block #1441 with output gpo_r30~18 has only 0 pin.
[vpr] WARNING(234): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~19.
[vpr] WARNING(235): logical_block #1442 with output gpo_r30~19 has only 0 pin.
[vpr] WARNING(236): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~2.
[vpr] WARNING(237): logical_block #1443 with output gpo_r30~2 has only 0 pin.
[vpr] WARNING(238): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~20.
[vpr] WARNING(239): logical_block #1444 with output gpo_r30~20 has only 0 pin.
[vpr] WARNING(240): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~21.
[vpr] WARNING(241): logical_block #1445 with output gpo_r30~21 has only 0 pin.
[vpr] WARNING(242): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~22.
[vpr] WARNING(243): logical_block #1446 with output gpo_r30~22 has only 0 pin.
[vpr] WARNING(244): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~23.
[vpr] WARNING(245): logical_block #1447 with output gpo_r30~23 has only 0 pin.
[vpr] WARNING(246): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~24.
[vpr] WARNING(247): logical_block #1448 with output gpo_r30~24 has only 0 pin.
[vpr] WARNING(248): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~25.
[vpr] WARNING(249): logical_block #1449 with output gpo_r30~25 has only 0 pin.
[vpr] WARNING(250): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~26.
[vpr] WARNING(251): logical_block #1450 with output gpo_r30~26 has only 0 pin.
[vpr] WARNING(252): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~27.
[vpr] WARNING(253): logical_block #1451 with output gpo_r30~27 has only 0 pin.
[vpr] WARNING(254): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~28.
[vpr] WARNING(255): logical_block #1452 with output gpo_r30~28 has only 0 pin.
[vpr] WARNING(256): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~29.
[vpr] WARNING(257): logical_block #1453 with output gpo_r30~29 has only 0 pin.
[vpr] WARNING(258): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~30.
[vpr] WARNING(259): logical_block #1454 with output gpo_r30~30 has only 0 pin.
[vpr] WARNING(260): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~31.
[vpr] WARNING(261): logical_block #1455 with output gpo_r30~31 has only 0 pin.
[vpr] WARNING(262): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~5.
[vpr] WARNING(263): logical_block #1456 with output gpo_r30~5 has only 0 pin.
[vpr] WARNING(264): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~8.
[vpr] WARNING(265): logical_block #1457 with output gpo_r30~8 has only 0 pin.
[vpr] WARNING(266): Block contains output -- may be a constant generator.
[vpr] Net is a constant generator: gpo_r30~9.
[vpr] WARNING(267): logical_block #1458 with output gpo_r30~9 has only 0 pin.
[vpr] WARNING(268): Block contains output -- may be a constant generator.
[vpr] Removed 17 LUT buffers.
[vpr] Sweeped away 124 nodes.
[vpr] BLIF circuit stats:
[vpr] 	26 LUTs of size 0
[vpr] 	0 LUTs of size 1
[vpr] 	372 LUTs of size 2
[vpr] 	633 LUTs of size 3
[vpr] 	2726 LUTs of size 4
[vpr] 	84 of type input
[vpr] 	65 of type output
[vpr] 	1175 of type latch
[vpr] 	3757 of type names
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'icss_vpr_xml_blif.toro.blif'.
[vpr] WARNING(269): Circuit contains 3 clocks. All clocks will be marked global.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 5081, total nets: 5016, total inputs: 84, total outputs: 65
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.17601e-09
[vpr] 
[vpr] SDC file 'icss_toro_xml_blif.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 84 inputs and 65 outputs on a virtual external clock;
[vpr] 	cut paths between netlist clock domains; and
[vpr] 	optimize all clocks to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 2 y = 2.
[vpr] Complex block 0: cb.gp0_sh_index~2, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 1: cb.i_icss_sd_demod_i5_icss_sd_demod_ch_counter_nmbr_samples~0, type: clb
[vpr] 	.......................................
[vpr] Passed route at end.
[vpr] Complex block 2: cb.i_icss_sd_demod_i5_icss_sd_demod_ch_counter_nmbr_samples~1, type: clb
[vpr] 	....................................................................................................
[vpr] Passed route at end.
[vpr] Complex block 3: cb.n5059, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 3 y = 3.
[vpr] Complex block 4: cb.n5052, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 5: cb.n4995, type: clb
[vpr] 	................................................................................................................
[vpr] Passed route at end.
[vpr] Complex block 6: cb.r31_count_16_reg~0, type: clb
[vpr] 	...............................................
[vpr] Passed route at end.
[vpr] Complex block 7: cb.n6902, type: clb
[vpr] 	...........................................
[vpr] Passed route at end.
[vpr] Complex block 8: cb.i_icss_sd_demod_i7_icss_sd_demod_ch_counter_nmbr_samples~0, type: clb
[vpr] 	..........................................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 4 y = 4.
[vpr] Complex block 9: cb.i_icss_sd_demod_i2_icss_sd_demod_ch_counter_nmbr_samples~1, type: clb
[vpr] 	........................................................
[vpr] Passed route at end.
[vpr] Complex block 10: cb.i_icss_sd_demod_i2_icss_sd_demod_ch_counter_nmbr_samples~0, type: clb
[vpr] 	...............................................................
[vpr] Passed route at end.
[vpr] Complex block 11: cb.n6973, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 12: cb.n5745, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 13: cb.n5694, type: clb
[vpr] 	.....................................................................................................
[vpr] Passed route at end.
[vpr] Complex block 14: cb.n5687, type: clb
[vpr] 	...............................................................
[vpr] Passed route at end.
[vpr] Complex block 15: cb.n6950, type: clb
[vpr] 	.........................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 5 y = 5.
[vpr] Complex block 16: cb.n5727, type: clb
[vpr] 	..........................................
[vpr] Passed route at end.
[vpr] Complex block 17: cb.i_icss_sd_demod_data7_mux~6, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 18: cb.i_icss_sd_demod_data7_mux~17, type: clb
[vpr] 	.................................
[vpr] Passed route at end.
[vpr] Complex block 19: cb.i_icss_sd_demod_data7_mux~8, type: clb
[vpr] 	........................
[vpr] Passed route at end.
[vpr] Complex block 20: cb.i_icss_sd_demod_data7_mux~7, type: clb
[vpr] 	...............................
[vpr] Passed route at end.
[vpr] Complex block 21: cb.i_icss_sd_demod_data7_mux~18, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 22: cb.i_icss_sd_demod_data7_mux~13, type: clb
[vpr] 	.................................................
[vpr] Passed route at end.
[vpr] Complex block 23: cb.i_icss_sd_demod_data7_mux~12, type: clb
[vpr] 	....................................................
[vpr] Passed route at end.
[vpr] Complex block 24: cb.i_icss_sd_demod_data7_mux~16, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 6 y = 6.
[vpr] Complex block 25: cb.i_icss_sd_demod_data7_mux~15, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 26: cb.i_icss_sd_demod_data7_mux~22, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 27: cb.i_icss_sd_demod_data7_mux~3, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 28: cb.i_icss_sd_demod_data7_mux~5, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 29: cb.i_icss_sd_demod_data7_mux~4, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 30: cb.i_icss_sd_demod_data7_mux~9, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 31: cb.i_icss_sd_demod_data7_mux~14, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 32: cb.i_icss_sd_demod_data7_mux~2, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 33: cb.i_icss_sd_demod_data3_mux~18, type: clb
[vpr] 	.........................................
[vpr] Passed route at end.
[vpr] Complex block 34: cb.i_icss_sd_demod_data3_mux~22, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 35: cb.i_icss_sd_demod_data3_mux~7, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 7 y = 7.
[vpr] Complex block 36: cb.i_icss_sd_demod_data3_mux~2, type: clb
[vpr] 	..........................
[vpr] Passed route at end.
[vpr] Complex block 37: cb.i_icss_sd_demod_data3_mux~11, type: clb
[vpr] 	.............................................
[vpr] Passed route at end.
[vpr] Complex block 38: cb.i_icss_sd_demod_data3_mux~13, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 39: cb.i_icss_sd_demod_data3_mux~12, type: clb
[vpr] 	.........................................
[vpr] Passed route at end.
[vpr] Complex block 40: cb.i_icss_sd_demod_data3_mux~8, type: clb
[vpr] 	................................
[vpr] Passed route at end.
[vpr] Complex block 41: cb.i_icss_sd_demod_data3_mux~3, type: clb
[vpr] 	.............................................................
[vpr] Passed route at end.
[vpr] Complex block 42: cb.i_icss_sd_demod_data3_mux~9, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 43: cb.i_icss_sd_demod_data3_mux~14, type: clb
[vpr] 	...............................
[vpr] Passed route at end.
[vpr] Complex block 44: cb.i_icss_sd_demod_data3_mux~15, type: clb
[vpr] 	.......................
[vpr] Passed route at end.
[vpr] Complex block 45: cb.i_icss_sd_demod_data3_mux~10, type: clb
[vpr] 	.........................................................
[vpr] Passed route at end.
[vpr] Complex block 46: cb.i_icss_sd_demod_data3_mux~20, type: clb
[vpr] 	............................................................
[vpr] Passed route at end.
[vpr] Complex block 47: cb.i_icss_sd_demod_data3_mux~17, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 48: cb.i_icss_sd_demod_data3_mux~5, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 8 y = 8.
[vpr] Complex block 49: cb.i_icss_sd_demod_data3_mux~6, type: clb
[vpr] 	................................................................................................
[vpr] Passed route at end.
[vpr] Complex block 50: cb.i_icss_sd_demod_data3_mux~16, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 51: cb.i_icss_sd_demod_data7_mux~20, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 52: cb.i_icss_sd_demod_data7_mux~1, type: clb
[vpr] 	................................................................................................
[vpr] Passed route at end.
[vpr] Complex block 53: cb.i_icss_sd_demod_data7_mux~11, type: clb
[vpr] 	..................................................
[vpr] Passed route at end.
[vpr] Complex block 54: cb.i_icss_sd_demod_data7_mux~19, type: clb
[vpr] 	......................................................
[vpr] Passed route at end.
[vpr] Complex block 55: cb.i_icss_endat_i2_icss_endat_tx_fifo_occupancy~3, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 56: cb.i_icss_endat_i1_icss_endat_tx_fifo_occupancy~3, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 57: cb.i_icss_endat_i0_icss_endat_tx_fifo_occupancy~3, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 58: cb.n4356, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 59: cb.n4517, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 60: cb.n4173, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 61: cb.n5644, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 62: cb.ch1_tx_start_delay~3, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 63: cb.ch0_tx_start_delay~3, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 64: cb.ch2_tx_start_delay~0, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 65: cb.ch2_tx_start_delay~3, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 66: cb.ch0_tx_start_delay~0, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 67: cb.ch0_tx_start_delay~1, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 68: cb.ch2_tx_start_delay~1, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 69: cb.ch1_tx_start_delay~0, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 70: cb.ch1_tx_start_delay~1, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 71: cb.n5957, type: clb
[vpr] 	.........................................
[vpr] Passed route at end.
[vpr] Complex block 72: cb.n6326, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 9 y = 9.
[vpr] Complex block 73: cb.n5373, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 74: cb.n6325, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 75: cb.n5089, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 76: cb.n6250, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 77: cb.n5374, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 78: cb.n5353, type: clb
[vpr] 	..............................................
[vpr] Passed route at end.
[vpr] Complex block 79: cb.n6273, type: clb
[vpr] 	........................
[vpr] Passed route at end.
[vpr] Complex block 80: cb.i_icss_sd_demod_data5_mux~4, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 81: cb.i_icss_sd_demod_data5_mux~2, type: clb
[vpr] 	.......................
[vpr] Passed route at end.
[vpr] Complex block 82: cb.i_icss_sd_demod_data5_mux~20, type: clb
[vpr] 	.............................
[vpr] Passed route at end.
[vpr] Complex block 83: cb.i_icss_sd_demod_data2_mux~7, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 84: cb.i_icss_sd_demod_data5_mux~17, type: clb
[vpr] 	.........................
[vpr] Passed route at end.
[vpr] Complex block 85: cb.i_icss_sd_demod_data5_mux~15, type: clb
[vpr] 	.......................
[vpr] Passed route at end.
[vpr] Complex block 86: cb.i_icss_sd_demod_data2_mux~2, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 87: cb.i_icss_sd_demod_data5_mux~6, type: clb
[vpr] 	.............................
[vpr] Passed route at end.
[vpr] Complex block 88: cb.i_icss_sd_demod_data2_mux~22, type: clb
[vpr] 	....................................
[vpr] Passed route at end.
[vpr] Complex block 89: cb.i_icss_sd_demod_data5_mux~11, type: clb
[vpr] 	..............................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 10 y = 10.
[vpr] Complex block 90: cb.i_icss_sd_demod_data5_mux~16, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 91: cb.i_icss_sd_demod_data5_mux~19, type: clb
[vpr] 	..........................
[vpr] Passed route at end.
[vpr] Complex block 92: cb.i_icss_sd_demod_data5_mux~13, type: clb
[vpr] 	................................................
[vpr] Passed route at end.
[vpr] Complex block 93: cb.i_icss_sd_demod_data5_mux~22, type: clb
[vpr] 	................................................
[vpr] Passed route at end.
[vpr] Complex block 94: cb.i_icss_sd_demod_data2_mux~21, type: clb
[vpr] 	..................................
[vpr] Passed route at end.
[vpr] Complex block 95: cb.i_icss_sd_demod_data2_mux~6, type: clb
[vpr] 	.......................................................
[vpr] Passed route at end.
[vpr] Complex block 96: cb.i_icss_sd_demod_data5_mux~14, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 97: cb.i_icss_sd_demod_data5_mux~9, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 98: cb.i_icss_sd_demod_data5_mux~12, type: clb
[vpr] 	.........................
[vpr] Passed route at end.
[vpr] Complex block 99: cb.i_icss_sd_demod_data5_mux~8, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 100: cb.i_icss_sd_demod_data2_mux~9, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 101: cb.i_icss_sd_demod_data2_mux~5, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 102: cb.i_icss_sd_demod_data5_mux~5, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 103: cb.i_icss_sd_demod_data2_mux~4, type: clb
[vpr] 	................................................
[vpr] Passed route at end.
[vpr] Complex block 104: cb.i_icss_sd_demod_data5_mux~18, type: clb
[vpr] 	..........................
[vpr] Passed route at end.
[vpr] Complex block 105: cb.i_icss_sd_demod_data2_mux~8, type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 106: cb.i_icss_sd_demod_data5_mux~10, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 107: cb.n16115, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 108: cb.n10857, type: clb
[vpr] 	..................................................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 11 y = 11.
[vpr] Complex block 109: cb.n10755, type: clb
[vpr] 	.........................
[vpr] Passed route at end.
[vpr] Complex block 110: cb.i_icss_sd_demod_data1_mux~6, type: clb
[vpr] 	...........................................
[vpr] Passed route at end.
[vpr] Complex block 111: cb.i_icss_sd_demod_data1_mux~3, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 112: cb.i_icss_sd_demod_data1_mux~4, type: clb
[vpr] 	................................
[vpr] Passed route at end.
[vpr] Complex block 113: cb.i_icss_sd_demod_data1_mux~15, type: clb
[vpr] 	.........................
[vpr] Passed route at end.
[vpr] Complex block 114: cb.i_icss_sd_demod_data1_mux~1, type: clb
[vpr] 	.......................
[vpr] Passed route at end.
[vpr] Complex block 115: cb.i_icss_sd_demod_data1_mux~8, type: clb
[vpr] 	......................................................
[vpr] Passed route at end.
[vpr] Complex block 116: cb.i_icss_sd_demod_data1_mux~17, type: clb
[vpr] 	........................
[vpr] Passed route at end.
[vpr] Complex block 117: cb.i_icss_sd_demod_data1_mux~11, type: clb
[vpr] 	...........................
[vpr] Passed route at end.
[vpr] Complex block 118: cb.i_icss_sd_demod_data1_mux~5, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 119: cb.i_icss_sd_demod_data1_mux~21, type: clb
[vpr] 	............................................................
[vpr] Passed route at end.
[vpr] Complex block 120: cb.i_icss_sd_demod_data1_mux~13, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 121: cb.i_icss_sd_demod_data1_mux~7, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 122: cb.i_icss_sd_demod_data1_mux~14, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 123: cb.i_icss_sd_demod_data1_mux~16, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 124: cb.i_icss_sd_demod_data1_mux~10, type: clb
[vpr] 	...........................................
[vpr] Passed route at end.
[vpr] Complex block 125: cb.i_icss_sd_demod_data1_mux~9, type: clb
[vpr] 	........................................................................
[vpr] Passed route at end.
[vpr] Complex block 126: cb.i_icss_sd_demod_data1_mux~12, type: clb
[vpr] 	..........................................................
[vpr] Passed route at end.
[vpr] Complex block 127: cb.n9061, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 128: cb.n5955, type: clb
[vpr] 	..............................
[vpr] Passed route at end.
[vpr] Complex block 129: cb.i_icss_sd_demod_data1_mux~23, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 12 y = 12.
[vpr] Complex block 130: cb.i_icss_sd_demod_data2_mux~19, type: clb
[vpr] 	.......................
[vpr] Passed route at end.
[vpr] Complex block 131: cb.i_icss_sd_demod_data2_mux~17, type: clb
[vpr] 	............................
[vpr] Passed route at end.
[vpr] Complex block 132: cb.i_icss_sd_demod_data2_mux~15, type: clb
[vpr] 	................................................
[vpr] Passed route at end.
[vpr] Complex block 133: cb.i_icss_sd_demod_data2_mux~16, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 134: cb.i_icss_sd_demod_data2_mux~10, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 135: cb.i_icss_sd_demod_data2_mux~13, type: clb
[vpr] 	..........................
[vpr] Passed route at end.
[vpr] Complex block 136: cb.i_icss_sd_demod_data2_mux~11, type: clb
[vpr] 	..................................................
[vpr] Passed route at end.
[vpr] Complex block 137: cb.i_icss_sd_demod_data2_mux~14, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 138: cb.n10743, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 139: cb.i_icss_sd_demod_i3_icss_sd_demod_ch_counter_sample_count~21, type: clb
[vpr] 	..........................................................
[vpr] Passed route at end.
[vpr] Complex block 140: cb.n5893, type: clb
[vpr] 	..........................................................
[vpr] Passed route at end.
[vpr] Complex block 141: cb.i_icss_sd_demod_i7_icss_sd_demod_ch_counter_sample_count~21, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 142: cb.n6994, type: clb
[vpr] 	........................................
[vpr] Passed route at end.
[vpr] Complex block 143: cb.n5304, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 144: cb.n5023, type: clb
[vpr] 	...........................
[vpr] Passed route at end.
[vpr] Complex block 145: cb.n6005, type: clb
[vpr] 	.........................
[vpr] Passed route at end.
[vpr] Complex block 146: cb.n4757, type: clb
[vpr] 	..........................
[vpr] Passed route at end.
[vpr] Complex block 147: cb.n6050, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 148: cb.n4686, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 149: cb.n4687, type: clb
[vpr] 	....................................................................................................................
[vpr] Passed route at end.
[vpr] Complex block 150: cb.n6979, type: clb
[vpr] 	..........................
[vpr] Passed route at end.
[vpr] Complex block 151: cb.n5382, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 152: cb.n6032, type: clb
[vpr] 	...................................................................................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 13 y = 13.
[vpr] Complex block 153: cb.n5669, type: clb
[vpr] 	...........................
[vpr] Passed route at end.
[vpr] Complex block 154: cb.n6023, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 155: cb.i_icss_sd_demod_data4_mux~5, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 156: cb.i_icss_sd_demod_data4_mux~23, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 157: cb.i_icss_sd_demod_data4_mux~16, type: clb
[vpr] 	...........................................
[vpr] Passed route at end.
[vpr] Complex block 158: cb.i_icss_sd_demod_data4_mux~14, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 159: cb.i_icss_sd_demod_data4_mux~12, type: clb
[vpr] 	......................................................
[vpr] Passed route at end.
[vpr] Complex block 160: cb.i_icss_sd_demod_data4_mux~13, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 161: cb.i_icss_sd_demod_data4_mux~1, type: clb
[vpr] 	................................................
[vpr] Passed route at end.
[vpr] Complex block 162: cb.i_icss_sd_demod_data4_mux~9, type: clb
[vpr] 	.........................
[vpr] Passed route at end.
[vpr] Complex block 163: cb.i_icss_sd_demod_data4_mux~2, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 164: cb.i_icss_sd_demod_data4_mux~7, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 165: cb.i_icss_sd_demod_data4_mux~6, type: clb
[vpr] 	.........................................
[vpr] Passed route at end.
[vpr] Complex block 166: cb.i_icss_sd_demod_data4_mux~11, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 167: cb.i_icss_sd_demod_data4_mux~18, type: clb
[vpr] 	.............................
[vpr] Passed route at end.
[vpr] Complex block 168: cb.i_icss_sd_demod_data4_mux~15, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 169: cb.n14277, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 170: cb.n6270, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 171: cb.n6349, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 172: cb.i_icss_sd_demod_i5_icss_sd_demod_ch_counter_n959, type: clb
[vpr] 	..........................................
[vpr] Passed route at end.
[vpr] Complex block 173: cb.i_icss_sd_demod_data0_mux~6, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 174: cb.i_icss_sd_demod_data0_mux~3, type: clb
[vpr] 	...............................................
[vpr] Passed route at end.
[vpr] Complex block 175: cb.i_icss_sd_demod_data0_mux~20, type: clb
[vpr] 	.........................
[vpr] Passed route at end.
[vpr] Complex block 176: cb.i_icss_sd_demod_data0_mux~19, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 177: cb.i_icss_sd_demod_data0_mux~18, type: clb
[vpr] 	..............................................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 14 y = 14.
[vpr] Complex block 178: cb.i_icss_sd_demod_data0_mux~16, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 179: cb.i_icss_sd_demod_data0_mux~14, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 180: cb.i_icss_sd_demod_data0_mux~10, type: clb
[vpr] 	.......................
[vpr] Passed route at end.
[vpr] Complex block 181: cb.i_icss_sd_demod_data0_mux~1, type: clb
[vpr] 	..............................................
[vpr] Passed route at end.
[vpr] Complex block 182: cb.i_icss_sd_demod_data0_mux~4, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 183: cb.i_icss_sd_demod_data0_mux~11, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 184: cb.i_icss_sd_demod_data0_mux~8, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 185: cb.i_icss_sd_demod_data0_mux~12, type: clb
[vpr] 	..........................................
[vpr] Passed route at end.
[vpr] Complex block 186: cb.i_icss_sd_demod_data0_mux~2, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 187: cb.n7187, type: clb
[vpr] 	...............................
[vpr] Passed route at end.
[vpr] Complex block 188: cb.n5999, type: clb
[vpr] 	........................
[vpr] Passed route at end.
[vpr] Complex block 189: cb.n6599, type: clb
[vpr] 	......................................................................................
[vpr] Passed route at end.
[vpr] Complex block 190: cb.n5301, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 191: cb.n7272, type: clb
[vpr] 	........................................................
[vpr] Passed route at end.
[vpr] Complex block 192: cb.n7246, type: clb
[vpr] 	..................................................................
[vpr] Passed route at end.
[vpr] Complex block 193: cb.n7309, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 194: cb.n4506, type: clb
[vpr] 	...............................
[vpr] Passed route at end.
[vpr] Complex block 195: cb.n4345, type: clb
[vpr] 	...............................
[vpr] Passed route at end.
[vpr] Complex block 196: cb.n4184, type: clb
[vpr] 	...............................
[vpr] Passed route at end.
[vpr] Complex block 197: cb.n6663, type: clb
[vpr] 	........................
[vpr] Passed route at end.
[vpr] Complex block 198: cb.n6626, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 199: cb.n6616, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 200: cb.n5736, type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 201: cb.n7274_1, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 202: cb.n5675, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 203: cb.n4735, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 204: cb.n6184, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 15 y = 15.
[vpr] Complex block 205: cb.n5006, type: clb
[vpr] 	.................................
[vpr] Passed route at end.
[vpr] Complex block 206: cb.i_icss_sd_demod_data6_mux~14, type: clb
[vpr] 	.......................................................
[vpr] Passed route at end.
[vpr] Complex block 207: cb.i_icss_sd_demod_data6_mux~3, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 208: cb.i_icss_sd_demod_data6_mux~16, type: clb
[vpr] 	................................
[vpr] Passed route at end.
[vpr] Complex block 209: cb.i_icss_sd_demod_data6_mux~15, type: clb
[vpr] 	................................
[vpr] Passed route at end.
[vpr] Complex block 210: cb.i_icss_sd_demod_data6_mux~2, type: clb
[vpr] 	.......................
[vpr] Passed route at end.
[vpr] Complex block 211: cb.i_icss_sd_demod_data6_mux~8, type: clb
[vpr] 	............................................................
[vpr] Passed route at end.
[vpr] Complex block 212: cb.i_icss_sd_demod_data6_mux~21, type: clb
[vpr] 	.........................
[vpr] Passed route at end.
[vpr] Complex block 213: cb.i_icss_sd_demod_data6_mux~7, type: clb
[vpr] 	................................................................
[vpr] Passed route at end.
[vpr] Complex block 214: cb.i_icss_sd_demod_i8_icss_sd_demod_ch_counter_n959, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 215: cb.i_icss_sd_demod_data6_mux~4, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 216: cb.i_icss_sd_demod_data6_mux~9, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 217: cb.i_icss_sd_demod_data6_mux~18, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 218: cb.i_icss_sd_demod_data6_mux~17, type: clb
[vpr] 	...............................................
[vpr] Passed route at end.
[vpr] Complex block 219: cb.i_icss_sd_demod_data6_mux~11, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 220: cb.i_icss_sd_demod_data6_mux~20, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 221: cb.n17969, type: clb
[vpr] 	...........................................
[vpr] Passed route at end.
[vpr] Complex block 222: cb.n17933, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 223: cb.n17927, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 224: cb.i_icss_sd_demod_i7_icss_sd_demod_ch_counter_n929, type: clb
[vpr] 	................................................
[vpr] Passed route at end.
[vpr] Complex block 225: cb.i_icss_sd_demod_i8_icss_sd_demod_ch_counter_n949, type: clb
[vpr] 	................................................................................
[vpr] Passed route at end.
[vpr] Complex block 226: cb.i_icss_sd_demod_i8_icss_sd_demod_ch_counter_n941, type: clb
[vpr] 	...........................
[vpr] Passed route at end.
[vpr] Complex block 227: cb.i_icss_sd_demod_i8_icss_sd_demod_ch_counter_n951, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 228: cb.i_icss_sd_demod_i8_icss_sd_demod_ch_counter_n940, type: clb
[vpr] 	.......................
[vpr] Passed route at end.
[vpr] Complex block 229: cb.i_icss_sd_demod_i8_icss_sd_demod_ch_counter_n958, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 230: cb.i_icss_sd_demod_i8_icss_sd_demod_ch_counter_n943, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 231: cb.i_icss_sd_demod_i8_icss_sd_demod_ch_counter_n955, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 232: cb.i_icss_sd_demod_i8_icss_sd_demod_ch_counter_n945, type: clb
[vpr] 	.............................................
[vpr] Passed route at end.
[vpr] Complex block 233: cb.i_icss_sd_demod_i8_icss_sd_demod_ch_counter_n947, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 16 y = 16.
[vpr] Complex block 234: cb.i_icss_sd_demod_i8_icss_sd_demod_ch_counter_n942, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 235: cb.i_icss_sd_demod_i8_icss_sd_demod_ch_counter_n954, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 236: cb.i_icss_sd_demod_i8_icss_sd_demod_ch_counter_n948, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 237: cb.i_icss_sd_demod_i8_icss_sd_demod_ch_counter_n956, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 238: cb.n6907, type: clb
[vpr] 	..............................................
[vpr] Passed route at end.
[vpr] Complex block 239: cb.n6967, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 240: cb.n6097, type: clb
[vpr] 	......................................
[vpr] Passed route at end.
[vpr] Complex block 241: cb.n4771, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 242: cb.n4765, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 243: cb.n4703, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 244: cb.n6606, type: clb
[vpr] 	....................................................
[vpr] Passed route at end.
[vpr] Complex block 245: cb.n7260, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 246: cb.n7326, type: clb
[vpr] 	.................................
[vpr] Passed route at end.
[vpr] Complex block 247: cb.i_icss_sd_demod_i8_icss_sd_demod_ch_counter_n935, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 248: cb.n7262_1, type: clb
[vpr] 	..........................................
[vpr] Passed route at end.
[vpr] Complex block 249: cb.n5019, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 250: cb.n6642, type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 251: cb.i_icss_sd_demod_i7_icss_sd_demod_ch_counter_nmbr_samples~4, type: clb
[vpr] 	..................................................
[vpr] Passed route at end.
[vpr] Complex block 252: cb.i_icss_sd_demod_i7_icss_sd_demod_ch_counter_nmbr_samples~5, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 253: cb.i_icss_sd_demod_i5_icss_sd_demod_ch_counter_nmbr_samples~5, type: clb
[vpr] 	........................
[vpr] Passed route at end.
[vpr] Complex block 254: cb.i_icss_sd_demod_i5_icss_sd_demod_ch_counter_nmbr_samples~4, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 255: cb.i_icss_sd_demod_i1_icss_sd_demod_ch_counter_nmbr_samples~6, type: clb
[vpr] 	................................................
[vpr] Passed route at end.
[vpr] Complex block 256: cb.i_icss_sd_demod_i4_icss_sd_demod_ch_counter_nmbr_samples~5, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 257: cb.i_icss_sd_demod_i3_icss_sd_demod_ch_counter_ones_count~8, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 258: cb.i_icss_sd_demod_i1_icss_sd_demod_ch_counter_sample_count~19, type: clb
[vpr] 	.......................
[vpr] Passed route at end.
[vpr] Complex block 259: cb.i_icss_sd_demod_i7_icss_sd_demod_ch_counter_ones_count~21, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 260: cb.n19852, type: clb
[vpr] 	..................................
[vpr] Passed route at end.
[vpr] Complex block 261: cb.n6314, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 262: cb.n6303, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 263: cb.i_icss_sd_demod_i0_icss_sd_demod_ch_counter_nmbr_samples~5, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 264: cb.n5356, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 17 y = 17.
[vpr] Complex block 265: cb.n4732, type: clb
[vpr] 	..............................................
[vpr] Passed route at end.
[vpr] Complex block 266: cb.i_icss_sd_demod_i5_icss_sd_demod_ch_counter_ones_count~12, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 267: cb.i_icss_sd_demod_i0_icss_sd_demod_ch_counter_nmbr_samples~6, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 268: cb.i_icss_sd_demod_i4_icss_sd_demod_ch_counter_ones_count~19, type: clb
[vpr] 	.......................
[vpr] Passed route at end.
[vpr] Complex block 269: cb.n7248, type: clb
[vpr] 	..........................
[vpr] Passed route at end.
[vpr] Complex block 270: cb.n5039, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 271: cb.n6335, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 272: cb.n4744, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 273: cb.i_icss_sd_demod_i6_icss_sd_demod_ch_counter_ones_count~19, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 274: cb.i_icss_sd_demod_i0_icss_sd_demod_ch_counter_ones_count~6, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 275: cb.i_icss_sd_demod_i0_icss_sd_demod_ch_counter_ones_count~22, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 276: cb.n6827, type: clb
[vpr] 	..........................................
[vpr] Passed route at end.
[vpr] Complex block 277: cb.i_icss_sd_demod_i8_icss_sd_demod_ch_counter_ones_count~8, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 278: cb.n6666, type: clb
[vpr] 	...........................................
[vpr] Passed route at end.
[vpr] Complex block 279: cb.n6912_1, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 280: cb.n5323, type: clb
[vpr] 	.............................................
[vpr] Passed route at end.
[vpr] Complex block 281: cb.ch1_tx_start_delay~2, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 282: cb.ch2_tx_start_delay~2, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 283: cb.ch0_tx_start_delay~2, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 284: cb.n5714, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 285: cb.i_icss_endat_i0_icss_endat_tx_fifo_occupancy~4, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 286: cb.i_icss_endat_i2_icss_endat_tx_fifo_occupancy~4, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 287: cb.i_icss_endat_i1_icss_endat_tx_fifo_occupancy~0, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 288: cb.i_icss_endat_i0_icss_endat_tx_fifo_read_ptr~1, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 289: cb.i_icss_endat_i1_icss_endat_tx_fifo_read_ptr~1, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 290: cb.i_icss_endat_i2_icss_endat_tx_fifo_read_ptr~1, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 291: cb.i_icss_endat_i2_icss_endat_tx_fifo_eof_counter~5, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 292: cb.i_icss_endat_i1_icss_endat_tx_fifo_eof_counter~5, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 293: cb.n4323, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 294: cb.i_icss_endat_i0_icss_endat_tx_fifo_eof_counter~7, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 295: cb.n4691, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 296: cb.n6038, type: clb
[vpr] 	....................
[vpr] Passed route at end.
[vpr] Complex block 297: cb.n6037, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 298: cb.i_icss_endat_i2_icss_endat_tx_fifo_eof_counter~3, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 299: cb.i_icss_endat_i1_icss_endat_tx_fifo_eof_counter~3, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 300: cb.i_icss_endat_i2_icss_endat_tx_fifo_eof_counter~1, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 18 y = 18.
[vpr] Complex block 301: cb.i_icss_endat_i2_icss_endat_tx_fifo_eof_counter~0, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 302: cb.i_icss_endat_i1_icss_endat_tx_fifo_eof_counter~0, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 303: cb.i_icss_endat_i1_icss_endat_tx_fifo_eof_counter~1, type: clb
[vpr] 	..........................................
[vpr] Passed route at end.
[vpr] Complex block 304: cb.i_icss_endat_i0_icss_endat_tx_fifo_sof_counter~1, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 305: cb.n6644, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 306: cb.r30~29, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 307: cb.r30~28, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 308: cb.endat_mode_en, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 309: cb.ch0_tx_start_delay~4, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 310: cb.ch1_tx_start_delay~4, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 311: cb.ch2_tx_start_delay~4, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 312: cb.n5071, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 313: cb.i_icss_endat_i2_icss_endat_tx_fifo_sof_counter~2, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 314: cb.r30~27, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 315: cb.r30~26, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 316: cb.out:gpi_count_16_set, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 317: cb.clk_1x, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 318: cb.ch1_tx_start_delay~5, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 319: cb.ch0_tx_start_delay~5, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 320: cb.ch2_tx_start_delay~5, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 321: cb.i_icss_endat_i0_icss_endat_tx_fifo_write_ptr~2, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 322: cb.i_icss_endat_i0_icss_endat_tx_fifo_tx_fifo~6, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 323: cb.i_icss_endat_i0_icss_endat_tx_fifo_tx_fifo~4, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 324: cb.i_icss_endat_i0_icss_endat_tx_fifo_tx_fifo~15, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 325: cb.i_icss_endat_i2_icss_endat_tx_fifo_write_ptr~2, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 326: cb.i_icss_endat_i2_icss_endat_tx_fifo_tx_fifo~9, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 327: cb.i_icss_endat_i2_icss_endat_tx_fifo_tx_fifo~7, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 328: cb.i_icss_endat_i2_icss_endat_tx_fifo_tx_fifo~5, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 329: cb.gpo_r30~6, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 330: cb.gpo_r30~4, type: clb
[vpr] 	.......................
[vpr] Passed route at end.
[vpr] Complex block 331: cb.gpo_r30~3, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 332: cb.gpo_r30~0, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 333: cb.i_icss_endat_i1_icss_endat_tx_fifo_write_ptr~2, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 334: cb.i_icss_endat_i1_icss_endat_tx_fifo_tx_fifo~9, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 335: cb.i_icss_endat_i1_icss_endat_tx_fifo_tx_fifo~5, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 336: cb.i_icss_endat_i1_icss_endat_tx_fifo_tx_fifo~12, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 337: cb.i_icss_endat_i2_icss_endat_tx_fifo_clk_counter~4, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 338: cb.n5361, type: clb
[vpr] 	.....................................
[vpr] Passed route at end.
[vpr] Complex block 339: cb.n5779, type: clb
[vpr] 	........................
[vpr] Passed route at end.
[vpr] Complex block 340: cb.n5440, type: clb
[vpr] 	......................................
[vpr] Passed route at end.
[vpr] Complex block 341: cb.n5584, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 342: cb.r30~24, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 343: cb.ch1_tx_start_delay~6, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 344: cb.ch2_tx_start_delay~6, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 345: cb.ch0_tx_start_delay~6, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 346: cb.out:r31_status~12, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 347: cb.out:r31_status~11, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 348: cb.out:r31_status~10, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 349: cb.out:r31_status~0, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 350: cb.out:r31_status~8, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 351: cb.out:r31_status~4, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 352: cb.out:r31_status~3, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 353: cb.out:r31_status~20, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 354: cb.out:r31_status~2, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 355: cb.out:r31_status~19, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 356: cb.out:r31_status~18, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 357: cb.out:r31_status~16, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 358: cb.n4000, type: clb
[vpr] 	.............................
[vpr] Passed route at end.
[vpr] Complex block 359: cb.endat_sample_size~0, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 360: cb.endat_sample_size~1, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 361: cb.n3986, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 362: cb.n4560, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 363: cb.n6081, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 364: cb.n7398, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 365: cb.n5121, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 366: cb.n6721, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 367: cb.ch0_tx_start_delay~7, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 368: cb.ch2_tx_start_delay~7, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 369: cb.ch1_tx_start_delay~7, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 370: cb.r30~25, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 371: cb.r30~5, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 372: cb.r30~4, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 373: cb.r30~3, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 374: cb.clk_8x, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 375: cb.endat_sample_size~2, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 19 y = 19.
[vpr] Complex block 376: cb.n4838, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 377: cb.r30~22, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 378: cb.reg30_wstrb~0, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 379: cb.r30~21, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 380: cb.out:r31_status~15, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 381: cb.out:r31_status~14, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 382: cb.out:r31_status~13, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 383: cb.out:r31_status~1, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 384: cb.out:r31_status~9, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 385: cb.out:r31_status~7, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 386: cb.out:r31_status~6, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 387: cb.out:r31_status~5, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 388: cb.out:r31_status~23, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 389: cb.out:r31_status~22, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 390: cb.out:r31_status~21, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 391: cb.out:r31_status~17, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 392: cb.ext_r31_status~0, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 393: cb.ext_r31_status~1, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 394: cb.ext_r31_status~2, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 395: cb.r30~23, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 396: cb.ext_r31_status~6, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 397: cb.ext_r31_status~4, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 398: cb.ext_r31_status~3, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 399: cb.ext_r31_status~5, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 400: cb.ext_r31_status~7, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 401: cb.ext_r31_status~8, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 402: cb.ocp_gclk_arst_n, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 403: cb.r30~2, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 404: cb.r30~1, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 405: cb.r30~0, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 406: cb.out:gpi_start_bit_set, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 407: cb.out:r31_status~29, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 408: cb.out:r31_status~28, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 409: cb.out:r31_status~27, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 410: cb.out:r31_status~26, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 411: cb.out:r31_status~25, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 412: cb.out:r31_status~24, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 413: cb.sd_sample_size~10, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 414: cb.sd_sample_size~1, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 415: cb.sd_sample_size~0, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 416: cb.sd_sample_size~9, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 417: cb.sd_sample_size~5, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 418: cb.sd_sample_size~8, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 419: cb.sd_sample_size~6, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 420: cb.sd_sample_size~7, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 421: cb.sd_sample_size~4, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 422: cb.sd_sample_size~3, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 423: cb.sd_sample_size~23, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 424: cb.sd_sample_size~22, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 425: cb.sd_sample_size~21, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 426: cb.sd_sample_size~20, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 427: cb.sd_sample_size~2, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 428: cb.sd_sample_size~19, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 429: cb.sd_sample_size~18, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 430: cb.sd_sample_size~17, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 431: cb.sd_sample_size~16, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 432: cb.sd_sample_size~15, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 433: cb.sd_sample_size~14, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 434: cb.sd_sample_size~13, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 435: cb.sd_sample_size~12, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 436: cb.sd_sample_size~11, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 437: cb.out:gpo_sh1_sel_sync, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 438: cb.out:gpo_r30~7, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 439: cb.out:gpo_r30~6, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 440: cb.out:gpo_r30~4, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 441: cb.out:gpo_r30~3, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 442: cb.out:gpo_r30~1, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 443: cb.out:gpo_r30~0, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 444: cb.r30~31, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 445: cb.out:gpo_r30~9, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 446: cb.out:gpo_r30~8, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 447: cb.out:gpo_r30~5, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 448: cb.out:gpo_r30~31, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 449: cb.out:gpo_r30~30, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 450: cb.out:gpo_r30~29, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 451: cb.out:gpo_r30~28, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 452: cb.out:gpo_r30~27, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 453: cb.out:gpo_r30~26, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 454: cb.out:gpo_r30~25, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 455: cb.out:gpo_r30~24, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 456: cb.out:gpo_r30~23, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 457: cb.out:gpo_r30~22, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 458: cb.out:gpo_r30~21, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 459: cb.out:gpo_r30~20, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 460: cb.out:gpo_r30~2, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 461: cb.out:gpo_r30~19, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 462: cb.out:gpo_r30~18, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 463: cb.out:gpo_r30~17, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 464: cb.out:gpo_r30~16, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 465: cb.out:gpo_r30~15, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 466: cb.out:gpo_r30~14, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 467: cb.out:gpo_r30~13, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 468: cb.out:gpo_r30~12, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 469: cb.out:gpo_r30~11, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 470: cb.out:gpo_r30~10, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 471: cb.gpo_r30~9, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 472: cb.gpo_r30~8, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 473: cb.ocp_gclk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 474: cb.gpo_shift_clk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 475: cb.gpi_div_out_shift_clk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 149, average # input + clock pins used: 0.436242, average # output pins used: 0.563758
[vpr] 	clb: # blocks: 327, average # input + clock pins used: 19.0367, average # output pins used: 7.35168
[vpr] Absorbed logical nets 2528 out of 5016 nets, 2488 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'icss_toro_xml_blif.vpr.net'.
[vpr] gpo_r30~10 is a constant generator.
[vpr] gpo_r30~11 is a constant generator.
[vpr] gpo_r30~14 is a constant generator.
[vpr] gpo_r30~13 is a constant generator.
[vpr] gpo_r30~12 is a constant generator.
[vpr] gpo_r30~16 is a constant generator.
[vpr] gpo_r30~20 is a constant generator.
[vpr] gpo_r30~17 is a constant generator.
[vpr] gpo_r30~15 is a constant generator.
[vpr] gpo_r30~21 is a constant generator.
[vpr] gpo_r30~24 is a constant generator.
[vpr] gpo_r30~19 is a constant generator.
[vpr] gpo_r30~2 is a constant generator.
[vpr] gpo_r30~9 is a constant generator.
[vpr] gpo_r30~23 is a constant generator.
[vpr] gpo_r30~18 is a constant generator.
[vpr] gpo_r30~22 is a constant generator.
[vpr] gpo_r30~26 is a constant generator.
[vpr] gpo_r30~31 is a constant generator.
[vpr] gpo_r30~27 is a constant generator.
[vpr] gpo_r30~25 is a constant generator.
[vpr] gpo_r30~5 is a constant generator.
[vpr] gpo_r30~29 is a constant generator.
[vpr] gpo_r30~30 is a constant generator.
[vpr] gpo_r30~8 is a constant generator.
[vpr] gpo_r30~28 is a constant generator.
[vpr] 
[vpr] Netlist num_nets: 2488
[vpr] Netlist num_blocks: 476
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 327.
[vpr] Netlist inputs pins: 84
[vpr] Netlist output pins: 65
[vpr] 
[vpr] Auto-sizing FPGA at x = 22 y = 22
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] Auto-sizing FPGA at x = 16 y = 16
[vpr] Auto-sizing FPGA at x = 19 y = 19
[vpr] Auto-sizing FPGA at x = 17 y = 17
[vpr] Auto-sizing FPGA at x = 18 y = 18
[vpr] Auto-sizing FPGA at x = 18 y = 18
[vpr] FPGA auto-sized to x = 19 y = 19
[vpr] The circuit will be mapped into a 19 x 19 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 4	blocks of type: <EMPTY>
[vpr] 	Netlist      149	blocks of type: io
[vpr] 	Architecture 532	blocks of type: io
[vpr] 	Netlist      327	blocks of type: clb
[vpr] 	Architecture 361	blocks of type: clb
[vpr] 
[vpr] 
[vpr] There are 6001 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 1.00332 bb_cost: 536.397 td_cost: 1.10769e-05 delay_cost: 2.11162e-05
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 0.21316 0.98591   530.4889 1.0245e-05 2.0944e-05 3.5188e-09  7.0660  0.9986  0.0089 20.0000  1.000     37158  0.500
[vpr] 0.10658 0.98356   529.8377 1.0434e-05 2.091e-05  3.5051e-09  6.4160  0.9973  0.0100 20.0000  1.000     74316  0.500
[vpr] 0.05329 1.00056   529.0181 1.028e-05  2.0896e-05 3.4759e-09  7.0660  0.9947  0.0093 20.0000  1.000    111474  0.500
[vpr] 0.02665 0.99159   529.2623 1.051e-05  2.0892e-05 3.4728e-09  5.1160  0.9879  0.0092 20.0000  1.000    148632  0.500
[vpr] 0.01332 0.99540   527.5360 1.0274e-05 2.0824e-05 3.4883e-09  7.8420  0.9759  0.0093 20.0000  1.000    185790  0.500
[vpr] 0.00666 0.98450   522.7634 9.8713e-06 2.0734e-05 3.4968e-09  8.3661  0.9512  0.0084 20.0000  1.000    222948  0.900
[vpr] 0.00600 0.97757   523.3631 1.0357e-05 2.0727e-05 3.4938e-09  7.7161  0.9488  0.0089 20.0000  1.000    260106  0.900
[vpr] 0.00540 0.98084   522.7061 1.0278e-05 2.0688e-05 3.4957e-09  5.1160  0.9396  0.0088 20.0000  1.000    297264  0.900
[vpr] 0.00486 0.98410   519.7071 1.0337e-05 2.0622e-05 3.4516e-09  6.4160  0.9293  0.0094 20.0000  1.000    334422  0.900
[vpr] 0.00437 0.99683   518.0317 1.0016e-05 2.0615e-05 3.4219e-09  5.7660  0.9200  0.0095 20.0000  1.000    371580  0.900
[vpr] 0.00393 0.98447   517.4661 1.0251e-05 2.0573e-05 3.458e-09   7.8420  0.9146  0.0101 20.0000  1.000    408738  0.900
[vpr] 0.00354 0.98929   515.3206 1.0176e-05 2.0509e-05 3.4365e-09  7.7161  0.9039  0.0097 20.0000  1.000    445896  0.900
[vpr] 0.00319 0.97295   513.8531 1.0047e-05 2.0468e-05 3.4716e-09  5.1160  0.8966  0.0091 20.0000  1.000    483054  0.900
[vpr] 0.00287 0.96801   512.3153 1.0044e-05 2.0406e-05 3.469e-09   6.4160  0.8805  0.0113 20.0000  1.000    520212  0.900
[vpr] 0.00258 0.98893   508.8689 1.0161e-05 2.0346e-05 3.4268e-09  7.0660  0.8611  0.0096 20.0000  1.000    557370  0.900
[vpr] 0.00232 0.98907   505.6752 1.0091e-05 2.0251e-05 3.3932e-09  8.3661  0.8484  0.0099 20.0000  1.000    594528  0.900
[vpr] 0.00209 0.98342   503.7378 9.827e-06  2.0204e-05 3.3832e-09  5.1160  0.8280  0.0102 20.0000  1.000    631686  0.900
[vpr] 0.00188 0.99157   499.3055 9.4193e-06 2.0082e-05 3.3442e-09  7.0660  0.8098  0.0119 20.0000  1.000    668844  0.900
[vpr] 0.00169 0.99540   493.3194 9.6972e-06 1.992e-05  3.3261e-09  8.3661  0.7818  0.0108 20.0000  1.000    706002  0.950
[vpr] 0.00161 0.99280   492.0433 9.7337e-06 1.988e-05  3.3268e-09  7.8420  0.7655  0.0120 20.0000  1.000    743160  0.950
[vpr] 0.00153 0.97968   490.6389 9.8462e-06 1.9847e-05 3.3403e-09  7.0660  0.7643  0.0133 20.0000  1.000    780318  0.950
[vpr] 0.00145 0.99422   485.7326 9.7078e-06 1.971e-05  3.2785e-09  7.8420  0.7364  0.0138 20.0000  1.000    817476  0.950
[vpr] 0.00138 1.00306   479.7243 9.6827e-06 1.9551e-05 3.2457e-09  6.4160  0.7168  0.0129 20.0000  1.000    854634  0.950
[vpr] 0.00131 0.98524   476.6829 9.117e-06  1.9467e-05 3.2757e-09  5.7660  0.7008  0.0162 20.0000  1.000    891792  0.950
[vpr] 0.00124 0.99400   469.6967 9.887e-06  1.9274e-05 3.2091e-09  6.4160  0.6715  0.0151 20.0000  1.000    928950  0.950
[vpr] 0.00118 0.99942   464.4263 9.4478e-06 1.9169e-05 3.1725e-09  7.0660  0.6512  0.0147 20.0000  1.000    966108  0.950
[vpr] 0.00112 0.97917   455.8366 8.2296e-06 1.8924e-05 3.1911e-09  9.6661  0.6263  0.0160 20.0000  1.000   1003266  0.950
[vpr] 0.00107 0.97573   452.3222 9.1044e-06 1.8812e-05 3.1749e-09  6.4160  0.6093  0.0157 20.0000  1.000   1040424  0.950
[vpr] 0.00101 0.97052   438.9605 8.9638e-06 1.8444e-05 3.1218e-09  7.0660  0.5740  0.0161 20.0000  1.000   1077582  0.950
[vpr] 0.00096 0.97733   421.6796 9.0224e-06 1.8083e-05 3.0437e-09  5.7660  0.5339  0.0178 20.0000  1.000   1114740  0.950
[vpr] 0.00091 0.97509   407.4192 9.0638e-06 1.7685e-05 2.9888e-09  5.1160  0.5059  0.0206 20.0000  1.000   1151898  0.950
[vpr] 0.00087 0.96628   390.6633 8.7458e-06 1.7249e-05 2.9454e-09  5.7660  0.4683  0.0165 20.0000  1.000   1189056  0.950
[vpr] 0.00083 0.97715   379.6395 8.5453e-06 1.6972e-05 2.8622e-09  7.8420  0.4546  0.0131 20.0000  1.000   1226214  0.950
[vpr] 0.00078 0.98982   359.5704 8.0736e-06 1.6457e-05 2.7503e-09  7.8420  0.4208  0.0100 20.0000  1.000   1263372  0.950
[vpr] 0.00075 0.99862   355.7564 7.6458e-06 1.642e-05  2.7272e-09  7.8420  0.4124  0.0121 19.6165  1.141   1300530  0.950
[vpr] 0.00071 0.97318   346.8047 7.0047e-06 1.6207e-05 2.7497e-09  7.7161  0.4036  0.0158 19.0756  1.341   1337688  0.950
[vpr] 0.00067 0.96128   325.5997 5.6085e-06 1.5673e-05 2.6715e-09  7.7161  0.3849  0.0093 18.3813  1.596   1374846  0.950
[vpr] 0.00064 0.98560   330.5280 5.3198e-06 1.5787e-05 2.6408e-09  8.3661  0.3767  0.0111 17.3679  1.970   1412004  0.950
[vpr] 0.00061 0.95749   324.2110 4.2535e-06 1.5581e-05 2.652e-09   5.7660  0.3700  0.0137 16.2688  2.375   1449162  0.950
[vpr] 0.00058 0.96064   306.2344 3.3993e-06 1.5216e-05 2.5847e-09  7.7161  0.3567  0.0122 15.1294  2.794   1486320  0.950
[vpr] 0.00055 0.96741   299.1425 2.8795e-06 1.5052e-05 2.5369e-09  7.8420  0.3566  0.0114 13.8686  3.259   1523478  0.950
[vpr] 0.00052 0.96998   292.0297 2.8407e-06 1.4831e-05 2.5151e-09  7.7160  0.3534  0.0151 12.7125  3.685   1560636  0.950
[vpr] 0.00049 0.99776   289.6183 2.7115e-06 1.476e-05  2.4375e-09  8.3661  0.3524  0.0098 11.6117  4.090   1597794  0.950
[vpr] 0.00047 0.98963   279.2710 2.3334e-06 1.4567e-05 2.4327e-09  7.8420  0.3499  0.0132 10.5950  4.465   1634952  0.950
[vpr] 0.00045 0.99234   270.8818 2.2722e-06 1.4408e-05 2.4069e-09  7.8420  0.3532  0.0074  9.6408  4.817   1672110  0.950
[vpr] 0.00042 0.98886   269.7297 1.8674e-06 1.4372e-05 2.3962e-09  7.8420  0.3586  0.0065  8.8039  5.125   1709268  0.950
[vpr] 0.00040 0.98210   267.3602 1.9049e-06 1.4337e-05 2.4031e-09  7.8420  0.3517  0.0072  8.0871  5.389   1746426  0.950
[vpr] 0.00038 0.98478   257.6020 1.6941e-06 1.4144e-05 2.3695e-09  7.8420  0.3539  0.0060  7.3729  5.652   1783584  0.950
[vpr] 0.00036 0.97802   256.3166 1.8169e-06 1.412e-05  2.3687e-09  5.7660  0.3701  0.0080  6.7380  5.886   1820742  0.950
[vpr] 0.00035 0.98534   253.6336 1.6974e-06 1.4055e-05 2.3537e-09  7.8420  0.3630  0.0044  6.2670  6.060   1857900  0.950
[vpr] 0.00033 0.97932   251.6172 1.1228e-06 1.3987e-05 2.3337e-09  7.8420  0.3751  0.0087  5.7846  6.237   1895058  0.950
[vpr] 0.00031 0.98129   251.3351 1.4612e-06 1.3935e-05 2.3366e-09  6.4160  0.3717  0.0054  5.4090  6.376   1932216  0.950
[vpr] 0.00030 0.99066   247.3489 1.2159e-06 1.3877e-05 2.3048e-09  7.8420  0.3578  0.0055  5.0395  6.512   1969374  0.950
[vpr] 0.00028 0.98628   243.5748 1.624e-06  1.3794e-05 2.2985e-09  6.4160  0.3808  0.0042  4.6252  6.664   2006532  0.950
[vpr] 0.00027 0.98560   244.3684 1.0812e-06 1.3758e-05 2.303e-09   7.8420  0.3718  0.0069  4.3513  6.765   2043690  0.950
[vpr] 0.00025 0.98441   237.1459 1.3866e-06 1.3647e-05 2.2746e-09  7.8420  0.3614  0.0069  4.0546  6.875   2080848  0.950
[vpr] 0.00024 0.98610   236.2659 1.0482e-06 1.3617e-05 2.2778e-09  7.0660  0.3930  0.0052  3.7360  6.992   2118006  0.950
[vpr] 0.00023 0.98913   233.8597 1.0659e-06 1.3541e-05 2.2619e-09  7.8420  0.3704  0.0043  3.5605  7.057   2155164  0.950
[vpr] 0.00022 0.99181   232.1287 1.2485e-06 1.3541e-05 2.2541e-09  7.0660  0.3676  0.0033  3.3128  7.148   2192322  0.950
[vpr] 0.00021 0.98324   229.6228 1.2628e-06 1.3486e-05 2.2832e-09  7.8420  0.3614  0.0064  3.0730  7.236   2229480  0.950
[vpr] 0.00020 0.99092   229.0730 1.113e-06  1.3495e-05 2.263e-09   5.7660  0.4062  0.0045  2.8315  7.325   2266638  0.950
[vpr] 0.00019 0.98951   226.9400 1.3763e-06 1.3404e-05 2.2578e-09  7.8420  0.4006  0.0055  2.7358  7.360   2303796  0.950
[vpr] 0.00018 0.99274   225.2354 1.1341e-06 1.3345e-05 2.2242e-09  7.8420  0.3816  0.0038  2.6279  7.400   2340954  0.950
[vpr] 0.00017 0.99288   224.0523 1.0744e-06 1.3349e-05 2.2294e-09  7.8420  0.3769  0.0026  2.4745  7.457   2378112  0.950
[vpr] 0.00016 0.98974   223.3137 1.1909e-06 1.3262e-05 2.2222e-09  7.8420  0.3602  0.0056  2.3183  7.514   2415270  0.950
[vpr] 0.00015 0.99195   219.5464 8.9321e-07 1.3161e-05 2.1919e-09  7.8420  0.3513  0.0019  2.1332  7.583   2452428  0.950
[vpr] 0.00014 0.99057   219.2015 1.1492e-06 1.3149e-05 2.196e-09   7.8420  0.4178  0.0025  1.9441  7.652   2489586  0.950
[vpr] 0.00014 0.99495   218.4313 1.0666e-06 1.3147e-05 2.1793e-09  7.8420  0.4060  0.0026  1.9008  7.668   2526744  0.950
[vpr] 0.00013 0.99631   216.9513 1.0355e-06 1.3148e-05 2.186e-09   7.8420  0.4054  0.0018  1.8362  7.692   2563902  0.950
[vpr] 0.00012 0.99342   215.4344 8.8063e-07 1.3137e-05 2.195e-09   7.8420  0.3932  0.0022  1.7727  7.715   2601060  0.950
[vpr] 0.00012 0.99276   214.3437 1.0107e-06 1.3119e-05 2.1938e-09  7.8420  0.3789  0.0025  1.6897  7.746   2638218  0.950
[vpr] 0.00011 0.99080   214.1009 9.1588e-07 1.3115e-05 2.1949e-09  7.8420  0.3702  0.0025  1.5864  7.784   2675376  0.950
[vpr] 0.00011 0.99751   213.2053 1.0384e-06 1.3082e-05 2.1751e-09  7.8420  0.3690  0.0019  1.4757  7.825   2712534  0.950
[vpr] 0.00010 0.99590   211.9262 8.9644e-07 1.3064e-05 2.179e-09   7.8420  0.3540  0.0018  1.3710  7.863   2749692  0.950
[vpr] 0.00010 0.99721   211.4528 9.3821e-07 1.3044e-05 2.1718e-09  7.8420  0.3505  0.0016  1.2531  7.907   2786850  0.950
[vpr] 0.00009 0.99739   211.0548 1.022e-06  1.3013e-05 2.1775e-09  7.8420  0.3418  0.0018  1.1409  7.948   2824008  0.950
[vpr] 0.00009 0.99713   210.1797 9.602e-07  1.3004e-05 2.1635e-09  7.8420  0.3381  0.0010  1.0289  7.989   2861166  0.950
[vpr] 0.00008 0.99453   210.2782 8.844e-07  1.2991e-05 2.1723e-09  7.8420  0.3309  0.0017  1.0000  8.000   2898324  0.950
[vpr] 0.00008 0.99435   210.0556 9.5724e-07 1.2978e-05 2.1625e-09  7.8420  0.3291  0.0019  1.0000  8.000   2935482  0.950
[vpr] 0.00007 0.99460   209.2217 9.6744e-07 1.2961e-05 2.1664e-09  6.4160  0.3157  0.0014  1.0000  8.000   2972640  0.950
[vpr] 0.00007 0.99718   208.4904 9.2803e-07 1.2943e-05 2.1523e-09  7.8420  0.3085  0.0009  1.0000  8.000   3009798  0.950
[vpr] 0.00007 0.99660   208.2949 9.5053e-07 1.2943e-05 2.1544e-09  7.8420  0.2981  0.0017  1.0000  8.000   3046956  0.950
[vpr] 0.00006 0.99948   207.9157 9.6516e-07 1.292e-05  2.1498e-09  7.8420  0.2920  0.0008  1.0000  8.000   3084114  0.950
[vpr] 0.00006 0.99929   207.8061 9.6665e-07 1.2934e-05 2.1518e-09  7.8420  0.2926  0.0008  1.0000  8.000   3121272  0.950
[vpr] 0.00006 0.99732   206.9191 9.6472e-07 1.2927e-05 2.1506e-09  7.8420  0.2879  0.0011  1.0000  8.000   3158430  0.950
[vpr] 0.00005 0.99750   205.8470 9.3309e-07 1.2924e-05 2.1545e-09  7.8420  0.2808  0.0009  1.0000  8.000   3195588  0.950
[vpr] 0.00005 0.99861   205.7836 9.5439e-07 1.2902e-05 2.1504e-09  7.8420  0.2712  0.0007  1.0000  8.000   3232746  0.950
[vpr] 0.00005 0.99693   205.5784 9.7083e-07 1.2906e-05 2.154e-09   7.8420  0.2732  0.0008  1.0000  8.000   3269904  0.950
[vpr] 0.00005 0.99946   205.5608 9.3556e-07 1.2925e-05 2.1514e-09  7.8420  0.2636  0.0007  1.0000  8.000   3307062  0.950
[vpr] 0.00004 0.99781   205.1911 9.6732e-07 1.2905e-05 2.1493e-09  7.8420  0.2597  0.0007  1.0000  8.000   3344220  0.950
[vpr] 0.00004 0.99929   205.0676 9.4324e-07 1.2899e-05 2.1473e-09  7.8420  0.2614  0.0005  1.0000  8.000   3381378  0.950
[vpr] 0.00004 0.99804   205.0342 9.5408e-07 1.2905e-05 2.1481e-09  7.8420  0.2539  0.0007  1.0000  8.000   3418536  0.950
[vpr] 0.00004 0.99861   204.6040 9.5191e-07 1.2898e-05 2.1482e-09  7.8420  0.2480  0.0006  1.0000  8.000   3455694  0.950
[vpr] 0.00004 0.99735   204.4157 9.6678e-07 1.2906e-05 2.1484e-09  7.8420  0.2472  0.0007  1.0000  8.000   3492852  0.950
[vpr] 0.00003 0.99892   204.2528 9.3319e-07 1.2876e-05 2.1466e-09  7.8420  0.2371  0.0004  1.0000  8.000   3530010  0.950
[vpr] 0.00003 0.99830   204.1896 9.9844e-07 1.2865e-05 2.1419e-09  7.8420  0.2433  0.0009  1.0000  8.000   3567168  0.950
[vpr] 0.00003 0.99968   204.2297 9.6389e-07 1.2857e-05 2.1435e-09  7.8420  0.2267  0.0003  1.0000  8.000   3604326  0.950
[vpr] 0.00003 0.99776   204.0751 9.5059e-07 1.286e-05  2.1414e-09  7.8420  0.2280  0.0005  1.0000  8.000   3641484  0.950
[vpr] 0.00003 0.99787   203.8940 9.5233e-07 1.2844e-05 2.1387e-09  7.8420  0.2230  0.0005  1.0000  8.000   3678642  0.950
[vpr] 0.00003 0.99931   203.8839 9.6022e-07 1.285e-05  2.141e-09   7.8420  0.2173  0.0003  1.0000  8.000   3715800  0.950
[vpr] 0.00003 0.99935   203.8382 9.3379e-07 1.2848e-05 2.1407e-09  7.8420  0.2111  0.0003  1.0000  8.000   3752958  0.950
[vpr] 0.00002 0.99924   203.8701 9.5296e-07 1.2834e-05 2.1415e-09  7.8420  0.2086  0.0004  1.0000  8.000   3790116  0.950
[vpr] 0.00002 0.99856   203.6145 9.6648e-07 1.2823e-05 2.1405e-09  7.8420  0.2073  0.0004  1.0000  8.000   3827274  0.950
[vpr] 0.00002 0.99939   203.6356 9.5147e-07 1.2833e-05 2.1376e-09  7.8420  0.2001  0.0004  1.0000  8.000   3864432  0.950
[vpr] 0.00002 0.99960   203.4561 9.6965e-07 1.283e-05  2.1344e-09  7.8420  0.1938  0.0004  1.0000  8.000   3901590  0.950
[vpr] 0.00002 0.99954   203.5698 9.4058e-07 1.284e-05  2.1385e-09  7.8420  0.1905  0.0003  1.0000  8.000   3938748  0.950
[vpr] 0.00002 0.99917   203.5794 9.7043e-07 1.2828e-05 2.1397e-09  7.8420  0.1895  0.0003  1.0000  8.000   3975906  0.950
[vpr] 0.00002 0.99854   202.9958 9.417e-07  1.2845e-05 2.1386e-09  7.8420  0.1807  0.0003  1.0000  8.000   4013064  0.950
[vpr] 0.00002 0.99942   202.9995 9.4648e-07 1.2843e-05 2.1429e-09  7.8420  0.1779  0.0002  1.0000  8.000   4050222  0.950
[vpr] 0.00002 0.99949   203.0688 9.3717e-07 1.2845e-05 2.139e-09   7.8420  0.1783  0.0002  1.0000  8.000   4087380  0.950
[vpr] 0.00002 0.99934   203.1323 9.3777e-07 1.285e-05  2.139e-09   7.8420  0.1734  0.0003  1.0000  8.000   4124538  0.950
[vpr] 0.00001 0.99955   203.0663 9.4178e-07 1.2859e-05 2.1416e-09  7.8420  0.1695  0.0002  1.0000  8.000   4161696  0.950
[vpr] 0.00001 0.99905   202.8684 9.4537e-07 1.2856e-05 2.1455e-09  7.8420  0.1599  0.0002  1.0000  8.000   4198854  0.950
[vpr] 0.00001 0.99950   202.9241 9.3812e-07 1.2843e-05 2.1383e-09  7.8420  0.1607  0.0002  1.0000  8.000   4236012  0.950
[vpr] 0.00001 0.99895   202.9141 9.4966e-07 1.284e-05  2.1382e-09  7.8420  0.1522  0.0003  1.0000  8.000   4273170  0.950
[vpr] 0.00001 0.99941   202.8002 9.388e-07  1.2848e-05 2.1392e-09  7.8420  0.1517  0.0002  1.0000  8.000   4310328  0.950
[vpr] 0.00001 0.99906   202.8994 9.4512e-07 1.2833e-05 2.1432e-09  7.8420  0.1408  0.0002  1.0000  8.000   4347486  0.800
[vpr] 0.00001 0.99930   202.8408 9.3774e-07 1.2829e-05 2.139e-09   7.8420  0.1303  0.0001  1.0000  8.000   4384644  0.800
[vpr] 0.00001 0.99947   202.7634 9.4101e-07 1.2838e-05 2.1388e-09  7.8420  0.1133  0.0001  1.0000  8.000   4421802  0.800
[vpr] 0.00001 0.99938   202.6889 9.3746e-07 1.2834e-05 2.1397e-09  7.8420  0.1100  0.0001  1.0000  8.000   4458960  0.800
[vpr] 0.00000 0.99946   202.6179 9.3695e-07 1.2836e-05 2.1398e-09  7.8420  0.0999  0.0001  1.0000  8.000   4496118  0.800
[vpr] 0.00000 0.99964   202.6295 9.3787e-07 1.2834e-05 2.1374e-09  7.8420  0.0988  0.0001  1.0000  8.000   4533276  0.800
[vpr] 0.00000 0.99957   202.6053 9.4155e-07 1.2836e-05 2.1386e-09  7.8420  0.0949  0.0001  1.0000  8.000   4570434  0.800
[vpr] 0.00000 0.99960   202.6180 9.3773e-07 1.2832e-05 2.1372e-09  7.8420  0.0988  0.0001  1.0000  8.000   4607592  0.800
[vpr] 0.00000 0.99914   202.6025 9.4126e-07 1.2808e-05 2.1384e-09          0.0292  0.0000  1.0000  8.000   4644750
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 20257
[vpr] bb_cost recomputed from scratch: 202.592
[vpr] timing_cost recomputed from scratch: 9.41257e-07
[vpr] delay_cost recomputed from scratch: 1.28058e-05
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 4645226
[vpr] 
[vpr] Placement estimated critical path delay: 7.842 ns
[vpr] Placement cost: 0.999107, bb_cost: 202.592, td_cost: 9.41256e-07, delay_cost: 1.28058e-05
[vpr] Placement total # of swap attempts: 4645226
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] Using low: -1, high: -1, current: 36
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] 
[vpr] Routing iteration: 1
[vpr] Wire length after first iteration 28731, total available wire length 27360, ratio 1.05011
[vpr] Wire length usage ratio exceeds limit of 0.85, fail routing.
[vpr] Using low: 36, high: -1, current: 72
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] 
[vpr] Routing iteration: 1
[vpr] Wire length after first iteration 30558, total available wire length 54720, ratio 0.558443
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 2
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 3
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 4
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 5
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 6
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 7
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 8
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 9
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 10
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 11
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 12
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 13
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 14
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 15
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 16
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 17
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 18
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 19
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 20
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 21
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 22
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 23
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 24
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 25
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 26
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 27
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 28
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 29
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 30
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 31
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 32
[vpr] Critical path: 38.8943 ns
[vpr] 
[vpr] Routing iteration: 33
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 34
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 35
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 36
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 37
[vpr] Critical path: 35.6442 ns
[vpr] 
[vpr] Routing iteration: 38
[vpr] Critical path: 35.6442 ns
[vpr] 
[vpr] Routing iteration: 39
[vpr] Critical path: 35.6442 ns
[vpr] 
[vpr] Routing iteration: 40
[vpr] Critical path: 35.6442 ns
[vpr] 
[vpr] Routing iteration: 41
[vpr] Critical path: 35.6442 ns
[vpr] 
[vpr] Routing iteration: 42
[vpr] Critical path: 35.6442 ns
[vpr] 
[vpr] Routing iteration: 43
[vpr] Critical path: 35.6442 ns
[vpr] 
[vpr] Routing iteration: 44
[vpr] Critical path: 35.6442 ns
[vpr] 
[vpr] Routing iteration: 45
[vpr] Critical path: 35.6442 ns
[vpr] 
[vpr] Routing iteration: 46
[vpr] Critical path: 35.6442 ns
[vpr] 
[vpr] Routing iteration: 47
[vpr] Critical path: 35.6442 ns
[vpr] 
[vpr] Routing iteration: 48
[vpr] Critical path: 35.6442 ns
[vpr] 
[vpr] Routing iteration: 49
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 50
[vpr] Critical path: 7.842 ns
[vpr] Routing failed.
[vpr] Using low: 72, high: -1, current: 144
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] 
[vpr] Routing iteration: 1
[vpr] Wire length after first iteration 29648, total available wire length 109440, ratio 0.270906
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 2
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 3
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 4
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 5
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 6
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 7
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 8
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 9
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 10
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 11
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 12
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 13
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 14
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 15
[vpr] Successfully routed after 15 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] Using low: 72, high: 144, current: 108
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] 
[vpr] Routing iteration: 1
[vpr] Wire length after first iteration 29836, total available wire length 82080, ratio 0.363499
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 2
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 3
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 4
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 5
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 6
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 7
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 8
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 9
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 10
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 11
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 12
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 13
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 14
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 15
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 16
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 17
[vpr] Successfully routed after 17 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] Using low: 72, high: 108, current: 90
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] 
[vpr] Routing iteration: 1
[vpr] Wire length after first iteration 29396, total available wire length 68400, ratio 0.429766
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 2
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 3
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 4
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 5
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 6
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 7
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 8
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 9
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 10
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 11
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 12
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 13
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 14
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 15
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 16
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 17
[vpr] Successfully routed after 17 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] Using low: 72, high: 90, current: 82
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] 
[vpr] Routing iteration: 1
[vpr] Wire length after first iteration 30212, total available wire length 62320, ratio 0.484788
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 2
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 3
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 4
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 5
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 6
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 7
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 8
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 9
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 10
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 11
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 12
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 13
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 14
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 15
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 16
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 17
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 18
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 19
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 20
[vpr] Successfully routed after 20 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] Using low: 72, high: 82, current: 78
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] 
[vpr] Routing iteration: 1
[vpr] Wire length after first iteration 29700, total available wire length 59280, ratio 0.501012
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 2
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 3
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 4
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 5
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 6
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 7
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 8
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 9
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 10
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 11
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 12
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 13
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 14
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 15
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 16
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 17
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 18
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 19
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 20
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 21
[vpr] Successfully routed after 21 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] Using low: 72, high: 78, current: 76
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] 
[vpr] Routing iteration: 1
[vpr] Wire length after first iteration 29288, total available wire length 57760, ratio 0.507064
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 2
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 3
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 4
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 5
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 6
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 7
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 8
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 9
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 10
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 11
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 12
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 13
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 14
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 15
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 16
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 17
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 18
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 19
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 20
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 21
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 22
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 23
[vpr] Successfully routed after 23 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] Using low: 72, high: 76, current: 74
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] 
[vpr] Routing iteration: 1
[vpr] Wire length after first iteration 29142, total available wire length 56240, ratio 0.518172
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 2
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 3
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 4
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 5
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 6
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 7
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 8
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 9
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 10
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 11
[vpr] Critical path: 7.842 ns
[vpr] 
[vpr] Routing iteration: 12
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 13
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 14
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 15
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 16
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 17
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 18
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 19
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 20
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 21
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 22
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 23
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 24
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 25
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 26
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 27
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 28
[vpr] Critical path: 45.7002 ns
[vpr] 
[vpr] Routing iteration: 29
[vpr] Successfully routed after 29 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -73260630
[vpr] Best routing used a channel width factor of 74.
[vpr] 
[vpr] Average number of bends per net: 2.16459  Maximum # of bends: 96
[vpr] 
[vpr] Number of routed nets (nonglobal): 2485
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 37480, average net length: 15.0825
[vpr] 	Maximum net length: 460
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 9899, average wire segments per net: 3.98350
[vpr] 	Maximum segments used by a net: 123
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      53 23.1053       74
[vpr]                        1      47 29.0000       74
[vpr]                        2      54 38.4211       74
[vpr]                        3      61 48.1579       74
[vpr]                        4      65 49.9474       74
[vpr]                        5      67 52.2105       74
[vpr]                        6      66 55.0526       74
[vpr]                        7      69 55.3158       74
[vpr]                        8      70 55.4211       74
[vpr]                        9      70 55.4211       74
[vpr]                       10      69 58.4211       74
[vpr]                       11      69 58.3158       74
[vpr]                       12      65 54.0526       74
[vpr]                       13      72 55.8947       74
[vpr]                       14      68 55.7895       74
[vpr]                       15      68 55.0000       74
[vpr]                       16      63 51.4211       74
[vpr]                       17      63 47.5263       74
[vpr]                       18      54 41.5789       74
[vpr]                       19      63 35.7368       74
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      54 33.8421       74
[vpr]                        1      50 39.3158       74
[vpr]                        2      59 45.5263       74
[vpr]                        3      65 50.6842       74
[vpr]                        4      67 53.2632       74
[vpr]                        5      68 52.4737       74
[vpr]                        6      70 57.1579       74
[vpr]                        7      69 57.3158       74
[vpr]                        8      70 59.1579       74
[vpr]                        9      72 62.5789       74
[vpr]                       10      72 60.5263       74
[vpr]                       11      72 56.7895       74
[vpr]                       12      69 57.8947       74
[vpr]                       13      66 56.0000       74
[vpr]                       14      68 52.8421       74
[vpr]                       15      63 50.3684       74
[vpr]                       16      57 44.8947       74
[vpr]                       17      58 40.8421       74
[vpr]                       18      51 34.2105       74
[vpr]                       19      56 31.1579       74
[vpr] 
[vpr] Total tracks in x-direction: 1480, in y-direction: 1480
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
[vpr] 	Total used logic block area: 0
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 2.58262e+06, per logic tile: 7154.07
[vpr] 
[vpr] Segment usage by type (index):
[vpr] Segment type       Fractional utilization
[vpr] ------------       ----------------------
[vpr]        0                  0.608
[vpr] 
[vpr] Segment usage by length:
[vpr] Segment length       Fractional utilization
[vpr] --------------       ----------------------
[vpr]         4                   0.608
[vpr] 
[vpr] Nets on critical path: 9 normal, 0 global.
[vpr] Total logic delay: 2.5354e-08 (s), total net delay: 2.03462e-08 (s)
[vpr] Final critical path: 45.7002 ns
[vpr] 
[vpr] Least slack in design: -45.7002 ns
[vpr] 
[vpr] Minimum possible clock period to meet each constraint (including skew effects):
[vpr] gpo_shift_clk to gpo_shift_clk: 7.842 ns (127.518 MHz)
[vpr] 	gpo_shift_clk to ocp_gclk: --
[vpr] 	gpo_shift_clk to gpi_div_out_shift_clk: --
[vpr] 	gpo_shift_clk to virtual_io_clock: --
[vpr] ocp_gclk to ocp_gclk: 45.7002 ns (21.8817 MHz)
[vpr] 	ocp_gclk to gpo_shift_clk: --
[vpr] 	ocp_gclk to gpi_div_out_shift_clk: --
[vpr] 	ocp_gclk to virtual_io_clock: 23.6901 ns (42.2117 MHz)
[vpr] gpi_div_out_shift_clk to gpi_div_out_shift_clk: 3.91 ns (255.754 MHz)
[vpr] 	gpi_div_out_shift_clk to gpo_shift_clk: --
[vpr] 	gpi_div_out_shift_clk to ocp_gclk: --
[vpr] 	gpi_div_out_shift_clk to virtual_io_clock: 5.11602 ns (195.464 MHz)
[vpr] virtual_io_clock to virtual_io_clock: 28.2021 ns (35.4583 MHz)
[vpr] 	virtual_io_clock to gpo_shift_clk: 3.53202 ns (283.124 MHz)
[vpr] 	virtual_io_clock to ocp_gclk: 33.0661 ns (30.2424 MHz)
[vpr] 	virtual_io_clock to gpi_div_out_shift_clk: 4.83203 ns (206.952 MHz)
[vpr] 
[vpr] Least slack per constraint:
[vpr] gpo_shift_clk to gpo_shift_clk: -7.842 ns
[vpr] 	gpo_shift_clk to ocp_gclk: --
[vpr] 	gpo_shift_clk to gpi_div_out_shift_clk: --
[vpr] 	gpo_shift_clk to virtual_io_clock: --
[vpr] ocp_gclk to ocp_gclk: -45.7002 ns
[vpr] 	ocp_gclk to gpo_shift_clk: --
[vpr] 	ocp_gclk to gpi_div_out_shift_clk: --
[vpr] 	ocp_gclk to virtual_io_clock: -23.6901 ns
[vpr] gpi_div_out_shift_clk to gpi_div_out_shift_clk: -3.91 ns
[vpr] 	gpi_div_out_shift_clk to gpo_shift_clk: --
[vpr] 	gpi_div_out_shift_clk to ocp_gclk: --
[vpr] 	gpi_div_out_shift_clk to virtual_io_clock: -5.11602 ns
[vpr] virtual_io_clock to virtual_io_clock: -28.2021 ns
[vpr] 	virtual_io_clock to gpo_shift_clk: -3.53202 ns
[vpr] 	virtual_io_clock to ocp_gclk: -33.0661 ns
[vpr] 	virtual_io_clock to gpi_div_out_shift_clk: -4.83203 ns
[vpr] 
[vpr] Geometric mean intra-domain period: 11.1903 ns (89.3634 MHz)
[vpr] Fanout-weighted geomean intra-domain period: 0 ns (inf MHz)
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'icss_toro_xml_blif.toro.snoitpo'...
Writing xml file 'icss_toro_xml_blif.toro.xml'...
Writing blif file 'icss_toro_xml_blif.toro.blif'...
Writing architecture file 'icss_toro_xml_blif.toro.arch'...
Writing fabric file 'icss_toro_xml_blif.toro.fabric'...
Writing circuit file 'icss_toro_xml_blif.toro.circuit'...
Writing laff file 'icss_toro_xml_blif.toro.laff'...
Exiting...
