$date
	Fri Mar  7 12:08:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module encoder4to2_tb $end
$var wire 2 ! out [1:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module e42 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 2 & out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
1%
0$
0#
0"
b0 !
$end
#10
0%
b1 !
b1 &
1$
#20
0$
b10 !
b10 &
1#
#30
0#
b11 !
b11 &
1"
#40
