{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652710319545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652710319545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 16:11:59 2022 " "Processing started: Mon May 16 16:11:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652710319545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710319545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off switchtop -c switchtop " "Command: quartus_map --read_settings_files=on --write_settings_files=off switchtop -c switchtop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710319545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652710320067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652710320067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switchtop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switchtop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchtop-switchtop_arc " "Found design unit 1: switchtop-switchtop_arc" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328700 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchtop " "Found entity 1: switchtop" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switch_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switch_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_logic-switch_logic_arc " "Found design unit 1: switch_logic-switch_logic_arc" {  } { { "../src/switch_logic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328703 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_logic " "Found entity 1: switch_logic" {  } { { "../src/switch_logic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/output_handler/roundrobin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/output_handler/roundrobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roundrobin-roundrobin_arc " "Found design unit 1: roundrobin-roundrobin_arc" {  } { { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328710 ""} { "Info" "ISGN_ENTITY_NAME" "1 roundrobin " "Found entity 1: roundrobin" {  } { { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_memory-mac_memory_arc " "Found design unit 1: mac_memory-mac_memory_arc" {  } { { "../src/mac_learning/Mac_memory.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328712 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_memory " "Found entity 1: mac_memory" {  } { { "../src/mac_learning/Mac_memory.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_learning.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_learning.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_learning-mac_learning_arc " "Found design unit 1: mac_learning-mac_learning_arc" {  } { { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328715 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_learning " "Found entity 1: mac_learning" {  } { { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/input_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/input_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_handler-input_handler_arc " "Found design unit 1: input_handler-input_handler_arc" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328719 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/crc_parallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/crc_parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_parallel-crc_parallel_arc " "Found design unit 1: crc_parallel-crc_parallel_arc" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328723 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_parallel " "Found entity 1: crc_parallel" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer32k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer32k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer32k-SYN " "Found design unit 1: buffer32k-SYN" {  } { { "../src/buffer/buffer32k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32k.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328727 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer32k " "Found entity 1: buffer32k" {  } { { "../src/buffer/buffer32k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32k.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer2k-SYN " "Found design unit 1: buffer2k-SYN" {  } { { "../src/buffer/buffer2k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2k.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328733 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer2k " "Found entity 1: buffer2k" {  } { { "../src/buffer/buffer2k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2k.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer8k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer8k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer8k-SYN " "Found design unit 1: buffer8k-SYN" {  } { { "../src/buffer/buffer8k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer8k.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328737 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer8k " "Found entity 1: buffer8k" {  } { { "../src/buffer/buffer8k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer8k.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer16k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer16k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer16k-SYN " "Found design unit 1: buffer16k-SYN" {  } { { "../src/buffer/buffer16k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer16k.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328740 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer16k " "Found entity 1: buffer16k" {  } { { "../src/buffer/buffer16k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer16k.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710328740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "switchtop " "Elaborating entity \"switchtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652710328918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_logic switch_logic:switch " "Elaborating entity \"switch_logic\" for hierarchy \"switch_logic:switch\"" {  } { { "../src/switchtop.vhd" "switch" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710328939 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_1 switch_logic.vhd(99) " "VHDL Signal Declaration warning at switch_logic.vhd(99): used explicit default value for signal \"port_1\" because signal was never assigned a value" {  } { { "../src/switch_logic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 99 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652710328940 "|switchtop|switch_logic:switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_2 switch_logic.vhd(100) " "VHDL Signal Declaration warning at switch_logic.vhd(100): used explicit default value for signal \"port_2\" because signal was never assigned a value" {  } { { "../src/switch_logic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652710328940 "|switchtop|switch_logic:switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_3 switch_logic.vhd(101) " "VHDL Signal Declaration warning at switch_logic.vhd(101): used explicit default value for signal \"port_3\" because signal was never assigned a value" {  } { { "../src/switch_logic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652710328941 "|switchtop|switch_logic:switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_4 switch_logic.vhd(102) " "VHDL Signal Declaration warning at switch_logic.vhd(102): used explicit default value for signal \"port_4\" because signal was never assigned a value" {  } { { "../src/switch_logic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652710328941 "|switchtop|switch_logic:switch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_handler switch_logic:switch\|input_handler:In_1 " "Elaborating entity \"input_handler\" for hierarchy \"switch_logic:switch\|input_handler:In_1\"" {  } { { "../src/switch_logic.vhd" "In_1" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710328984 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[0\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[0\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328989 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[1\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[1\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328989 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[2\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[2\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328989 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[3\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[3\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328989 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[4\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[4\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328990 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[5\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[5\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328990 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[6\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[6\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328990 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[7\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[7\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328990 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[8\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[8\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328990 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[9\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[9\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328990 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[10\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[10\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328990 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[11\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[11\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328990 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[12\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[12\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[13\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[13\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[14\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[14\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[15\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[15\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[16\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[16\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[17\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[17\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[18\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[18\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[19\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[19\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[20\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[20\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[21\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[21\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[22\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[22\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328991 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[23\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[23\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328992 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[24\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[24\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328992 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[25\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[25\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328995 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[26\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[26\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328995 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[27\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[27\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328995 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[28\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[28\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328996 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[29\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[29\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328996 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[30\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[30\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328996 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[31\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[31\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328996 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[32\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[32\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328996 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[33\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[33\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328996 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[34\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[34\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328996 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[35\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[35\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710328996 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[36\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[36\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329000 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[37\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[37\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329000 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[38\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[38\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329000 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[39\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[39\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329000 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[40\] input_handler.vhd(98) " "Inferred latch for \"src_addr\[40\]\" at input_handler.vhd(98)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329000 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[41\] input_handler.vhd(98) " "Inferred latch for \"src_addr\[41\]\" at input_handler.vhd(98)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329000 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[42\] input_handler.vhd(98) " "Inferred latch for \"src_addr\[42\]\" at input_handler.vhd(98)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[43\] input_handler.vhd(98) " "Inferred latch for \"src_addr\[43\]\" at input_handler.vhd(98)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[44\] input_handler.vhd(98) " "Inferred latch for \"src_addr\[44\]\" at input_handler.vhd(98)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[45\] input_handler.vhd(98) " "Inferred latch for \"src_addr\[45\]\" at input_handler.vhd(98)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[46\] input_handler.vhd(98) " "Inferred latch for \"src_addr\[46\]\" at input_handler.vhd(98)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[47\] input_handler.vhd(98) " "Inferred latch for \"src_addr\[47\]\" at input_handler.vhd(98)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[0\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[0\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[1\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[1\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[2\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[2\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[3\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[3\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[4\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[4\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[5\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[5\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329001 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[6\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[6\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329002 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[7\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[7\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329002 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[8\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[8\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329002 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[9\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[9\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329002 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[10\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[10\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329005 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[11\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[11\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329005 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[12\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[12\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329005 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[13\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[13\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329006 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[14\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[14\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329006 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[15\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[15\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329007 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[16\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[16\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329007 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[17\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[17\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329008 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[18\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[18\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329008 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[19\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[19\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329008 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[20\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[20\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329008 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[21\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[21\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329008 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[22\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[22\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329008 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[23\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[23\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329008 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[24\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[24\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329008 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[25\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[25\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[26\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[26\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[27\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[27\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[28\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[28\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[29\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[29\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[30\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[30\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[31\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[31\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[32\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[32\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[33\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[33\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[34\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[34\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[35\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[35\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329009 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[36\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[36\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329010 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[37\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[37\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329010 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[38\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[38\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329010 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[39\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[39\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329010 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[40\] input_handler.vhd(91) " "Inferred latch for \"dst_addr\[40\]\" at input_handler.vhd(91)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329014 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[41\] input_handler.vhd(91) " "Inferred latch for \"dst_addr\[41\]\" at input_handler.vhd(91)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329014 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[42\] input_handler.vhd(91) " "Inferred latch for \"dst_addr\[42\]\" at input_handler.vhd(91)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329014 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[43\] input_handler.vhd(91) " "Inferred latch for \"dst_addr\[43\]\" at input_handler.vhd(91)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329015 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[44\] input_handler.vhd(91) " "Inferred latch for \"dst_addr\[44\]\" at input_handler.vhd(91)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329015 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[45\] input_handler.vhd(91) " "Inferred latch for \"dst_addr\[45\]\" at input_handler.vhd(91)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329015 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[46\] input_handler.vhd(91) " "Inferred latch for \"dst_addr\[46\]\" at input_handler.vhd(91)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329015 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[47\] input_handler.vhd(91) " "Inferred latch for \"dst_addr\[47\]\" at input_handler.vhd(91)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329015 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[8\] input_handler.vhd(85) " "Inferred latch for \"dato4\[8\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329016 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[7\] input_handler.vhd(85) " "Inferred latch for \"dato4\[7\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329017 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[6\] input_handler.vhd(85) " "Inferred latch for \"dato4\[6\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[5\] input_handler.vhd(85) " "Inferred latch for \"dato4\[5\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[4\] input_handler.vhd(85) " "Inferred latch for \"dato4\[4\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[3\] input_handler.vhd(85) " "Inferred latch for \"dato4\[3\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[2\] input_handler.vhd(85) " "Inferred latch for \"dato4\[2\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[1\] input_handler.vhd(85) " "Inferred latch for \"dato4\[1\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[0\] input_handler.vhd(85) " "Inferred latch for \"dato4\[0\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[8\] input_handler.vhd(84) " "Inferred latch for \"dato3\[8\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[7\] input_handler.vhd(84) " "Inferred latch for \"dato3\[7\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329018 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[6\] input_handler.vhd(84) " "Inferred latch for \"dato3\[6\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[5\] input_handler.vhd(84) " "Inferred latch for \"dato3\[5\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[4\] input_handler.vhd(84) " "Inferred latch for \"dato3\[4\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[3\] input_handler.vhd(84) " "Inferred latch for \"dato3\[3\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[2\] input_handler.vhd(84) " "Inferred latch for \"dato3\[2\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[1\] input_handler.vhd(84) " "Inferred latch for \"dato3\[1\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[0\] input_handler.vhd(84) " "Inferred latch for \"dato3\[0\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[8\] input_handler.vhd(83) " "Inferred latch for \"dato2\[8\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[7\] input_handler.vhd(83) " "Inferred latch for \"dato2\[7\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[6\] input_handler.vhd(83) " "Inferred latch for \"dato2\[6\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[5\] input_handler.vhd(83) " "Inferred latch for \"dato2\[5\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[4\] input_handler.vhd(83) " "Inferred latch for \"dato2\[4\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329019 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[3\] input_handler.vhd(83) " "Inferred latch for \"dato2\[3\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[2\] input_handler.vhd(83) " "Inferred latch for \"dato2\[2\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[1\] input_handler.vhd(83) " "Inferred latch for \"dato2\[1\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[0\] input_handler.vhd(83) " "Inferred latch for \"dato2\[0\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[8\] input_handler.vhd(82) " "Inferred latch for \"dato1\[8\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[7\] input_handler.vhd(82) " "Inferred latch for \"dato1\[7\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[6\] input_handler.vhd(82) " "Inferred latch for \"dato1\[6\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[5\] input_handler.vhd(82) " "Inferred latch for \"dato1\[5\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[4\] input_handler.vhd(82) " "Inferred latch for \"dato1\[4\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[3\] input_handler.vhd(82) " "Inferred latch for \"dato1\[3\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[2\] input_handler.vhd(82) " "Inferred latch for \"dato1\[2\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[1\] input_handler.vhd(82) " "Inferred latch for \"dato1\[1\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[0\] input_handler.vhd(82) " "Inferred latch for \"dato1\[0\]\" at input_handler.vhd(82)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329020 "|switchtop|switch_logic:switch|input_handler:In_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_parallel switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC " "Elaborating entity \"crc_parallel\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\"" {  } { { "../src/input_handler/input_handler.vhd" "CRC" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329042 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1652710329047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer2k switch_logic:switch\|input_handler:In_1\|buffer2k:BUF " "Elaborating entity \"buffer2k\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\"" {  } { { "../src/input_handler/input_handler.vhd" "BUF" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\"" {  } { { "../src/buffer/buffer2k.vhd" "scfifo_component" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2k.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\"" {  } { { "../src/buffer/buffer2k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2k.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component " "Instantiated megafunction \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710329548 ""}  } { { "../src/buffer/buffer2k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2k.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652710329548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8s91 " "Found entity 1: scfifo_8s91" {  } { { "db/scfifo_8s91.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_8s91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710329590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8s91 switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated " "Elaborating entity \"scfifo_8s91\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f2a1 " "Found entity 1: a_dpfifo_f2a1" {  } { { "db/a_dpfifo_f2a1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_f2a1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710329606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f2a1 switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo " "Elaborating entity \"a_dpfifo_f2a1\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\"" {  } { { "db/scfifo_8s91.tdf" "dpfifo" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_8s91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_raf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_raf " "Found entity 1: a_fefifo_raf" {  } { { "db/a_fefifo_raf.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_fefifo_raf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710329622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_raf switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\|a_fefifo_raf:fifo_state " "Elaborating entity \"a_fefifo_raf\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\|a_fefifo_raf:fifo_state\"" {  } { { "db/a_dpfifo_f2a1.tdf" "fifo_state" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_f2a1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329623 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_bi7.tdf C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_bi7.tdf " "Clear box output file C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_bi7.tdf is not compatible with the current compile. Used regenerated output file C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_bi7.tdf for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1652710329671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bi7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bi7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bi7 " "Found entity 1: cntr_bi7" {  } { { "db/cntr_bi7.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_bi7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710329678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bi7 switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\|a_fefifo_raf:fifo_state\|cntr_bi7:count_usedw " "Elaborating entity \"cntr_bi7\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\|a_fefifo_raf:fifo_state\|cntr_bi7:count_usedw\"" {  } { { "db/a_fefifo_raf.tdf" "count_usedw" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_fefifo_raf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_15t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_15t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_15t1 " "Found entity 1: altsyncram_15t1" {  } { { "db/altsyncram_15t1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_15t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710329728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_15t1 switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\|altsyncram_15t1:FIFOram " "Elaborating entity \"altsyncram_15t1\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\|altsyncram_15t1:FIFOram\"" {  } { { "db/a_dpfifo_f2a1.tdf" "FIFOram" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_f2a1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_slb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_slb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_slb " "Found entity 1: cntr_slb" {  } { { "db/cntr_slb.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_slb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710329779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710329779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_slb switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\|cntr_slb:rd_ptr_count " "Elaborating entity \"cntr_slb\" for hierarchy \"switch_logic:switch\|input_handler:In_1\|buffer2k:BUF\|scfifo:scfifo_component\|scfifo_8s91:auto_generated\|a_dpfifo_f2a1:dpfifo\|cntr_slb:rd_ptr_count\"" {  } { { "db/a_dpfifo_f2a1.tdf" "rd_ptr_count" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_f2a1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710329780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "roundrobin switch_logic:switch\|roundrobin:Out_1 " "Elaborating entity \"roundrobin\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\"" {  } { { "../src/switch_logic.vhd" "Out_1" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer16k switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1 " "Elaborating entity \"buffer16k\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\"" {  } { { "../src/output_handler/roundrobin.vhd" "buffer1" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\"" {  } { { "../src/buffer/buffer16k.vhd" "scfifo_component" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer16k.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\"" {  } { { "../src/buffer/buffer16k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer16k.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component " "Instantiated megafunction \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710330553 ""}  } { { "../src/buffer/buffer16k.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer16k.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652710330553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a5a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a5a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a5a1 " "Found entity 1: scfifo_a5a1" {  } { { "db/scfifo_a5a1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_a5a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710330594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710330594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a5a1 switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated " "Elaborating entity \"scfifo_a5a1\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hba1 " "Found entity 1: a_dpfifo_hba1" {  } { { "db/a_dpfifo_hba1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_hba1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710330611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710330611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hba1 switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo " "Elaborating entity \"a_dpfifo_hba1\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\"" {  } { { "db/scfifo_a5a1.tdf" "dpfifo" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_a5a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_mcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_mcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_mcf " "Found entity 1: a_fefifo_mcf" {  } { { "db/a_fefifo_mcf.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_fefifo_mcf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710330628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710330628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_mcf switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|a_fefifo_mcf:fifo_state " "Elaborating entity \"a_fefifo_mcf\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|a_fefifo_mcf:fifo_state\"" {  } { { "db/a_dpfifo_hba1.tdf" "fifo_state" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_hba1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330628 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_lp7.tdf C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_lp7.tdf " "Clear box output file C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_lp7.tdf is not compatible with the current compile. Used regenerated output file C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_lp7.tdf for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1652710330681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lp7 " "Found entity 1: cntr_lp7" {  } { { "db/cntr_lp7.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_lp7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710330687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710330687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lp7 switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|a_fefifo_mcf:fifo_state\|cntr_lp7:count_usedw " "Elaborating entity \"cntr_lp7\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|a_fefifo_mcf:fifo_state\|cntr_lp7:count_usedw\"" {  } { { "db/a_fefifo_mcf.tdf" "count_usedw" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_fefifo_mcf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n8t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n8t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n8t1 " "Found entity 1: altsyncram_n8t1" {  } { { "db/altsyncram_n8t1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_n8t1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710330741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710330741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n8t1 switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|altsyncram_n8t1:FIFOram " "Elaborating entity \"altsyncram_n8t1\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|altsyncram_n8t1:FIFOram\"" {  } { { "db/a_dpfifo_hba1.tdf" "FIFOram" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_hba1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_p47.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_p47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_p47 " "Found entity 1: decode_p47" {  } { { "db/decode_p47.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/decode_p47.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710330795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710330795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_p47 switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|altsyncram_n8t1:FIFOram\|decode_p47:decode2 " "Elaborating entity \"decode_p47\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|altsyncram_n8t1:FIFOram\|decode_p47:decode2\"" {  } { { "db/altsyncram_n8t1.tdf" "decode2" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_n8t1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_av7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_av7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_av7 " "Found entity 1: mux_av7" {  } { { "db/mux_av7.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/mux_av7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710330841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710330841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_av7 switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|altsyncram_n8t1:FIFOram\|mux_av7:mux3 " "Elaborating entity \"mux_av7\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|altsyncram_n8t1:FIFOram\|mux_av7:mux3\"" {  } { { "db/altsyncram_n8t1.tdf" "mux3" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_n8t1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vlb " "Found entity 1: cntr_vlb" {  } { { "db/cntr_vlb.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_vlb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710330888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710330888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vlb switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|cntr_vlb:rd_ptr_count " "Elaborating entity \"cntr_vlb\" for hierarchy \"switch_logic:switch\|roundrobin:Out_1\|buffer16k:buffer1\|scfifo:scfifo_component\|scfifo_a5a1:auto_generated\|a_dpfifo_hba1:dpfifo\|cntr_vlb:rd_ptr_count\"" {  } { { "db/a_dpfifo_hba1.tdf" "rd_ptr_count" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_hba1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710330888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_learning switch_logic:switch\|mac_learning:MAC " "Elaborating entity \"mac_learning\" for hierarchy \"switch_logic:switch\|mac_learning:MAC\"" {  } { { "../src/switch_logic.vhd" "MAC" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switch_logic.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710332768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_memory switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem " "Elaborating entity \"mac_memory\" for hierarchy \"switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\"" {  } { { "../src/mac_learning/Mac_learning.vhd" "mac_mem" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710332819 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|ram_block_rtl_0 " "Inferred RAM node \"switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|ram_block_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1652710335148 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 52 " "Parameter WIDTH_A set to 52" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 52 " "Parameter WIDTH_B set to 52" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/switchtop.ram0_mac_memory_a93df217.hdl.mif " "Parameter INIT_FILE set to db/switchtop.ram0_mac_memory_a93df217.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652710336257 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652710336257 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652710336257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710336403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"switch_logic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 52 " "Parameter \"WIDTH_A\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 52 " "Parameter \"WIDTH_B\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/switchtop.ram0_mac_memory_a93df217.hdl.mif " "Parameter \"INIT_FILE\" = \"db/switchtop.ram0_mac_memory_a93df217.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652710336403 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652710336403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fms1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fms1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fms1 " "Found entity 1: altsyncram_fms1" {  } { { "db/altsyncram_fms1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_fms1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652710336483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710336483 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.FIN switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.FIN~_emulated switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.FIN~1 " "Register \"switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.FIN\" is converted into an equivalent circuit using register \"switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.FIN~_emulated\" and latch \"switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.FIN~1\"" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652710337473 "|switchtop|switch_logic:switch|input_handler:In_3|crc_parallel:CRC|state.FIN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.RUN switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.RUN~_emulated switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.RUN~1 " "Register \"switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.RUN\" is converted into an equivalent circuit using register \"switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.RUN~_emulated\" and latch \"switch_logic:switch\|input_handler:In_3\|crc_parallel:CRC\|state.RUN~1\"" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652710337473 "|switchtop|switch_logic:switch|input_handler:In_3|crc_parallel:CRC|state.RUN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.FIN switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.FIN~_emulated switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.FIN~1 " "Register \"switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.FIN\" is converted into an equivalent circuit using register \"switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.FIN~_emulated\" and latch \"switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.FIN~1\"" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652710337473 "|switchtop|switch_logic:switch|input_handler:In_4|crc_parallel:CRC|state.FIN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.RUN switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.RUN~_emulated switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.RUN~1 " "Register \"switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.RUN\" is converted into an equivalent circuit using register \"switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.RUN~_emulated\" and latch \"switch_logic:switch\|input_handler:In_4\|crc_parallel:CRC\|state.RUN~1\"" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652710337473 "|switchtop|switch_logic:switch|input_handler:In_4|crc_parallel:CRC|state.RUN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.FIN switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.FIN~_emulated switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.FIN~1 " "Register \"switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.FIN\" is converted into an equivalent circuit using register \"switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.FIN~_emulated\" and latch \"switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.FIN~1\"" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652710337473 "|switchtop|switch_logic:switch|input_handler:In_2|crc_parallel:CRC|state.FIN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.RUN switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.RUN~_emulated switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.RUN~1 " "Register \"switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.RUN\" is converted into an equivalent circuit using register \"switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.RUN~_emulated\" and latch \"switch_logic:switch\|input_handler:In_2\|crc_parallel:CRC\|state.RUN~1\"" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652710337473 "|switchtop|switch_logic:switch|input_handler:In_2|crc_parallel:CRC|state.RUN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.FIN switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.FIN~_emulated switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.FIN~1 " "Register \"switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.FIN\" is converted into an equivalent circuit using register \"switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.FIN~_emulated\" and latch \"switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.FIN~1\"" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652710337473 "|switchtop|switch_logic:switch|input_handler:In_1|crc_parallel:CRC|state.FIN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.RUN switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.RUN~_emulated switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.RUN~1 " "Register \"switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.RUN\" is converted into an equivalent circuit using register \"switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.RUN~_emulated\" and latch \"switch_logic:switch\|input_handler:In_1\|crc_parallel:CRC\|state.RUN~1\"" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1652710337473 "|switchtop|switch_logic:switch|input_handler:In_1|crc_parallel:CRC|state.RUN"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1652710337473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652710339107 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652710340866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652710340866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3103 " "Implemented 3103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652710341232 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652710341232 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2725 " "Implemented 2725 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652710341232 ""} { "Info" "ICUT_CUT_TM_RAMS" "304 " "Implemented 304 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652710341232 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652710341232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652710341298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 16:12:21 2022 " "Processing ended: Mon May 16 16:12:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652710341298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652710341298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652710341298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652710341298 ""}
