# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Decode_stage.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of flag_reg.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of tb_Decode_stage.vhd was successful.
# Compile of uses_imm.vhd was successful.
# Compile of WbRegister.vhd failed with 1 errors.
# 20 compiles, 1 failed with 1 error.
# Compile of execute_stage.vhd was successful.
vsim -gui work.execute_stage
# vsim -gui work.execute_stage 
# Start time: 06:24:28 on Apr 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_stage(decode_stage_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.alu(aluimp)
# Loading work.arithmaticpart(partaimp)
# Loading work.select_adder(a_my_adder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.logicpart(logicpartimp)
# ** Fatal: (vsim-3817) Port "CAT" of entity "logicpart" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /execute_stage/ALU_BOX/u2 File: D:/Computer arch/Project/ALU Files/uses_imm.vhd Line: 5
# FATAL ERROR while loading design
# Error loading design
# End time: 06:24:28 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 6
# Compile of uses_imm.vhd was successful.
# Compile of Alu.vhd was successful.
# Compile of Logicpart.vhd failed with 27 errors.
# Compile of WbRegister.vhd failed with 1 errors.
# 3 compiles, 2 failed with 28 errors.
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Decode_stage.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of flag_reg.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd failed with 27 errors.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of tb_Decode_stage.vhd was successful.
# Compile of uses_imm.vhd was successful.
# Compile of WbRegister.vhd failed with 1 errors.
# 20 compiles, 2 failed with 28 errors.
# Compile of InstCache.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Decode_stage.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of flag_reg.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of tb_Decode_stage.vhd was successful.
# Compile of uses_imm.vhd was successful.
# Compile of WbRegister.vhd failed with 1 errors.
# 20 compiles, 1 failed with 1 error.
vsim -gui work.execute_stage
# vsim -gui work.execute_stage 
# Start time: 06:28:45 on Apr 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_stage(decode_stage_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.alu(aluimp)
# Loading work.arithmaticpart(partaimp)
# Loading work.select_adder(a_my_adder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.uses_imm(uses_imm_arch)
# ** Fatal: (vsim-3817) Port "CAT" of entity "uses_imm" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /execute_stage/ALU_BOX/u2 File: D:/Computer arch/Project/ALU Files/uses_imm.vhd Line: 5
# FATAL ERROR while loading design
# Error loading design
# End time: 06:28:46 on Apr 18,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 7
# Compile of is_in_instr.vhd was successful.
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Decode_stage.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of flag_reg.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of tb_Decode_stage.vhd was successful.
# Compile of uses_imm.vhd was successful.
# Compile of WbRegister.vhd failed with 1 errors.
# 20 compiles, 1 failed with 1 error.
vsim -gui work.execute_stage
# vsim -gui work.execute_stage 
# Start time: 06:30:22 on Apr 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_stage(decode_stage_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.alu(aluimp)
# Loading work.arithmaticpart(partaimp)
# Loading work.select_adder(a_my_adder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.logicpart(logicpartimp)
# Loading work.flag_reg(flag_reg_arch)
# Loading work.registerbuffer(registerbuffer_arch)
add wave -position insertpoint  \
sim:/execute_stage/RST \
sim:/execute_stage/CLK \
sim:/execute_stage/SET_CLEAR \
sim:/execute_stage/ALU_Operation \
sim:/execute_stage/RSRC1_Value \
sim:/execute_stage/RSRC2_Value \
sim:/execute_stage/ALU_SRC \
sim:/execute_stage/ZF_OUT \
sim:/execute_stage/CF_OUT \
sim:/execute_stage/NF_OUT \
sim:/execute_stage/Result_Value_OUT \
sim:/execute_stage/ALU_RESULT
force -freeze sim:/execute_stage/RST 1 0
force -freeze sim:/execute_stage/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/execute_stage/SET_CLEAR 0 0
force -freeze sim:/execute_stage/ALU_SRC 0 0
run
force -freeze sim:/execute_stage/RST 0 0
force -freeze sim:/execute_stage/ALU_Operation 0 0
force -freeze sim:/execute_stage/RSRC1_Value 0101 0
force -freeze sim:/execute_stage/RSRC2_Value 0100 0
run
force -freeze sim:/execute_stage/ALU_Operation 1 0
force -freeze sim:/execute_stage/RSRC1_Value 0101 0
force -freeze sim:/execute_stage/RSRC1_Value 0000 0
run
force -freeze sim:/execute_stage/RSRC1_Value 0101 0
force -freeze sim:/execute_stage/RSRC2_Value 0000 0
run
force -freeze sim:/execute_stage/RSRC1_Value 0111 0
run
force -freeze sim:/execute_stage/RSRC1_Value 0FFF 0
run
quit -sim
# End time: 07:01:28 on Apr 18,2023, Elapsed time: 0:31:06
# Errors: 0, Warnings: 3
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Decode_stage.vhd was successful.
# Compile of execute_stage.vhd failed with 3 errors.
# Compile of fetch_stage.vhd was successful.
# Compile of flag_reg.vhd failed with 1 errors.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of tb_Decode_stage.vhd was successful.
# Compile of uses_imm.vhd was successful.
# Compile of WbRegister.vhd failed with 1 errors.
# 20 compiles, 3 failed with 5 errors.
# Compile of flag_reg.vhd was successful.
# Compile of execute_stage.vhd failed with 3 errors.
# Compile of execute_stage.vhd was successful.
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Decode_stage.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of flag_reg.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of tb_Decode_stage.vhd was successful.
# Compile of uses_imm.vhd was successful.
# Compile of WbRegister.vhd failed with 1 errors.
# 20 compiles, 1 failed with 1 error.
vsim -gui work.execute_stage
# vsim -gui work.execute_stage 
# Start time: 07:08:20 on Apr 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_stage(decode_stage_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.alu(aluimp)
# Loading work.arithmaticpart(partaimp)
# Loading work.select_adder(a_my_adder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.logicpart(logicpartimp)
# Loading work.flag_reg(flag_reg_arch)
# Loading work.registerbuffer(registerbuffer_arch)
run
quit -sim
# End time: 07:10:13 on Apr 18,2023, Elapsed time: 0:01:53
# Errors: 0, Warnings: 7
# Compile of execute_stage.vhd was successful.
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Decode_stage.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of flag_reg.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of tb_Decode_stage.vhd was successful.
# Compile of uses_imm.vhd was successful.
# Compile of WbRegister.vhd failed with 1 errors.
# 20 compiles, 1 failed with 1 error.
vsim -gui work.execute_stage
# vsim -gui work.execute_stage 
# Start time: 07:11:08 on Apr 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_stage(decode_stage_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.alu(aluimp)
# Loading work.arithmaticpart(partaimp)
# Loading work.select_adder(a_my_adder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.logicpart(logicpartimp)
# Loading work.flag_reg(flag_reg_arch)
# Loading work.registerbuffer(registerbuffer_arch)
quit -sim
# End time: 07:15:50 on Apr 18,2023, Elapsed time: 0:04:42
# Errors: 0, Warnings: 3
# Compile of flag_reg.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Decode_stage.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of flag_reg.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of tb_Decode_stage.vhd was successful.
# Compile of uses_imm.vhd was successful.
# Compile of WbRegister.vhd failed with 1 errors.
# 20 compiles, 1 failed with 1 error.
vsim -gui work.execute_stage
# vsim -gui work.execute_stage 
# Start time: 07:16:44 on Apr 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_stage(decode_stage_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.alu(aluimp)
# Loading work.arithmaticpart(partaimp)
# Loading work.select_adder(a_my_adder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.logicpart(logicpartimp)
# Loading work.flag_reg(flag_reg_arch)
# ** Error: (vsim-3732) No default binding for component instance 'ZF_BOX'.
#    The following component port is not on the entity:
#           OLD_VAL
#    Time: 0 ps  Iteration: 0  Instance: /execute_stage/ZF_BOX File: D:/Computer arch/Project/ALU Files/execute_stage.vhd Line: 116
# ** Error: (vsim-3732) No default binding for component instance 'CF_BOX'.
#    The following component port is not on the entity:
#           OLD_VAL
#    Time: 0 ps  Iteration: 0  Instance: /execute_stage/CF_BOX File: D:/Computer arch/Project/ALU Files/execute_stage.vhd Line: 117
# ** Error: (vsim-3732) No default binding for component instance 'NF_BOX'.
#    The following component port is not on the entity:
#           OLD_VAL
#    Time: 0 ps  Iteration: 0  Instance: /execute_stage/NF_BOX File: D:/Computer arch/Project/ALU Files/execute_stage.vhd Line: 118
# Loading work.registerbuffer(registerbuffer_arch)
# Error loading design
# End time: 07:16:45 on Apr 18,2023, Elapsed time: 0:00:01
# Errors: 3, Warnings: 4
# Compile of execute_stage.vhd was successful.
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Decode_stage.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of flag_reg.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of tb_Decode_stage.vhd was successful.
# Compile of uses_imm.vhd was successful.
# Compile of WbRegister.vhd failed with 1 errors.
# 20 compiles, 1 failed with 1 error.
vsim -gui work.execute_stage
# vsim -gui work.execute_stage 
# Start time: 07:17:35 on Apr 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_stage(decode_stage_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.alu(aluimp)
# Loading work.arithmaticpart(partaimp)
# Loading work.select_adder(a_my_adder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.logicpart(logicpartimp)
# Loading work.flag_reg(flag_reg_arch)
# Loading work.registerbuffer(registerbuffer_arch)
run
add wave -position insertpoint  \
sim:/execute_stage/ZF_VALUE \
sim:/execute_stage/CF_VALUE \
sim:/execute_stage/NF_VALUE
run
add wave -position insertpoint  \
sim:/execute_stage/ZF_WE
add wave -position insertpoint  \
sim:/execute_stage/CF_WE
add wave -position insertpoint  \
sim:/execute_stage/ZF_VALUE \
sim:/execute_stage/CF_VALUE \
sim:/execute_stage/NF_VALUE \
sim:/execute_stage/ZF_WE \
sim:/execute_stage/CF_WE \
sim:/execute_stage/NF_WE
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave -position insertpoint  \
sim:/execute_stage/RST \
sim:/execute_stage/CLK \
sim:/execute_stage/SET_CLEAR \
sim:/execute_stage/ALU_Operation \
sim:/execute_stage/RSRC1_Value \
sim:/execute_stage/RSRC2_Value \
sim:/execute_stage/ALU_SRC \
sim:/execute_stage/ZF_OUT \
sim:/execute_stage/CF_OUT \
sim:/execute_stage/NF_OUT \
sim:/execute_stage/Result_Value_OUT \
sim:/execute_stage/ALU_RESULT \
sim:/execute_stage/ZF_VALUE \
sim:/execute_stage/CF_VALUE \
sim:/execute_stage/NF_VALUE \
sim:/execute_stage/ZF_WE \
sim:/execute_stage/CF_WE \
sim:/execute_stage/NF_WE
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 07:35:51 on Apr 18,2023, Elapsed time: 0:18:16
# Errors: 0, Warnings: 1
# Compile of flag_reg.vhd was successful.
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Decode_stage.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of flag_reg.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of tb_Decode_stage.vhd was successful.
# Compile of uses_imm.vhd was successful.
# Compile of WbRegister.vhd failed with 1 errors.
# 20 compiles, 1 failed with 1 error.
vsim -gui work.execute_stage
# vsim -gui work.execute_stage 
# Start time: 07:37:04 on Apr 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_stage(decode_stage_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.alu(aluimp)
# Loading work.arithmaticpart(partaimp)
# Loading work.select_adder(a_my_adder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.logicpart(logicpartimp)
# Loading work.flag_reg(flag_reg_arch)
# Loading work.registerbuffer(registerbuffer_arch)
quit -sim
# End time: 07:37:39 on Apr 18,2023, Elapsed time: 0:00:35
# Errors: 0, Warnings: 3
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Decode_stage.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of flag_reg.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of tb_Decode_stage.vhd was successful.
# Compile of uses_imm.vhd was successful.
# Compile of WbRegister.vhd failed with 1 errors.
# 20 compiles, 1 failed with 1 error.
vsim -gui work.execute_stage
# vsim -gui work.execute_stage 
# Start time: 07:38:28 on Apr 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_stage(decode_stage_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.alu(aluimp)
# Loading work.arithmaticpart(partaimp)
# Loading work.select_adder(a_my_adder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.logicpart(logicpartimp)
# Loading work.flag_reg(flag_reg_arch)
# Loading work.registerbuffer(registerbuffer_arch)
quit -sim
# End time: 07:40:53 on Apr 18,2023, Elapsed time: 0:02:25
# Errors: 0, Warnings: 2
# Compile of execute_stage.vhd was successful.
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Decode_stage.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of flag_reg.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of tb_Decode_stage.vhd was successful.
# Compile of uses_imm.vhd was successful.
# Compile of WbRegister.vhd failed with 1 errors.
# 20 compiles, 1 failed with 1 error.
vsim -gui work.execute_stage
# vsim -gui work.execute_stage 
# Start time: 07:42:10 on Apr 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_stage(decode_stage_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.alu(aluimp)
# Loading work.arithmaticpart(partaimp)
# Loading work.select_adder(a_my_adder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.logicpart(logicpartimp)
# Loading work.flag_reg(flag_reg_arch)
# Loading work.registerbuffer(registerbuffer_arch)
# Load canceled
add wave -position insertpoint  \
sim:/execute_stage/CF_WE_OR_OUT
add wave -position insertpoint  \
sim:/execute_stage/CF_VAL_OR_OUT
run
run
run
force -freeze sim:/execute_stage/RSRC1_Value FFFF 0
run
quit -sim
# End time: 07:50:34 on Apr 18,2023, Elapsed time: 0:08:24
# Errors: 0, Warnings: 3
# Compile of execute_stage.vhd was successful.
# Compile of flag_reg.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Decode_stage.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of flag_reg.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of tb_Decode_stage.vhd was successful.
# Compile of uses_imm.vhd was successful.
# Compile of WbRegister.vhd failed with 1 errors.
# 20 compiles, 1 failed with 1 error.
vsim -gui work.execute_stage
# vsim -gui work.execute_stage 
# Start time: 07:51:04 on Apr 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_stage(decode_stage_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.alu(aluimp)
# Loading work.arithmaticpart(partaimp)
# Loading work.select_adder(a_my_adder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.logicpart(logicpartimp)
# Loading work.flag_reg(flag_reg_arch)
# Loading work.registerbuffer(registerbuffer_arch)
run
quit -sim
# End time: 07:52:30 on Apr 18,2023, Elapsed time: 0:01:26
# Errors: 0, Warnings: 5
vsim -gui work.alu
# vsim -gui work.alu 
# Start time: 07:52:45 on Apr 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu(aluimp)
# Loading work.arithmaticpart(partaimp)
# Loading work.select_adder(a_my_adder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.logicpart(logicpartimp)
add wave -position insertpoint  \
sim:/alu/sel \
sim:/alu/inpA \
sim:/alu/inpB \
sim:/alu/cout \
sim:/alu/zerof \
sim:/alu/NegF \
sim:/alu/coutWE \
sim:/alu/zerofWe \
sim:/alu/NegFWe \
sim:/alu/OUT1
force -freeze sim:/alu/sel 000 0
force -freeze sim:/alu/inpA FFFF 0
force -freeze sim:/alu/inpB 0000 0
run 100ps
quit -sim
vsim -gui work.execute_stage
# End time: 07:55:00 on Apr 18,2023, Elapsed time: 0:02:15
# Errors: 0, Warnings: 1
# vsim -gui work.execute_stage 
# Start time: 07:55:00 on Apr 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_stage(decode_stage_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.alu(aluimp)
# Loading work.arithmaticpart(partaimp)
# Loading work.select_adder(a_my_adder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.logicpart(logicpartimp)
# Loading work.flag_reg(flag_reg_arch)
# Loading work.registerbuffer(registerbuffer_arch)
run
force -freeze sim:/execute_stage/RSRC1_Value FFFF 0
run
run
force -freeze sim:/execute_stage/RSRC1_Value 000F 0
run
run
run
force -freeze sim:/execute_stage/RSRC1_Value FFFF 0
run
run
force -freeze sim:/execute_stage/ALU_Operation 4 0
run
run
force -freeze sim:/execute_stage/ALU_Operation 4 0
run
run
run
quit -sim
# End time: 08:04:11 on Apr 18,2023, Elapsed time: 0:09:11
# Errors: 0, Warnings: 1
# Compile of execute_stage.vhd was successful.
# Compile of execute_stage.vhd was successful.
vsim -gui work.execute_stage
# vsim -gui work.execute_stage 
# Start time: 08:06:40 on Apr 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_stage(decode_stage_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.alu(aluimp)
# Loading work.arithmaticpart(partaimp)
# Loading work.select_adder(a_my_adder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.logicpart(logicpartimp)
# Loading work.flag_reg(flag_reg_arch)
# Loading work.registerbuffer(registerbuffer_arch)
force -freeze sim:/execute_stage/RSRC1_Value FFFF 0
run
force -freeze sim:/execute_stage/ALU_Operation 4 0
run
run
run
run
run
run

run
quit -sim
# End time: 08:11:24 on Apr 18,2023, Elapsed time: 0:04:44
# Errors: 0, Warnings: 3
# Compile of execute_stage.vhd was successful.
# Compile of Alu.vhd was successful.
# Compile of ArithmaticPart.vhd was successful.
# Compile of Decode_stage.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of flag_reg.vhd was successful.
# Compile of InstCache.vhd was successful.
# Compile of is_in_instr.vhd was successful.
# Compile of is_mem.vhd was successful.
# Compile of Logicpart.vhd was successful.
# Compile of MUX_2X1.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of RegisterBuffer.vhd was successful.
# Compile of select_adder.vhd was successful.
# Compile of tb_Decode_stage.vhd was successful.
# Compile of uses_imm.vhd was successful.
# Compile of WbRegister.vhd failed with 1 errors.
# 20 compiles, 1 failed with 1 error.
vsim -gui work.execute_stage
# vsim -gui work.execute_stage 
# Start time: 08:12:47 on Apr 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_stage(execute_stage_arch)
# Loading work.mux_2x1(mux_2x1_arch)
# Loading work.alu(aluimp)
# Loading work.arithmaticpart(partaimp)
# Loading work.select_adder(a_my_adder)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.logicpart(logicpartimp)
# Loading work.flag_reg(flag_reg_arch)
# Loading work.registerbuffer(registerbuffer_arch)
add wave -position insertpoint  \
sim:/execute_stage/RST \
sim:/execute_stage/CLK \
sim:/execute_stage/SET_CLEAR \
sim:/execute_stage/PC_PLUS_ONE \
sim:/execute_stage/Write_back \
sim:/execute_stage/MEM_SRC \
sim:/execute_stage/SP_INC \
sim:/execute_stage/SP_DEC \
sim:/execute_stage/MEM_WRITE \
sim:/execute_stage/Out_Signal \
sim:/execute_stage/CALL_Signal \
sim:/execute_stage/ALU_Operation \
sim:/execute_stage/CIN_Signal \
sim:/execute_stage/MEM_TO_REG \
sim:/execute_stage/RSRC1_Value \
sim:/execute_stage/RSRC2_Value \
sim:/execute_stage/ALU_SRC \
sim:/execute_stage/RSRC1_ADD \
sim:/execute_stage/RSRC2_ADD \
sim:/execute_stage/RDST_ADD \
sim:/execute_stage/ZF_OUT \
sim:/execute_stage/CF_OUT \
sim:/execute_stage/NF_OUT \
sim:/execute_stage/PC_PLUS_ONE_OUT \
sim:/execute_stage/Write_back_OUT \
sim:/execute_stage/MEM_SRC_OUT \
sim:/execute_stage/SP_INC_OUT \
sim:/execute_stage/SP_DEC_OUT \
sim:/execute_stage/MEM_WRITE_OUT \
sim:/execute_stage/Out_Signal_OUT \
sim:/execute_stage/CALL_Signal_OUT \
sim:/execute_stage/MEM_TO_REG_OUT \
sim:/execute_stage/Result_Value_OUT \
sim:/execute_stage/RSRC2_Value_OUT \
sim:/execute_stage/RSRC1_ADD_OUT \
sim:/execute_stage/RSRC2_ADD_OUT \
sim:/execute_stage/RDST_ADD_OUT
force -freeze sim:/execute_stage/PC_PLUS_ONE 0001 0
force -freeze sim:/execute_stage/Write_back 1 0
force -freeze sim:/execute_stage/MEM_SRC 1 0
force -freeze sim:/execute_stage/SP_INC 1 0
force -freeze sim:/execute_stage/SP_DEC 0 0
force -freeze sim:/execute_stage/MEM_WRITE 1 0
force -freeze sim:/execute_stage/Out_Signal 1 0
force -freeze sim:/execute_stage/CALL_Signal 1 0
force -freeze sim:/execute_stage/CIN_Signal 1 0
force -freeze sim:/execute_stage/MEM_TO_REG 1 0
force -freeze sim:/execute_stage/RSRC1_ADD 010 0
force -freeze sim:/execute_stage/RSRC2_ADD 4 0
force -freeze sim:/execute_stage/RSRC1_ADD 3 0
force -freeze sim:/execute_stage/RDST_ADD 2 0
quit -sim
# End time: 08:19:31 on Apr 18,2023, Elapsed time: 0:06:44
# Errors: 0, Warnings: 3
