$date
	Wed Aug 25 21:51:41 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module flop $end
$var wire 1 ! clk $end
$var wire 2 " d [1:0] $end
$var reg 2 # q [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 #
b1 "
1!
$end
#5000
0!
#10000
1!
#15000
0!
#20000
1!
#25000
b10 "
0!
#30000
b10 #
1!
#35000
b1 "
0!
#40000
b1 #
1!
#45000
b11 "
0!
#50000
b11 #
1!
#55000
b1 "
0!
#60000
b1 #
1!
#65000
b10 "
0!
#70000
b10 #
1!
#75000
b1 "
0!
#80000
b1 #
1!
#85000
0!
#90000
1!
#95000
b11 "
0!
#100000
b11 #
1!
#105000
b0 "
0!
#110000
b0 #
1!
#115000
b11 "
0!
#120000
b11 #
1!
#125000
0!
#130000
1!
#135000
0!
#140000
1!
#145000
b0 "
0!
#150000
b0 #
1!
#155000
b11 "
0!
#160000
b11 #
1!
#165000
0!
#170000
1!
#175000
b0 "
0!
#180000
b0 #
1!
#185000
b1 "
0!
#190000
b1 #
1!
#195000
0!
#195001
