Alfred V. Aho , Monica S. Lam , Ravi Sethi , Jeffrey D. Ullman, Compilers: Principles, Techniques, and Tools (2nd Edition), Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 2006
Ken Kennedy , John R. Allen, Optimizing compilers for modern architectures: a dependence-based approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2001
AMD. 2012. Accelerated processing units. http://www.amd.com/us/products/technologies/fusion/Pages/fusion.aspx.
BDTI. 2010. An independent evaluation of: The autoesl autopilot high-level synthesis tool. http://www.bdti.com/MyBDTI/pubs/AutoPilot.pdf.
Shuai Che , Jie Li , Jeremy W. Sheaffer , Kevin Skadron , John Lach, Accelerating Compute-Intensive Applications with GPUs and FPGAs, Proceedings of the 2008 Symposium on Application Specific Processors, p.101-107, June 08-09, 2008[doi>10.1109/SASP.2008.4570793]
Chen, D., Cong, J., Fan, Y., Han, G., Jiang, W., and Zhang Z. 2005. XPilot: A platform-based behavioral synthesis system. In Proceedings of the TechCon Conference.
Junguk Cho , Shahnam Mirzaei , Jason Oberg , Ryan Kastner, Fpga-based face detection system using Haar classifiers, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA[doi>10.1145/1508128.1508144]
CHREC. 2012. NSF center for high performance reconfigurable computing. http://www.chrec.org/facilities.html.
J. Cong , Bin Liu , S. Neuendorffer , J. Noguera , K. Vissers , Zhiru Zhang, High-Level Synthesis for FPGAs: From Prototyping to Deployment, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.4, p.473-491, April 2011[doi>10.1109/TCAD.2011.2110592]
Jason Cong , Yi Zou, Lithographic aerial image simulation with FPGA-based hardwareacceleration, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, February 24-26, 2008, Monterey, California, USA[doi>10.1145/1344671.1344683]
Convey Computer. 2011. http://www.conveycomputer.com.
Diniz, P., Hall, M., Park, J., So, B., and Ziegler, H. 2005. Automatic mapping of C to FPGAs with the DEFACTO compilation and synthesis system. Microprocess. Microsyst. 29, 2--3, 51--62.
Gajski, D. 2003. NISC: The ultimate reconfigurable component. Tech. rep. 03-28. Center for Embedded Computer Systems, UCI. http://www.cecs.uci.edu/technical_report/TR03-28.pdf.
Sumit Gupta , Rajesh Kumar Gupta , Nikil D. Dutt , Alexandru Nicolau, Coordinated parallelizing compiler optimizations and high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.4, p.441-470, October 2004[doi>10.1145/1027084.1027087]
Chun He , Alexandros Papakonstantinou , Deming Chen, A novel SoC architecture on FPGA for ultra fast face detection, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
Shan Shan Huang , Amir Hormati , David F. Bacon , Rodric Rabbah, Liquid Metal: Object-Oriented Programming Across the Hardware/Software Boundary, Proceedings of the 22nd European conference on Object-Oriented Programming, July 07-11, 2008, Paphos, Cypress[doi>10.1007/978-3-540-70592-5_5]
IBM. 2006. The cell architecture. http://domino.research.ibm.com/comm/research.nsf/pages/r.arch.innovation.html.
Impact. 2012. Parboil benchmarks. http://impact.crhc.illinois.edu/parboil.aspx.
Impulse. 2003. Impulse accelerated technologies inc. http://www.impulseaccelerated.com.
Amir Hormati , Manjunath Kudlur , Scott Mahlke , David Bacon , Rodric Rabbah, Optimus: efficient realization of streaming applications on FPGAs, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450095.1450105]
Khronos. 2011. OpenCL specification, version 1.1. http://www.khronos.org/registry/cl/specs/opencl-1.1.pdf.
Lee, S., Johnson, T. A., and Eigenmann, R. 2003. Cetus - An extensible compiler infrastructure for source-to-source transformation. In Proceedings of the 16<sup>th</sup> International Workshop on Languages and Compilers for Parallel Computing. Springer, 539--553.
Mingjie Lin , Ilia Lebedev , John Wawrzynek, OpenRCL: Low-Power High-Performance Computing with Reconfigurable Devices, Proceedings of the 2010 International Conference on Field Programmable Logic and Applications, p.458-463, August 31-September 02, 2010[doi>10.1109/FPL.2010.93]
Liu Ling , Neal Oliver , Chitlur Bhushan , Wang Qigang , Alvin Chen , Shen Wenbo , Yu Zhihong , Arthur Sheiman , Ian McCallum , Joseph Grecco , Henry Mitchel , Liu Dong , Prabhat Gupta, High-performance, energy-efficient platforms using in-socket FPGA accelerators, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA[doi>10.1145/1508128.1508172]
LLVM. 2007. The LLVM compiler infrastructure. http://www.llvm.org.
Mentor Graphics. 2012. Catapult C synthesis overview. http://www.mentor.com/esl/catapult/overview/.
Nallatech. 2012. DATA v5. http://www.nallatech.com/Modules/data-v5-xilinx-virtex-5-fpga-ddr2-sdramqdr-ii-sram-and-io-module.html.
Nvidia. 2012a. CUDA developer zone. http://developer.nvidia.com/category/zone/cuda-zone.
Nvidia. 2012b. GeForce 8 series. http://www.nvidia.com/page/geforce8.html.
Muhsen Owaida , Nikolaos Bellas , Konstantis Daloukas , Christos D. Antonopoulos, Synthesis of Platform Architectures from OpenCL Programs, Proceedings of the 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines, p.186-193, May 01-03, 2011[doi>10.1109/FCCM.2011.19]
Parker, M. 2011. Hardware-based floating-point design flow. In Proceedings of the DesignCon Conference.
Showerman, M., Enos, J., Kidratenko, C., Steffer, C., Pennington, R., and Hwu, W. W. 2009. QP: A heterogeneous multi-accelerator cluster. In Proceedings of the 10<sup>th</sup> LCI International Conference on High-Performance Clustered Computing.
John A. Stratton , Sam S. Stone , Wen-Mei W. Hwu, MCUDA: An Efficient Implementation of CUDA Kernels for Multi-core CPUs, Languages and Compilers for Parallel Computing: 21th International Workshop, LCPC 2008, Edmonton, Canada, July 31 - August 2, 2008, Revised Selected Papers, Springer-Verlag, Berlin, Heidelberg, 2008[doi>10.1007/978-3-540-89740-8_2]
David Barrie Thomas , Lee Howes , Wayne Luk, A comparison of CPUs, GPUs, FPGAs, and massively parallel processor arrays for random number generation, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA[doi>10.1145/1508128.1508139]
Tilera. 2012. Tilera corporation. http://www.tilera.com.
Williams, J., Richardson, J., Gosrani, K., and Suresh, S. 2008. Computational density of fixed and reconfigurable multi-core devices for application acceleration. In Proceedings of the 4<sup>th</sup> Annual Reconfigurable Systems Summer Institute.
Xilinx. 2012. Virtex-5 FXT ML510 embedded development platform. http://www.xilinx.com/products/boards-and-kits/HW-V5-ML510-G.htm.
Zhang, Z., Fan, Y., Jiang, W., Han, G., Yang, C., and Cong, J. 2008. AutoPilot: A platform-based ESL synthesis system. In High-Level Synthesis: From Algorithm to Digital Circuit, P. Coussy and A. Morawiec, Eds., Springer, 99--112.
