{"Source Block": ["oh/elink/dv/elink_e16_model.v@3344:3355@HdlStmAssign", "   assign requests_unmasked[3:0] = {c3_txo_launch_req_tlc,\n                                    c2_txo_launch_req_tlc,\n                                    c1_txo_launch_req_tlc,\n                                    c0_txo_launch_req_tlc};\n   \n   assign requests[3:0] = {(4){en_arbitration}} & \n\t\t\t  requests_unmasked[3:0] & (grants_reg[3:0] | {(4){en_rotate}});\n\n   //############\n   //# Grants\n   //############\n   assign c3_txo_launch_ack_tlc   = grants[3] & ~txo_wait_int;\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@3339:3352", "\n   assign en_rotate = ~(|(grants_reg[3:0] & txo_rotate_dis[3:0]));\n\n   assign en_arbitration = ~txo_wait_tlc | (|(txo_rotate_dis[3:0]));\n\n   assign requests_unmasked[3:0] = {c3_txo_launch_req_tlc,\n                                    c2_txo_launch_req_tlc,\n                                    c1_txo_launch_req_tlc,\n                                    c0_txo_launch_req_tlc};\n   \n   assign requests[3:0] = {(4){en_arbitration}} & \n\t\t\t  requests_unmasked[3:0] & (grants_reg[3:0] | {(4){en_rotate}});\n\n   //############\n"]], "Diff Content": {"Delete": [[3349, "   assign requests[3:0] = {(4){en_arbitration}} & \n"], [3350, "\t\t\t  requests_unmasked[3:0] & (grants_reg[3:0] | {(4){en_rotate}});\n"]], "Add": [[3350, "   /*AUTOINPUT*/\n"], [3350, "   /*AUTOWIRE*/\n"], [3350, "   wire\t\t\tc0_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n"], [3350, "   wire\t\t\tc0_fifo_full_rlc;\t// From c0_link_rxi_channel of link_rxi_channel.v\n"], [3350, "   wire\t\t\tc1_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n"], [3350, "   wire\t\t\tc1_fifo_full_rlc;\t// From c1_link_rxi_channel of link_rxi_channel.v\n"], [3350, "   wire\t\t\tc2_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n"], [3350, "   wire\t\t\tc2_fifo_full_rlc;\t// From c2_link_rxi_channel of link_rxi_channel.v\n"], [3350, "   wire\t\t\tc3_fifo_access_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n"], [3350, "   wire\t\t\tc3_fifo_full_rlc;\t// From c3_link_rxi_channel of link_rxi_channel.v\n"], [3350, "   wire [14*LW-1:0]\trxi_assembled_tran_rlc;\t// From link_rxi_buffer of link_rxi_buffer.v\n"]]}}