$date
	Sat Oct 22 20:24:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#427944
b1001 !
1"
#427946
b1001 &
b1001 %
1$
#427947
0"
#427950
b11100 &
b11100 %
#427954
b1110 &
b1110 %
#427958
b111 &
b111 %
#427962
b10110 &
b10110 %
#427966
b1011 &
b1011 %
#427970
b100010 &
b100010 %
#427974
b10001 &
b10001 %
#427978
b110100 &
b110100 %
#427982
b11010 &
b11010 %
#427986
b1101 &
b1101 %
#427990
b101000 &
b101000 %
#427994
b10100 &
b10100 %
#427998
b1010 &
b1010 %
#428002
b101 &
b101 %
#428006
b10000 &
b10000 %
#428010
b1000 &
b1000 %
#428014
b100 &
b100 %
#428018
b10 &
b10 %
#428022
b1 &
1#
b1 %
#428026
b0 &
b0 %
0#
0$
#1494994
b1100 &
b1100 %
1$
b1100 !
1"
#1494995
0"
#1494998
b110 &
b110 %
#1495002
b11 &
b11 %
#1495006
b1010 &
b1010 %
#1495010
b101 &
b101 %
#1495014
b10000 &
b10000 %
#1495018
b1000 &
b1000 %
#1495022
b100 &
b100 %
#1495026
b10 &
b10 %
#1495030
b1 &
1#
b1 %
#1495034
b0 &
b0 %
0#
0$
#2487971
b11 !
1"
#2487974
b11 &
b11 %
1$
#2487975
0"
#2487978
b1010 &
b1010 %
#2487982
b101 &
b101 %
#2487986
b10000 &
b10000 %
#2487990
b1000 &
b1000 %
#2487994
b100 &
b100 %
#2487998
b10 &
b10 %
#2488002
b1 &
b1 %
1#
#2488006
b0 &
0#
b0 %
0$
#4500012
