vhdl axi_i2s_adi_v1_00_a "../../../bd/block_design/ipshared/analogdeviceinc.com/axi_i2s_adi_v1_0/hdl/i2s_tx.vhd" 
vhdl axi_i2s_adi_v1_00_a "../../../bd/block_design/ipshared/analogdeviceinc.com/axi_i2s_adi_v1_0/hdl/i2s_controller.vhd" 
vhdl xil_defaultlib "../../../bd/block_design/ipshared/analogdeviceinc.com/axi_i2s_adi_v1_0/hdl/axi_i2s_adi.vhd" 
vhdl axi_i2s_adi_v1_00_a "../../../bd/block_design/ipshared/analogdeviceinc.com/axi_i2s_adi_v1_0/hdl/fifo_synchronizer.vhd" 
vhdl axi_i2s_adi_v1_00_a "../../../bd/block_design/ipshared/analogdeviceinc.com/axi_i2s_adi_v1_0/hdl/i2s_rx.vhd" 
vhdl axi_i2s_adi_v1_00_a "../../../bd/block_design/ipshared/analogdeviceinc.com/axi_i2s_adi_v1_0/hdl/i2s_clkgen.vhd" 
vhdl adi_common_v1_00_a "../../../bd/block_design/ipshared/analogdeviceinc.com/axi_i2s_adi_v1_0/hdl/adi_common/axi_streaming_dma_rx_fifo.vhd" 
vhdl adi_common_v1_00_a "../../../bd/block_design/ipshared/analogdeviceinc.com/axi_i2s_adi_v1_0/hdl/adi_common/axi_ctrlif.vhd" 
vhdl adi_common_v1_00_a "../../../bd/block_design/ipshared/analogdeviceinc.com/axi_i2s_adi_v1_0/hdl/adi_common/pl330_dma_fifo.vhd" 
vhdl adi_common_v1_00_a "../../../bd/block_design/ipshared/analogdeviceinc.com/axi_i2s_adi_v1_0/hdl/adi_common/axi_streaming_dma_tx_fifo.vhd" 
vhdl adi_common_v1_00_a "../../../bd/block_design/ipshared/analogdeviceinc.com/axi_i2s_adi_v1_0/hdl/adi_common/dma_fifo.vhd" 
vhdl xil_defaultlib "../../../bd/block_design/ip/block_design_axi_i2s_adi_0_0/sim/block_design_axi_i2s_adi_0_0.vhd" 
vhdl lib_cdc_v1_0_2 "../../../ipstatic/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" 
vhdl proc_sys_reset_v5_0_9 "../../../ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd" 
vhdl proc_sys_reset_v5_0_9 "../../../ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd" 
vhdl proc_sys_reset_v5_0_9 "../../../ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd" 
vhdl proc_sys_reset_v5_0_9 "../../../ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd" 
vhdl xil_defaultlib "../../../bd/block_design/ip/block_design_proc_sys_reset_0_0/sim/block_design_proc_sys_reset_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/block_design/hdl/block_design.vhd" 
vhdl xil_defaultlib "../../../ipstatic/fir_v1_0/hdl/vhdl/fir_operator_s.vhd" 
vhdl xil_defaultlib "../../../ipstatic/fir_v1_0/hdl/vhdl/fir_BUS_A_s_axi.vhd" 
vhdl xil_defaultlib "../../../ipstatic/fir_v1_0/hdl/vhdl/fir_operator_s_c.vhd" 
vhdl xil_defaultlib "../../../ipstatic/fir_v1_0/hdl/vhdl/fir.vhd" 
vhdl xil_defaultlib "../../../ipstatic/fir_v1_0/hdl/vhdl/fir_operator_s_fir1_shift_reg.vhd" 
vhdl xil_defaultlib "../../../ipstatic/fir_v1_0/hdl/vhdl/fir_mul_15s_32s_32_3.vhd" 
vhdl xil_defaultlib "../../../bd/block_design/ip/block_design_fir_0_0/sim/block_design_fir_0_0.vhd" 
vhdl fifo_generator_v13_1_1 "../../../ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.vhd" 

nosort
