xrun(64): 24.03-s007: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.03-s007: Started on Jul 24, 2025 at 16:35:26 EEST
xrun
	-sv
	memory_tb.sv
Recompiling... reason: file './memory_tb.sv' is newer than expected.
	expected: Thu Jul 24 16:32:00 2025
	actual:   Thu Jul 24 16:35:22 2025
file: memory_tb.sv
	module worklib.memory_tb:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		memory_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.memory_tb:sv <0x11965aad>
			streams:   7, words: 10112
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:              13      13
		Scalar wires:            4       -
		Vectored wires:          4       -
		Always blocks:           1       1
		Initial blocks:          3       3
		Parallel blocks:         1       1
		Cont. assignments:       1       1
		Process Clocks:          1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.memory_tb:sv
Loading snapshot worklib.memory_tb:sv .................... Done
xcelium> source /usr/cadence/installs/xcelium/XCELIUM2403/tools/xcelium/files/xmsimrc
xcelium> run
Time: 15, Written to address 0: a5a5
Time: 20, Read from address 0: a5a5
Time: 25, Written to address 1: 5a5a
Time: 30, Read from address 1: 5a5a
Simulation complete via $finish(1) at time 40 PS + 0
./memory_tb.sv:71         $finish;
xcelium> exit
TOOL:	xrun(64)	24.03-s007: Exiting on Jul 24, 2025 at 16:35:26 EEST  (total: 00:00:00)
