
---------- Begin Simulation Statistics ----------
final_tick                               2430800285760                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53514                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383812                       # Number of bytes of host memory used
host_op_rate                                    62369                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                102232.33                       # Real time elapsed on the host
host_tick_rate                               14276268                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5470876354                       # Number of instructions simulated
sim_ops                                    6376138444                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.459496                       # Number of seconds simulated
sim_ticks                                1459496076030                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   335                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6593685                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13187369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.368860                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       224971367                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    618582404                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1110567                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    542638706                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     22509490                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     22510469                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          979                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       661020291                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        33347022                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1005585648                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        907643082                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1110127                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          647463544                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     246232034                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     49461667                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     67360069                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3470876353                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4048972349                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   3490967969                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.159842                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.316286                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2342337084     67.10%     67.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    460609748     13.19%     80.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    165558305      4.74%     85.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     80032465      2.29%     87.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     58581230      1.68%     89.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     48946908      1.40%     90.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     52458501      1.50%     91.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     36211694      1.04%     92.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    246232034      7.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3490967969                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     33156682                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        3710741570                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             848912597                       # Number of loads committed
system.switch_cpus.commit.membars            60451963                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2365167912     58.41%     58.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     94165879      2.33%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    848912597     20.97%     81.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    740725961     18.29%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4048972349                       # Class of committed instruction
system.switch_cpus.commit.refs             1589638558                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         184455046                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3470876353                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4048972349                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.008388                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.008388                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2792952616                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           444                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    222497308                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4131052926                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        145849937                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         392375263                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1174023                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           483                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     167637950                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           661020291                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         439897677                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            3057982954                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         47899                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3560294518                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2348926                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.188863                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    440832330                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    280827879                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.017230                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   3499989791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.188815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.548531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2718720312     77.68%     77.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        102551364      2.93%     80.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         57963978      1.66%     82.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         76671457      2.19%     84.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         89048159      2.54%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         43732430      1.25%     88.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         53474624      1.53%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         45975300      1.31%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        311852167      8.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   3499989791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     799                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1454096                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        652220974                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.195596                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1698491852                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          747712921                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       418272176                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     865867891                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     49634422                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        10517                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    756674895                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4115697142                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     950778931                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       871416                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4184575067                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        9620788                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     276254302                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1174023                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     287204461                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     91278531                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1840                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       113246                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     91074191                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     16955288                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     15948926                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       113246                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       152919                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1301177                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3700436980                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4092209937                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594282                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2199102108                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.169206                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4092571996                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       4989433764                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2859576109                       # number of integer regfile writes
system.switch_cpus.ipc                       0.991682                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.991682                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2392189356     57.15%     57.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     94232925      2.25%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    951023902     22.72%     82.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    748000298     17.87%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4185446484                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            96232692                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022992                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         6818959      7.09%      7.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         155657      0.16%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      7.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       44159612     45.89%     53.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      45098464     46.86%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4002912557                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  11420870232                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3904107437                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3971155354                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4066062719                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4185446484                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     49634423                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     66724760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        47348                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       172755                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     57556454                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   3499989791                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.195845                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.958535                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2130569760     60.87%     60.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    437801848     12.51%     73.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    240234148      6.86%     80.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    177372572      5.07%     85.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    185137795      5.29%     90.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    128087119      3.66%     94.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    102054155      2.92%     97.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     48112233      1.37%     98.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     50620161      1.45%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   3499989791                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.195845                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      278766619                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    546292566                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    188102500                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    211379762                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     81184973                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     91293932                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    865867891                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    756674895                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5557239679                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      197845328                       # number of misc regfile writes
system.switch_cpus.numCycles               3499990590                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       931969944                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3884605679                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       47719711                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        216851459                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      199311214                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        935709                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6504836536                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4121027743                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3951323641                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         483866785                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       93630665                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1174023                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     444739678                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         66717935                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   4930852110                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1421387888                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     60799131                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         938035002                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     49634427                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    131821415                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           7361063998                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          8241696522                       # The number of ROB writes
system.switch_cpus.timesIdled                       8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        125224625                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        62884031                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10603811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           33                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21207622                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             33                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6593015                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3994146                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2599538                       # Transaction distribution
system.membus.trans_dist::ReadExReq               670                       # Transaction distribution
system.membus.trans_dist::ReadExResp              670                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6593015                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      9741136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     10039918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19781054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19781054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    676786304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    678456064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1355242368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1355242368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6593685                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6593685    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6593685                       # Request fanout histogram
system.membus.reqLayer0.occupancy         25853727325                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         25482669234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        61697038490                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2430800285760                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10603141                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8058063                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           32                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9139433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              670                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             670                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            32                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10603109                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     31811337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31811433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1877465088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1877473280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6593717                       # Total snoops (count)
system.tol2bus.snoopTraffic                 511250688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17197528                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000002                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001427                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17197493    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     35      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17197528                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15622245306                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22108879215                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66720                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    415619840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         415621888                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    261164416                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      261164416                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3247030                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3247046                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      2040347                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           2040347                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    284769412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            284770816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     178941499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           178941499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     178941499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    284769412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           463712315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   4080694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   6493948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000099218880                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       230513                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       230513                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           12062892                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3853061                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3247046                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   2040347                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  6494092                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 4080694                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   112                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1449662                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           786258                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           171746                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           397102                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           741898                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           419338                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           105638                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           128832                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           107346                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            65078                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           53676                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           43622                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          108016                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          141560                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          689516                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1084692                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           686954                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           686966                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            64404                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           279082                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           686953                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           343450                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              670                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           65734                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          579552                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          686908                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.13                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.40                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 92260117628                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               32469900000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           214022242628                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    14207.02                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               32957.02                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 5254999                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                3554477                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                80.92                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               87.10                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              6494092                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             4080694                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3024881                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3024917                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 222107                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 222070                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                193616                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                194958                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                229588                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                230719                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                230514                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                230514                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                230520                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                230522                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                230650                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                230658                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                231021                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                231020                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                230539                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                230914                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                230898                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                230514                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                230513                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                230513                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  2481                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1765176                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   383.405204                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   272.149502                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   323.653236                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        25886      1.47%      1.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       802014     45.44%     46.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       219245     12.42%     59.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       193783     10.98%     70.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       101295      5.74%     76.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        59371      3.36%     79.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        79511      4.50%     83.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        64641      3.66%     87.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       219430     12.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1765176                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       230513                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     28.171791                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    27.325463                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     7.030446                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17         5411      2.35%      2.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        11957      5.19%      7.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        15679      6.80%     14.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        26062     11.31%     25.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        30736     13.33%     38.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        16503      7.16%     46.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29        32010     13.89%     60.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31        25923     11.25%     71.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         7003      3.04%     74.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35        17395      7.55%     81.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37        19451      8.44%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39         5642      2.45%     92.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41         1232      0.53%     93.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42-43         4120      1.79%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-45         6240      2.71%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::46-47         4960      2.15%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-49           81      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::50-51          104      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-53            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::54-55            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-57            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       230513                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       230513                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.702572                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.685924                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.749942                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           35540     15.42%     15.42% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1356      0.59%     16.01% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          191022     82.87%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1326      0.58%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1267      0.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       230513                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             415614720                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                   7168                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              261163072                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              415621888                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           261164416                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      284.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      178.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   284.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   178.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.62                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.22                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.40                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1459495867947                       # Total gap between requests
system.mem_ctrls0.avgGap                    276033.17                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    415612672                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    261163072                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1403.224053586221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 284764501.135566651821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 178940578.388120174408                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      6494060                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      4080694                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1378878                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 214020863750                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 34470449734475                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     43089.94                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     32956.40                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   8447202.79                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   83.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          4619280120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2455205610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        16375632840                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6957550080                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    115211194800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    456082016160                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    176376581760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      778077461370                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       533.113774                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 453924893658                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  48735700000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 956835482372                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          7984083660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4243637310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        29991384360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       14343562980                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    115211194800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    591564842490                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     62286618240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      825625323840                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       565.692048                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 156588052429                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  48735700000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1254172323601                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    428367872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         428369792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    250086272                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      250086272                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3346624                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3346639                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1953799                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1953799                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    293503956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            293505271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     171351110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           171351110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     171351110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    293503956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           464856381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3907598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6686137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000105446358                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       219620                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       219620                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           12267581                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3691415                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3346639                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1953799                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  6693278                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3907598                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  7111                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1473256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           774838                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           139546                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           407838                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           751362                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           441202                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           110766                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            75144                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           129474                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            85872                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          161682                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           87462                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          161008                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           96610                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          678862                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1111245                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           665488                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           666168                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            53670                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           279083                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           665490                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           321978                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           32196                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          558070                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          665426                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.15                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.15                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 98351841093                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               33430835000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           223717472343                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    14709.75                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               33459.75                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 5332190                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                3422356                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                79.75                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               87.58                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              6693278                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3907598                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3103288                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3103321                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 239794                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 239743                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                188380                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                192106                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                217231                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                219158                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                219671                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                219626                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                219627                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                219627                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                219628                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                219920                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                220977                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                222150                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                221758                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                221955                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                221286                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                219628                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                219627                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                219620                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  5607                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1839189                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   368.640117                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   262.575202                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   317.661671                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        25366      1.38%      1.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       853746     46.42%     47.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       258781     14.07%     61.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       212560     11.56%     73.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        69812      3.80%     77.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        65416      3.56%     80.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        77149      4.19%     84.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        57107      3.11%     88.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       219252     11.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1839189                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       219620                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     30.444117                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    29.183870                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.860429                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13            9      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15         1194      0.54%      0.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17         5606      2.55%      3.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19         9303      4.24%      7.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        11132      5.07%     12.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        23030     10.49%     22.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        17223      7.84%     30.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        29126     13.26%     44.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        18065      8.23%     52.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31        12021      5.47%     57.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33        13309      6.06%     63.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35        13613      6.20%     69.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37        10881      4.95%     74.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39         5934      2.70%     77.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41        13908      6.33%     83.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43        17831      8.12%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-45         4371      1.99%     94.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::46-47         3973      1.81%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-49         3139      1.43%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::50-51         3703      1.69%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-53          717      0.33%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::54-55          161      0.07%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-57         1123      0.51%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::58-59           25      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-61          220      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::62-63            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       219620                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       219620                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.792410                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.776137                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.747455                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           27021     12.30%     12.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            3629      1.65%     13.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          181021     82.42%     96.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            3871      1.76%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            4026      1.83%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              51      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       219620                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             427914688                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 455104                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              250084416                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              428369792                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           250086272                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      293.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      171.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   293.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   171.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.63                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.29                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1459494261663                       # Total gap between requests
system.mem_ctrls1.avgGap                    275353.52                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    427912768                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    250084416                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1315.522550237082                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 293192133.249150454998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 171349837.870245516300                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      6693248                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3907598                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1179176                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 223716293167                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 33633969982883                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     39305.87                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33424.18                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   8607326.03                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   82.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          5175800280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2751003090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        17937215100                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6554712240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    115211194800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    472896385170                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    162217896480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      782744207160                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       536.311279                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 417007125460                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  48735700000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 993753250570                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7956016320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4228719165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        29802017280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       13842797940                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    115211194800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    579439818450                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     72497164320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      822977728275                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       563.878000                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 183241192775                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  48735700000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1227519183255                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      4010125                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4010126                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      4010125                       # number of overall hits
system.l2.overall_hits::total                 4010126                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      6593654                       # number of demand (read+write) misses
system.l2.demand_misses::total                6593685                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           31                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      6593654                       # number of overall misses
system.l2.overall_misses::total               6593685                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2916915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 554452322709                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     554455239624                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2916915                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 554452322709                       # number of overall miss cycles
system.l2.overall_miss_latency::total    554455239624                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     10603779                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10603811                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     10603779                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10603811                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.621821                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.621822                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.621821                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.621822                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 94094.032258                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84088.780320                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84088.827359                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 94094.032258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84088.780320                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84088.827359                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3994146                       # number of writebacks
system.l2.writebacks::total                   3994146                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      6593654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6593685                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6593654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6593685                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2652496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 498127728970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 498130381466                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2652496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 498127728970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 498130381466                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.621821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.621822                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.621821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.621822                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85564.387097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75546.537469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75546.584568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85564.387097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75546.537469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75546.584568                       # average overall mshr miss latency
system.l2.replacements                        6593717                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4063917                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4063917                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4063917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4063917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           32                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               32                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           32                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           32                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data          670                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 670                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     77612457                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      77612457                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          670                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               670                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 115839.488060                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115839.488060                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     71880539                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     71880539                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 107284.386567                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107284.386567                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2916915                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2916915                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.968750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 94094.032258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94094.032258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2652496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2652496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.968750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85564.387097                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85564.387097                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4010125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4010125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      6592984                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6592984                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 554374710252                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 554374710252                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     10603109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10603109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.621797                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.621797                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84085.553712                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84085.553712                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      6592984                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6592984                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 498055848431                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 498055848431                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.621797                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.621797                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75543.312168                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75543.312168                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    23546990                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6594741                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.570571                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.002935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       178.112463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.002677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   845.881924                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.173938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.826057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          438                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          225                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 345915637                       # Number of tag accesses
system.l2.tags.data_accesses                345915637                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    971304209730                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1459496076030                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    439897630                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2441997418                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099788                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    439897630                       # number of overall hits
system.cpu.icache.overall_hits::total      2441997418                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          809                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           46                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            855                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          809                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           46                       # number of overall misses
system.cpu.icache.overall_misses::total           855                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4057410                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4057410                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4057410                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4057410                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100597                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    439897676                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2441998273                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100597                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    439897676                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2441998273                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 88204.565217                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4745.508772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 88204.565217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4745.508772                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          121                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          217                       # number of writebacks
system.cpu.icache.writebacks::total               217                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           32                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2966538                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2966538                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2966538                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2966538                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92704.312500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92704.312500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92704.312500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92704.312500                       # average overall mshr miss latency
system.cpu.icache.replacements                    217                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    439897630                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2441997418                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          809                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           46                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           855                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4057410                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4057410                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    439897676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2441998273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 88204.565217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4745.508772                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2966538                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2966538                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92704.312500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92704.312500                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.838500                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2441998259                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               841                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2903684.017836                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   604.653232                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    19.185269                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.030746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999741                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       95237933488                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      95237933488                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    820134246                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1392973217                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2213107463                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    820134246                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1392973217                       # number of overall hits
system.cpu.dcache.overall_hits::total      2213107463                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9042063                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     29551627                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       38593690                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9042063                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     29551627                       # number of overall misses
system.cpu.dcache.overall_misses::total      38593690                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1877079319335                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1877079319335                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1877079319335                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1877079319335                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    829176309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1422524844                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2251701153                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    829176309                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1422524844                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2251701153                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010905                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.020774                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017140                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010905                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.020774                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017140                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63518.645499                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48636.948665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63518.645499                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48636.948665                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        53400                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           78                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               380                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   140.526316                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           78                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10000517                       # number of writebacks
system.cpu.dcache.writebacks::total          10000517                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     18948518                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     18948518                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     18948518                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     18948518                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10603109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10603109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10603109                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10603109                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 603119632518                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 603119632518                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 603119632518                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 603119632518                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007454                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004709                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007454                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004709                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56881.395119                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56881.395119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56881.395119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56881.395119                       # average overall mshr miss latency
system.cpu.dcache.replacements               19647422                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    429245371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    701711268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1130956639                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5069039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     29548947                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      34617986                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1876788446406                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1876788446406                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    434314410                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    731260215                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1165574625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011671                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.040408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63514.562682                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54214.258634                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     18946508                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     18946508                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     10602439                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10602439                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 603041181474                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 603041181474                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014499                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 56877.590286                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56877.590286                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    390888875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    691261949                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1082150824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3973024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3975704                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    290872929                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    290872929                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    394861899                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    691264629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1086126528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 108534.675000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    73.162622                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2010                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2010                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          670                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          670                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     78451044                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     78451044                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 117091.110448                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 117091.110448                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     24185966                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     49461014                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     73646980                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1836                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          670                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2506                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     57491790                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     57491790                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     24187802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     49461684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     73649486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000076                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 85808.641791                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 22941.656026                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          670                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          670                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     56933010                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     56933010                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000014                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 84974.641791                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84974.641791                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     24187802                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     49461332                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     73649134                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     24187802                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     49461332                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     73649134                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2430800285760                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999441                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2380051255                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19647678                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.136516                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   134.716302                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   121.283139                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.526236                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.473762                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       76787640414                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      76787640414                       # Number of data accesses

---------- End Simulation Statistics   ----------
