0.6
2018.3
Dec  7 2018
00:33:28
D:/Project/archlabs/lab06/lab06.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Project/archlabs/lab06/lab06.srcs/sim_1/new/Top_tb.v,1593092525,verilog,,,,Top_tb,,,,,,,,
D:/Project/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v,1591688564,verilog,,D:/Project/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU_Ctr.v,,ALU,,,,,,,,
D:/Project/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU_Ctr.v,1591716640,verilog,,D:/Project/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v,,ALU_Ctr,,,,,,,,
D:/Project/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v,1591697053,verilog,,D:/Project/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/Mux32.v,,Ctr,,,,,,,,
D:/Project/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v,1591691235,verilog,,D:/Project/archlabs/lab06/lab06.srcs/sources_1/new/Top.v,,Registers,,,,,,,,
D:/Project/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v,1593088682,verilog,,D:/Project/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/instMemory.v,,dataMemory,,,,,,,,
D:/Project/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v,1590809727,verilog,,D:/Project/archlabs/lab06/lab06.srcs/sim_1/new/Top_tb.v,,signext,,,,,,,,
D:/Project/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/Mux32.v,1591673149,verilog,,D:/Project/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/Mux5.v,,Mux32,,,,,,,,
D:/Project/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/Mux5.v,1591673139,verilog,,D:/Project/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v,,Mux5,,,,,,,,
D:/Project/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/new/instMemory.v,1593090262,verilog,,D:/Project/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v,,instMemory,,,,,,,,
D:/Project/archlabs/lab06/lab06.srcs/sources_1/new/Top.v,1593090813,verilog,,D:/Project/archlabs/lab06/lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v,,Top,,,,,,,,
