Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Mon Mar  4 20:52:50 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    94 |
| Unused register locations in slices containing registers |   182 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      4 |            5 |
|      8 |           12 |
|     10 |            6 |
|     12 |            2 |
|     14 |            1 |
|    16+ |           64 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             200 |           40 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1246 |          199 |
| Yes          | No                    | No                     |             236 |           40 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2336 |          370 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|                             Clock Signal                            |                                    Enable Signal                                   |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  Video/video_clockmanager/cm1/MasterCLK                             |                                                                                    | Video/tft_spi/counter/CS_reg                          |                1 |              2 |
|  clk100_IBUF_BUFG                                                   | serial_tx_i_1_n_1                                                                  | soc_int_rst                                           |                1 |              2 |
|  Video/tft_spi/spi/dataClk                                          |                                                                                    |                                                       |                1 |              2 |
|  n_0_2188_BUFG                                                      |                                                                                    |                                                       |                1 |              2 |
|  Buttons/button4/verificationCLk/state_reg                          |                                                                                    |                                                       |                1 |              4 |
|  Buttons/button1/verificationCLk/OutputCLK                          |                                                                                    |                                                       |                1 |              4 |
|  Buttons/button2/verificationCLk/state_reg                          |                                                                                    |                                                       |                1 |              4 |
|  Buttons/button3/verificationCLk/state_reg                          |                                                                                    |                                                       |                1 |              4 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/icache/refill_offset                                     | lm32_cpu/instruction_unit/icache/SR[0]                |                1 |              4 |
|  clk100_IBUF_BUFG                                                   | soc_uart_tx_fifo_consume[1]_i_1_n_1                                                | soc_int_rst                                           |                1 |              8 |
|  clk100_IBUF_BUFG                                                   | soc_uart_phy_rx_bitcount                                                           | soc_uart_phy_rx_bitcount[3]_i_1_n_1                   |                1 |              8 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/d_sel_o_reg[0]_0                                   | lm32_cpu/instruction_unit/icache/SR[0]                |                1 |              8 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/icache/state[3]_i_2_n_1                                  | lm32_cpu/instruction_unit/icache/SR[0]                |                1 |              8 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | p_0_out[3]                                            |                2 |              8 |
|  clk100_IBUF_BUFG                                                   | soc_uart_phy_sink_ready152_out                                                     | soc_uart_phy_tx_bitcount[3]_i_1_n_1                   |                1 |              8 |
|  clk100_IBUF_BUFG                                                   | csrbank1_ev_enable0_re                                                             | soc_int_rst                                           |                1 |              8 |
|  clk100_IBUF_BUFG                                                   | soc_uart_tx_fifo_wrport_we                                                         | soc_int_rst                                           |                1 |              8 |
|  clk100_IBUF_BUFG                                                   | soc_uart_rx_fifo_wrport_we                                                         | soc_int_rst                                           |                1 |              8 |
|  clk100_IBUF_BUFG                                                   | soc_uart_rx_fifo_consume[1]_i_1_n_1                                                | soc_int_rst                                           |                1 |              8 |
| ~Audio/i2s/Data_reg[15]_0                                           |                                                                                    |                                                       |                1 |              8 |
|  Audio/audvid_clockmanager/cm2/CLK                                  |                                                                                    |                                                       |                1 |              8 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | interface0_bank_bus_dat_r[4]_i_1_n_1                  |                2 |             10 |
| ~Video/video_clockmanager/cm1/TFT_SPI_CLK                           |                                                                                    |                                                       |                2 |             10 |
|  clk100_IBUF_BUFG                                                   | soc_uart_rx_fifo_level0[4]_i_1_n_1                                                 | soc_int_rst                                           |                3 |             10 |
|  clk100_IBUF_BUFG                                                   | csrbank0_Track1ControlRegisterCSR0_re                                              | soc_int_rst                                           |                1 |             10 |
|  clk100_IBUF_BUFG                                                   | soc_uart_tx_fifo_level0[4]_i_1_n_1                                                 | soc_int_rst                                           |                2 |             10 |
|  clk100_IBUF_BUFG                                                   | csrbank0_Track2ControlRegisterCSR0_re                                              | soc_int_rst                                           |                1 |             10 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_1 | lm32_cpu/load_store_unit/dcache/SR[0]                 |                2 |             12 |
| ~Audio/audvid_clockmanager/CLK                                      |                                                                                    |                                                       |                2 |             12 |
|  Video/video_clockmanager/cm1/MasterCLK                             |                                                                                    |                                                       |                4 |             14 |
|  clk100_IBUF_BUFG                                                   | soc_uart_phy_source_payload_data[7]_i_1_n_1                                        | soc_int_rst                                           |                1 |             16 |
|  clk100_IBUF_BUFG                                                   | soc_uart_phy_rx_reg                                                                | soc_int_rst                                           |                1 |             16 |
|  clk100_IBUF_BUFG                                                   | soc_uart_rx_fifo_syncfifo_re                                                       |                                                       |                2 |             16 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/icache/flush_set                                         | lm32_cpu/instruction_unit/icache/SR[0]                |                4 |             16 |
|  clk100_IBUF_BUFG                                                   | Audio/synthesizer1/E4/count[7]_i_1__0_n_1                                          |                                                       |                3 |             16 |
|  clk100_IBUF_BUFG                                                   | soc_uart_tx_fifo_syncfifo_re                                                       |                                                       |                2 |             16 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/flush_set                                          | lm32_cpu/instruction_unit/icache/SR[0]                |                2 |             16 |
|  Video/video_clockmanager/cm1/MasterCLK                             | Video/TilesPositionsRegister_reg_192_255_0_2_i_1_n_1                               |                                                       |                2 |             16 |
|  Video/video_clockmanager/cm1/MasterCLK                             | Video/TilesPositionsRegister_reg_0_63_0_2_i_1_n_1                                  |                                                       |                2 |             16 |
|  Video/video_clockmanager/cm1/MasterCLK                             | Video/TilesPositionsRegister_reg_128_191_0_2_i_1_n_1                               |                                                       |                2 |             16 |
|  Video/video_clockmanager/cm1/MasterCLK                             | Video/TilesPositionsRegister_reg_64_127_0_2_i_1_n_1                                |                                                       |                2 |             16 |
|  Video/video_clockmanager/cm1/MasterCLK                             | Video/TilesPositionsRegister_reg_256_319_0_2_i_1_n_1                               |                                                       |                2 |             16 |
|  n_0_2188_BUFG                                                      | Video/TilesWrite_XPosition                                                         |                                                       |                2 |             16 |
|  n_0_2188_BUFG                                                      | Video/TilesWrite_Started                                                           |                                                       |                3 |             16 |
|  n_0_2188_BUFG                                                      | Video/TilesWrite_Started                                                           | Video/TilesWrite_XPosition                            |                2 |             16 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | interface5_bank_bus_dat_r[7]_i_1_n_1                  |                2 |             16 |
|  Video/video_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk   |                                                                                    |                                                       |                1 |             16 |
|  Audio/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk    |                                                                                    |                                                       |                1 |             16 |
|  clk100_IBUF_BUFG                                                   | soc_uart_phy_tx_reg[7]_i_1_n_1                                                     | soc_int_rst                                           |                2 |             16 |
|  Video/video_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk |                                                                                    |                                                       |                1 |             16 |
|  n_0_2188_BUFG                                                      | Video/TilesWrite_TilePosition[0]_i_2_n_1                                           | Video/TilesWrite_TilePosition[0]_i_1_n_1              |                3 |             18 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/E[0]                                                     |                                                       |                4 |             20 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/p_4_in    |                                                       |                6 |             20 |
|  clk100_IBUF_BUFG                                                   | csrbank2_TilesControlRegisterCSR0_re                                               | soc_int_rst                                           |                2 |             28 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | p_1_out[13]                                           |                2 |             28 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/icache/i_adr_o_reg[11]                                   | lm32_cpu/instruction_unit/icache/SR[0]                |                6 |             30 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/d_adr_o_reg[11]                                    | lm32_cpu/instruction_unit/icache/SR[0]                |                4 |             30 |
|  clk100_IBUF_BUFG                                                   | soc_uart_rx_fifo_wrport_we                                                         |                                                       |                2 |             32 |
|  clk100_IBUF_BUFG                                                   | soc_uart_tx_fifo_wrport_we                                                         |                                                       |                2 |             32 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/icache_refill_data_reg[31]_0                             | lm32_cpu/load_store_unit/count_reg[0]                 |                5 |             40 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Buttons/button3/verificationCLk/counter[0]_i_1__1_n_1 |                6 |             42 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Buttons/button4/verificationCLk/counter[0]_i_1__2_n_1 |                6 |             42 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Buttons/button1/verificationCLk/clear                 |                6 |             42 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | Buttons/button2/verificationCLk/counter[0]_i_1__0_n_1 |                6 |             42 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/eba_reg[9][0]                                      | lm32_cpu/instruction_unit/icache/SR[0]                |                7 |             46 |
|  Video/tft_spi/spi/dataClk                                          |                                                                                    | Video/tft_spi/counter/count[24]_i_1_n_1               |                4 |             50 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/refill_address[31]_i_1_n_1                         |                                                       |                7 |             56 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_1                     |                                                       |               11 |             60 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/restart_address_reg[31]_0[0]                       | lm32_cpu/instruction_unit/icache/SR[0]                |                9 |             60 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | soc_uart_phy_phase_accumulator_rx[30]_i_1_n_1         |                8 |             62 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/im_reg[31][0]                                      | lm32_cpu/instruction_unit/icache/SR[0]                |               19 |             64 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/icache_refill_data[31]_i_1_n_1                           | lm32_cpu/instruction_unit/icache/SR[0]                |                9 |             64 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/mc_arithmetic/b                                                           | lm32_cpu/instruction_unit/icache/SR[0]                |                9 |             64 |
|  clk100_IBUF_BUFG                                                   | csrbank4_reload0_re                                                                | soc_int_rst                                           |                8 |             64 |
|  clk100_IBUF_BUFG                                                   | csrbank4_load0_re                                                                  | soc_int_rst                                           |                8 |             64 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | interface6_bank_bus_dat_r[31]_i_1_n_1                 |               11 |             64 |
|  clk100_IBUF_BUFG                                                   | soc_ctrl_bus_errors                                                                | soc_int_rst                                           |                8 |             64 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | interface3_bank_bus_dat_r[31]_i_1_n_1                 |               11 |             64 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | soc_uart_phy_phase_accumulator_tx[31]_i_1_n_1         |                8 |             64 |
|  clk100_IBUF_BUFG                                                   | csrbank3_scratch0_re                                                               | soc_int_rst                                           |                6 |             64 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | interface4_bank_bus_dat_r[31]_i_1_n_1                 |               11 |             64 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/wb_load_complete                                          | lm32_cpu/instruction_unit/icache/SR[0]                |                9 |             64 |
|  clk100_IBUF_BUFG                                                   | csrbank6_tuning_word0_re                                                           | soc_int_rst                                           |                9 |             64 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/d_dat_o_reg[0][0]                                  | lm32_cpu/instruction_unit/icache/SR[0]                |               10 |             64 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/mc_arithmetic/result_x[31]_i_1_n_1                                        | lm32_cpu/instruction_unit/icache/SR[0]                |               16 |             64 |
|  clk100_IBUF_BUFG                                                   | soc_timer0_update_value_re                                                         | soc_int_rst                                           |                5 |             64 |
|  clk100_IBUF_BUFG                                                   |                                                                                    |                                                       |               21 |             80 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_1                                           | lm32_cpu/instruction_unit/icache/SR[0]                |               25 |            140 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/instruction_unit/E[0]                                                     | lm32_cpu/instruction_unit/icache/SR[0]                |               25 |            184 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/reg_write_enable_q_w                               |                                                       |               12 |            192 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | soc_int_rst                                           |               49 |            274 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_1 | lm32_cpu/instruction_unit/icache/SR[0]                |               53 |            324 |
|  clk100_IBUF_BUFG                                                   |                                                                                    | lm32_cpu/instruction_unit/icache/SR[0]                |               64 |            372 |
|  clk100_IBUF_BUFG                                                   | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/p_4_in    | lm32_cpu/instruction_unit/icache/SR[0]                |               83 |            442 |
+---------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


