
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000354                       # Number of seconds simulated
sim_ticks                                   354460500                       # Number of ticks simulated
final_tick                               2269420710000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               46292752                       # Simulator instruction rate (inst/s)
host_op_rate                                 46291390                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              121627078                       # Simulator tick rate (ticks/s)
host_mem_usage                                1292956                       # Number of bytes of host memory used
host_seconds                                     2.91                       # Real time elapsed on the host
sim_insts                                   134904327                       # Number of instructions simulated
sim_ops                                     134904327                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       113344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        40384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        11136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        31296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        98624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data       246592                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            541376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       113344                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        11136                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        98624                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       223104                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       114112                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         114112                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         1771                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          631                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          174                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          489                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         1541                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data         3853                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               8459                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1783                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1783                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst    319764826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data    113930889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst     31416759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data     88291925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst    278236926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data    695682594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           1527323919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst    319764826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst     31416759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst    278236926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       629418511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      321931499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           321931499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      321931499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst    319764826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data    113930889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst     31416759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data     88291925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst    278236926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data    695682594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1849255418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                            0                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                          nan                       # Average gap between requests
system.mem_ctrls2.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.bytes_read::switch_cpus0.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus0.data       123200                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus1.data        35904                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus3.inst         1216                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus3.data       325120                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total            489600                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus0.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus3.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::total         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_written::writebacks       425024                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total         425024                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::switch_cpus0.inst           62                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus0.data         1925                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus1.data          561                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus3.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus3.data         5080                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               7650                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::writebacks         6641                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total              6641                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::switch_cpus0.inst     11194477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus0.data    347570463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus1.inst       541668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus1.data    101291963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus3.inst      3430566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus3.data    917224909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total           1381254047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus0.inst     11194477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus1.inst       541668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus3.inst      3430566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::total        15166711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::writebacks     1199072957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total          1199072957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::writebacks     1199072957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus0.inst     11194477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus0.data    347570463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus1.inst       541668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus1.data    101291963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus3.inst      3430566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus3.data    917224909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total          2580327004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                            0                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                          nan                       # Average gap between requests
system.mem_ctrls3.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138897000     91.90%     91.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12077000      7.99%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151138500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61896500     75.48%     75.48% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.52%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5001                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          501.338072                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              65740                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5001                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.145371                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    26.879104                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   474.458968                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.052498                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.926678                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.979176                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          495                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           129993                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          129993                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30607                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30607                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25617                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25617                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          515                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          515                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          578                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          578                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56224                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56224                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56224                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56224                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2813                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2813                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2224                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2224                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           97                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           97                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           33                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5037                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5037                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5037                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5037                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33420                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33420                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27841                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27841                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61261                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61261                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61261                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61261                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.084171                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.084171                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.079882                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.079882                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.158497                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.158497                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.054010                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.054010                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.082222                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082222                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.082222                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082222                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3133                       # number of writebacks
system.cpu0.dcache.writebacks::total             3133                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2501                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             368176                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2501                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           147.211515                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    32.764448                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   479.235552                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.063993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.936007                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334429                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334429                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163463                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163463                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163463                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163463                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163463                       # number of overall hits
system.cpu0.icache.overall_hits::total         163463                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2501                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2501                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2501                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2501                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2501                       # number of overall misses
system.cpu0.icache.overall_misses::total         2501                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       165964                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       165964                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       165964                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       165964                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       165964                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       165964                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.015070                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015070                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.015070                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015070                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.015070                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015070                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2501                       # number of writebacks
system.cpu0.icache.writebacks::total             2501                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               350182000     98.37%     98.37% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           355968000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.45%      5.45% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1017521500     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2050                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          456.779204                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              46116                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2050                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            22.495610                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    85.333950                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   371.445254                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.166668                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.725479                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.892147                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78578                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78578                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22275                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22275                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12724                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12724                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          440                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          440                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          431                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          431                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34999                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34999                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34999                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34999                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1515                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1515                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          725                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          725                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           37                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           45                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2240                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2240                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2240                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2240                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.063682                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.063682                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.053907                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.053907                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.077568                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.077568                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.094538                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.094538                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060152                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060152                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060152                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060152                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          759                       # number of writebacks
system.cpu1.dcache.writebacks::total              759                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1245                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             100552                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1245                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            80.764659                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   196.341022                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   315.658978                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.383479                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.616521                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           272977                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          272977                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134621                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134621                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134621                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134621                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134621                       # number of overall hits
system.cpu1.icache.overall_hits::total         134621                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1245                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1245                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1245                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1245                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1245                       # number of overall misses
system.cpu1.icache.overall_misses::total         1245                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009163                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009163                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009163                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009163                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009163                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009163                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1245                       # number of writebacks
system.cpu1.icache.writebacks::total             1245                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               355704500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           355869000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          283.967711                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   282.818217                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149495                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.552379                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.554624                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.539062                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               549641500     98.31%     98.31% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.33% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.67%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           559074500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         508549500     87.07%     87.07% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.93%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12584                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          491.173112                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158871                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12584                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.624841                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.794799                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   319.378314                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335537                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.623786                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.959322                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          457                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355278                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355278                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76106                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76106                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79957                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79957                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1157                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1157                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1181                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1181                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       156063                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          156063                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       156063                       # number of overall hits
system.cpu3.dcache.overall_hits::total         156063                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5752                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5752                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6917                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6917                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          131                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          131                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          101                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          101                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12669                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12669                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12669                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12669                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81858                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81858                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86874                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86874                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1282                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1282                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168732                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168732                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168732                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168732                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.070268                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.070268                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079621                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079621                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.101708                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.101708                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.078783                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.078783                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075084                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075084                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075084                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075084                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8172                       # number of writebacks
system.cpu3.dcache.writebacks::total             8172                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4278                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.998515                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             245386                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4278                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            57.359981                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.191057                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.807457                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.400764                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.599233                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906494                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906494                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446827                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446827                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446827                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446827                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446827                       # number of overall hits
system.cpu3.icache.overall_hits::total         446827                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4280                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4280                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4280                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4280                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4280                       # number of overall misses
system.cpu3.icache.overall_misses::total         4280                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451107                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451107                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451107                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451107                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451107                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451107                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009488                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009488                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009488                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009488                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009488                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009488                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4278                       # number of writebacks
system.cpu3.icache.writebacks::total             4278                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         15170                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests         7644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            1536                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         1536                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp               5411                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  2                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 2                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         3133                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         2501                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             1868                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              109                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             33                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             142                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2115                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2115                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           2501                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          2910                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         7503                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        15339                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  22842                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       320128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       522128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                  842256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            37109                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             52199                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.029426                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.168999                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   50663     97.06%     97.06% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    1536      2.94%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               1                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               52199                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests          6862                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests         3423                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            3192                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         3182                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp               2797                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  3                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 3                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty          759                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         1239                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             1276                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq               83                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             45                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             128                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq               642                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp              642                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           1245                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          1552                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu1.icache.mem_side::system.l2cache1.cpu_side         3729                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu1.dcache.mem_side::system.l2cache1.cpu_side         6685                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  10414                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu1.icache.mem_side::system.l2cache1.cpu_side       158976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu1.dcache.mem_side::system.l2cache1.cpu_side       189016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                  347992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            44696                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             51441                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.063063                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.243876                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   48207     93.71%     93.71% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    3224      6.27%     99.98% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      10      0.02%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               51441                       # Request fanout histogram
system.l2bus2.snoop_filter.tot_requests            10                       # Total number of requests made to the snoop filter.
system.l2bus2.snoop_filter.hit_single_requests            6                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus2.snoop_filter.tot_snoops            1829                       # Total number of snoops made to the snoop filter.
system.l2bus2.snoop_filter.hit_single_snoops         1829                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus2.trans_dist::ReadResp                  4                       # Transaction distribution
system.l2bus2.trans_dist::WriteReq                  1                       # Transaction distribution
system.l2bus2.trans_dist::WriteResp                 1                       # Transaction distribution
system.l2bus2.trans_dist::WritebackDirty            1                       # Transaction distribution
system.l2bus2.trans_dist::UpgradeReq                2                       # Transaction distribution
system.l2bus2.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.l2bus2.trans_dist::UpgradeResp               5                       # Transaction distribution
system.l2bus2.trans_dist::ReadSharedReq             4                       # Transaction distribution
system.l2bus2.pkt_count_system.cpu2.dcache.mem_side::system.l2cache2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count::total                     21                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu2.dcache.mem_side::system.l2cache2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size::total                     328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.snoops                            45405                       # Total snoops (count)
system.l2bus2.snoop_fanout::samples             45106                       # Request fanout histogram
system.l2bus2.snoop_fanout::mean             0.040549                       # Request fanout histogram
system.l2bus2.snoop_fanout::stdev            0.197245                       # Request fanout histogram
system.l2bus2.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus2.snoop_fanout::0                   43277     95.95%     95.95% # Request fanout histogram
system.l2bus2.snoop_fanout::1                    1829      4.05%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus2.snoop_fanout::max_value               1                       # Request fanout histogram
system.l2bus2.snoop_fanout::total               45106                       # Request fanout histogram
system.l2bus3.snoop_filter.tot_requests         34043                       # Total number of requests made to the snoop filter.
system.l2bus3.snoop_filter.hit_single_requests        17090                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus3.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus3.snoop_filter.tot_snoops            6723                       # Total number of snoops made to the snoop filter.
system.l2bus3.snoop_filter.hit_single_snoops         6707                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus3.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus3.trans_dist::ReadResp              10163                       # Transaction distribution
system.l2bus3.trans_dist::WriteReq                  4                       # Transaction distribution
system.l2bus3.trans_dist::WriteResp                 4                       # Transaction distribution
system.l2bus3.trans_dist::WritebackDirty         8172                       # Transaction distribution
system.l2bus3.trans_dist::WritebackClean         4273                       # Transaction distribution
system.l2bus3.trans_dist::CleanEvict             4401                       # Transaction distribution
system.l2bus3.trans_dist::UpgradeReq              126                       # Transaction distribution
system.l2bus3.trans_dist::SCUpgradeReq            101                       # Transaction distribution
system.l2bus3.trans_dist::UpgradeResp             227                       # Transaction distribution
system.l2bus3.trans_dist::ReadExReq              6791                       # Transaction distribution
system.l2bus3.trans_dist::ReadExResp             6791                       # Transaction distribution
system.l2bus3.trans_dist::ReadCleanReq           4280                       # Transaction distribution
system.l2bus3.trans_dist::ReadSharedReq          5883                       # Transaction distribution
system.l2bus3.pkt_count_system.cpu3.icache.mem_side::system.l2cache3.cpu_side        12833                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count_system.cpu3.dcache.mem_side::system.l2cache3.cpu_side        38383                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count::total                  51216                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu3.icache.mem_side::system.l2cache3.cpu_side       547392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu3.dcache.mem_side::system.l2cache3.cpu_side      1334176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size::total                 1881568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.snoops                            33205                       # Total snoops (count)
system.l2bus3.snoop_fanout::samples             67200                       # Request fanout histogram
system.l2bus3.snoop_fanout::mean             0.100804                       # Request fanout histogram
system.l2bus3.snoop_fanout::stdev            0.301860                       # Request fanout histogram
system.l2bus3.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus3.snoop_fanout::0                   60442     89.94%     89.94% # Request fanout histogram
system.l2bus3.snoop_fanout::1                    6742     10.03%     99.98% # Request fanout histogram
system.l2bus3.snoop_fanout::2                      16      0.02%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus3.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus3.snoop_fanout::total               67200                       # Request fanout histogram
system.l2cache0.tags.replacements                6297                       # number of replacements
system.l2cache0.tags.tagsinuse            3767.021802                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                  4568                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                6297                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                0.725425                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1778.212847                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst    30.735727                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data    53.919858                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   869.373834                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data  1034.779536                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.434134                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.007504                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.013164                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.212249                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.252632                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.919683                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3590                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         3579                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.876465                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              129935                       # Number of tag accesses
system.l2cache0.tags.data_accesses             129935                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         3133                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         3133                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         2501                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         2501                       # number of WritebackClean hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          232                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             232                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst          668                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total          668                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1056                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         1056                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst          668                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         1288                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               1956                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst          668                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         1288                       # number of overall hits
system.l2cache0.overall_hits::total              1956                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          109                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          109                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           33                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           33                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         1883                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          1883                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         1833                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         1833                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         1854                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         1854                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         1833                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         3737                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             5570                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         1833                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         3737                       # number of overall misses
system.l2cache0.overall_misses::total            5570                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         3133                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         3133                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         2501                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         2501                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          109                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2115                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2115                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         2501                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         2501                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         2910                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         2910                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         2501                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         5025                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total           7526                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         2501                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         5025                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total          7526                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.890307                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.890307                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.732907                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.732907                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.637113                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.637113                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.732907                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.743682                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.740101                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.732907                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.743682                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.740101                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           4337                       # number of writebacks
system.l2cache0.writebacks::total                4337                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                1298                       # number of replacements
system.l2cache1.tags.tagsinuse            3707.828110                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  3240                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                1298                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                2.496148                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   690.971543                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu1.inst  1587.760585                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu1.data   796.727614                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus1.inst   123.647367                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus1.data   508.721002                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.168694                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu1.inst     0.387637                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu1.data     0.194514                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus1.inst     0.030187                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus1.data     0.124199                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.905231                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3546                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         1400                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         2135                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.865723                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses               56960                       # Number of tag accesses
system.l2cache1.tags.data_accesses              56960                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks          759                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total          759                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         1239                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         1239                       # number of WritebackClean hits
system.l2cache1.ReadExReq_hits::switch_cpus1.data          118                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             118                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus1.inst         1068                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         1068                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus1.data          651                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total          651                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus1.inst         1068                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus1.data          769                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               1837                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus1.inst         1068                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus1.data          769                       # number of overall hits
system.l2cache1.overall_hits::total              1837                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus1.data           83                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total           83                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus1.data           45                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           45                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus1.data          524                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total           524                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus1.inst          177                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total          177                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus1.data          901                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total          901                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus1.inst          177                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus1.data         1425                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             1602                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus1.inst          177                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus1.data         1425                       # number of overall misses
system.l2cache1.overall_misses::total            1602                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks          759                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total          759                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         1239                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         1239                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus1.data           83                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total           83                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus1.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus1.data          642                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total          642                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus1.inst         1245                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         1245                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus1.data         1552                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         1552                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus1.inst         1245                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus1.data         2194                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total           3439                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus1.inst         1245                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus1.data         2194                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total          3439                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus1.data     0.816199                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.816199                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus1.inst     0.142169                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.142169                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus1.data     0.580541                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.580541                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus1.inst     0.142169                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus1.data     0.649499                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.465833                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus1.inst     0.142169                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus1.data     0.649499                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.465833                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks            219                       # number of writebacks
system.l2cache1.writebacks::total                 219                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache2.tags.replacements                   0                       # number of replacements
system.l2cache2.tags.tagsinuse            2649.535284                       # Cycle average of tags in use
system.l2cache2.tags.total_refs                     0                       # Total number of references to valid blocks.
system.l2cache2.tags.sampled_refs                   0                       # Sample count of references to valid blocks.
system.l2cache2.tags.avg_refs                     nan                       # Average number of references to valid blocks.
system.l2cache2.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache2.tags.occ_blocks::writebacks  1192.495230                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu2.inst          905                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu2.data   551.465283                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus2.data     0.574771                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_percent::writebacks     0.291137                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu2.inst     0.220947                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu2.data     0.134635                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus2.data     0.000140                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::total      0.646859                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_task_id_blocks::1024         2581                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::2         2420                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::3          159                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2cache2.tags.occ_task_id_percent::1024     0.630127                       # Percentage of cache occupancy per task id
system.l2cache2.tags.tag_accesses                  85                       # Number of tag accesses
system.l2cache2.tags.data_accesses                 85                       # Number of data accesses
system.l2cache2.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2cache2.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2cache2.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.l2cache2.ReadSharedReq_misses::switch_cpus2.data            4                       # number of ReadSharedReq misses
system.l2cache2.ReadSharedReq_misses::total            4                       # number of ReadSharedReq misses
system.l2cache2.demand_misses::switch_cpus2.data            4                       # number of demand (read+write) misses
system.l2cache2.demand_misses::total                4                       # number of demand (read+write) misses
system.l2cache2.overall_misses::switch_cpus2.data            4                       # number of overall misses
system.l2cache2.overall_misses::total               4                       # number of overall misses
system.l2cache2.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache2.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::switch_cpus2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::switch_cpus2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::total            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.demand_accesses::switch_cpus2.data            4                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::total              4                       # number of demand (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus2.data            4                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::total             4                       # number of overall (read+write) accesses
system.l2cache2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache2.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache2.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2cache2.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::total             1                       # miss rate for demand accesses
system.l2cache2.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::total            1                       # miss rate for overall accesses
system.l2cache2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache2.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache2.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache2.fast_writes                         0                       # number of fast writes performed
system.l2cache2.cache_copies                        0                       # number of cache copies performed
system.l2cache2.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache3.tags.replacements               10544                       # number of replacements
system.l2cache3.tags.tagsinuse            3701.476072                       # Cycle average of tags in use
system.l2cache3.tags.total_refs                 19636                       # Total number of references to valid blocks.
system.l2cache3.tags.sampled_refs               10544                       # Sample count of references to valid blocks.
system.l2cache3.tags.avg_refs                1.862291                       # Average number of references to valid blocks.
system.l2cache3.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache3.tags.occ_blocks::writebacks  1452.787384                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu3.inst   675.311158                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu3.data   444.984684                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus3.inst   391.995229                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus3.data   736.397617                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_percent::writebacks     0.354684                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu3.inst     0.164871                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu3.data     0.108639                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus3.inst     0.095702                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus3.data     0.179785                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::total      0.903681                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_task_id_blocks::1024         4040                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::0          990                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::1         2878                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2cache3.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2cache3.tags.tag_accesses              290568                       # Number of tag accesses
system.l2cache3.tags.data_accesses             290568                       # Number of data accesses
system.l2cache3.WritebackDirty_hits::writebacks         8172                       # number of WritebackDirty hits
system.l2cache3.WritebackDirty_hits::total         8172                       # number of WritebackDirty hits
system.l2cache3.WritebackClean_hits::writebacks         4273                       # number of WritebackClean hits
system.l2cache3.WritebackClean_hits::total         4273                       # number of WritebackClean hits
system.l2cache3.ReadExReq_hits::switch_cpus3.data          377                       # number of ReadExReq hits
system.l2cache3.ReadExReq_hits::total             377                       # number of ReadExReq hits
system.l2cache3.ReadCleanReq_hits::switch_cpus3.inst         2719                       # number of ReadCleanReq hits
system.l2cache3.ReadCleanReq_hits::total         2719                       # number of ReadCleanReq hits
system.l2cache3.ReadSharedReq_hits::switch_cpus3.data         2518                       # number of ReadSharedReq hits
system.l2cache3.ReadSharedReq_hits::total         2518                       # number of ReadSharedReq hits
system.l2cache3.demand_hits::switch_cpus3.inst         2719                       # number of demand (read+write) hits
system.l2cache3.demand_hits::switch_cpus3.data         2895                       # number of demand (read+write) hits
system.l2cache3.demand_hits::total               5614                       # number of demand (read+write) hits
system.l2cache3.overall_hits::switch_cpus3.inst         2719                       # number of overall hits
system.l2cache3.overall_hits::switch_cpus3.data         2895                       # number of overall hits
system.l2cache3.overall_hits::total              5614                       # number of overall hits
system.l2cache3.UpgradeReq_misses::switch_cpus3.data          126                       # number of UpgradeReq misses
system.l2cache3.UpgradeReq_misses::total          126                       # number of UpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::switch_cpus3.data          101                       # number of SCUpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::total          101                       # number of SCUpgradeReq misses
system.l2cache3.ReadExReq_misses::switch_cpus3.data         6414                       # number of ReadExReq misses
system.l2cache3.ReadExReq_misses::total          6414                       # number of ReadExReq misses
system.l2cache3.ReadCleanReq_misses::switch_cpus3.inst         1560                       # number of ReadCleanReq misses
system.l2cache3.ReadCleanReq_misses::total         1560                       # number of ReadCleanReq misses
system.l2cache3.ReadSharedReq_misses::switch_cpus3.data         3365                       # number of ReadSharedReq misses
system.l2cache3.ReadSharedReq_misses::total         3365                       # number of ReadSharedReq misses
system.l2cache3.demand_misses::switch_cpus3.inst         1560                       # number of demand (read+write) misses
system.l2cache3.demand_misses::switch_cpus3.data         9779                       # number of demand (read+write) misses
system.l2cache3.demand_misses::total            11339                       # number of demand (read+write) misses
system.l2cache3.overall_misses::switch_cpus3.inst         1560                       # number of overall misses
system.l2cache3.overall_misses::switch_cpus3.data         9779                       # number of overall misses
system.l2cache3.overall_misses::total           11339                       # number of overall misses
system.l2cache3.WritebackDirty_accesses::writebacks         8172                       # number of WritebackDirty accesses(hits+misses)
system.l2cache3.WritebackDirty_accesses::total         8172                       # number of WritebackDirty accesses(hits+misses)
system.l2cache3.WritebackClean_accesses::writebacks         4273                       # number of WritebackClean accesses(hits+misses)
system.l2cache3.WritebackClean_accesses::total         4273                       # number of WritebackClean accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::switch_cpus3.data          126                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::total          126                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::switch_cpus3.data          101                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::total          101                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::switch_cpus3.data         6791                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::total         6791                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::switch_cpus3.inst         4279                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::total         4279                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::switch_cpus3.data         5883                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::total         5883                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.demand_accesses::switch_cpus3.inst         4279                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::switch_cpus3.data        12674                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::total          16953                       # number of demand (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus3.inst         4279                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus3.data        12674                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::total         16953                       # number of overall (read+write) accesses
system.l2cache3.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache3.ReadExReq_miss_rate::switch_cpus3.data     0.944485                       # miss rate for ReadExReq accesses
system.l2cache3.ReadExReq_miss_rate::total     0.944485                       # miss rate for ReadExReq accesses
system.l2cache3.ReadCleanReq_miss_rate::switch_cpus3.inst     0.364571                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadCleanReq_miss_rate::total     0.364571                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadSharedReq_miss_rate::switch_cpus3.data     0.571987                       # miss rate for ReadSharedReq accesses
system.l2cache3.ReadSharedReq_miss_rate::total     0.571987                       # miss rate for ReadSharedReq accesses
system.l2cache3.demand_miss_rate::switch_cpus3.inst     0.364571                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::switch_cpus3.data     0.771580                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::total      0.668849                       # miss rate for demand accesses
system.l2cache3.overall_miss_rate::switch_cpus3.inst     0.364571                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::switch_cpus3.data     0.771580                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::total     0.668849                       # miss rate for overall accesses
system.l2cache3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache3.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache3.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache3.fast_writes                         0                       # number of fast writes performed
system.l2cache3.cache_copies                        0                       # number of cache copies performed
system.l2cache3.writebacks::writebacks           3900                       # number of writebacks
system.l2cache3.writebacks::total                3900                       # number of writebacks
system.l2cache3.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              7002                       # Transaction distribution
system.membus0.trans_dist::WriteReq                10                       # Transaction distribution
system.membus0.trans_dist::WriteResp               10                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         5543                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            3093                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             144                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           135                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            206                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             4734                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            4723                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         7002                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port         7651                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side         8832                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave            4                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        16487                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        16099                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        16115                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 32602                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       244544                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       389056                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       633616                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       471552                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       471616                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1105232                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           21259                       # Total snoops (count)
system.membus0.snoop_fanout::samples            42505                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.485543                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499797                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  21867     51.45%     51.45% # Request fanout histogram
system.membus0.snoop_fanout::3                  20638     48.55%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              42505                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              1078                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 3                       # Transaction distribution
system.membus1.trans_dist::WriteResp                3                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty          219                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            1058                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq              84                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            45                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            129                       # Transaction distribution
system.membus1.trans_dist::ReadExReq              523                       # Transaction distribution
system.membus1.trans_dist::ReadExResp             523                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         1078                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         4743                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total         4743                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                  4743                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       116504                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       116504                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 116504                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           43722                       # Total snoops (count)
system.membus1.snoop_fanout::samples            46288                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.934972                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.246577                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                   3010      6.50%      6.50% # Request fanout histogram
system.membus1.snoop_fanout::2                  43278     93.50%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              46288                       # Request fanout histogram
system.membus2.trans_dist::ReadResp                 4                       # Transaction distribution
system.membus2.trans_dist::WriteReq                 1                       # Transaction distribution
system.membus2.trans_dist::WriteResp                1                       # Transaction distribution
system.membus2.trans_dist::UpgradeReq               2                       # Transaction distribution
system.membus2.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.membus2.trans_dist::UpgradeResp              5                       # Transaction distribution
system.membus2.trans_dist::ReadSharedReq            4                       # Transaction distribution
system.membus2.pkt_count_system.l2cache2.mem_side::system.numa_caches_downward2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.l2cache2.mem_side::total           20                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count::total                    20                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::system.numa_caches_downward2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::total          264                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size::total                    264                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.snoops                           46624                       # Total snoops (count)
system.membus2.snoop_fanout::samples            45105                       # Request fanout histogram
system.membus2.snoop_fanout::mean            1.999778                       # Request fanout histogram
system.membus2.snoop_fanout::stdev           0.014888                       # Request fanout histogram
system.membus2.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus2.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus2.snoop_fanout::1                     10      0.02%      0.02% # Request fanout histogram
system.membus2.snoop_fanout::2                  45095     99.98%    100.00% # Request fanout histogram
system.membus2.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus2.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus2.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus2.snoop_fanout::total              45105                       # Request fanout histogram
system.membus3.trans_dist::ReadResp              5435                       # Transaction distribution
system.membus3.trans_dist::WriteReq                 4                       # Transaction distribution
system.membus3.trans_dist::WriteResp                4                       # Transaction distribution
system.membus3.trans_dist::WritebackDirty         7851                       # Transaction distribution
system.membus3.trans_dist::CleanEvict            6197                       # Transaction distribution
system.membus3.trans_dist::UpgradeReq             275                       # Transaction distribution
system.membus3.trans_dist::SCUpgradeReq           131                       # Transaction distribution
system.membus3.trans_dist::UpgradeResp            285                       # Transaction distribution
system.membus3.trans_dist::ReadExReq             8590                       # Transaction distribution
system.membus3.trans_dist::ReadExResp            8458                       # Transaction distribution
system.membus3.trans_dist::ReadSharedReq         5435                       # Transaction distribution
system.membus3.pkt_count_system.l2cache3.mem_side::system.mem_ctrls3.port        16399                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.l2cache3.mem_side::system.numa_caches_downward3.cpu_side        16435                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.l2cache3.mem_side::total        32834                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.numa_caches_upward3.mem_side::system.mem_ctrls3.port         9831                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.numa_caches_upward3.mem_side::total         9831                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count::total                 42665                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::system.mem_ctrls3.port       542976                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::system.numa_caches_downward3.cpu_side       431008                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::total       973984                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.numa_caches_upward3.mem_side::system.mem_ctrls3.port       417664                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.numa_caches_upward3.mem_side::total       417664                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size::total                1391648                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.snoops                           15421                       # Total snoops (count)
system.membus3.snoop_fanout::samples            44036                       # Request fanout histogram
system.membus3.snoop_fanout::mean            1.349214                       # Request fanout histogram
system.membus3.snoop_fanout::stdev           0.476727                       # Request fanout histogram
system.membus3.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus3.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus3.snoop_fanout::1                  28658     65.08%     65.08% # Request fanout histogram
system.membus3.snoop_fanout::2                  15378     34.92%    100.00% # Request fanout histogram
system.membus3.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus3.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus3.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus3.snoop_fanout::total              44036                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         4366                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    13.731895                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           25                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         4366                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.005726                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    13.260210                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu0.data     0.000252                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.072213                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.399221                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.828763                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu0.data     0.000016                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.004513                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.024951                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.858243                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses        57582                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses        57582                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         3760                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         3760                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data           63                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total           63                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           12                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           12                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         1685                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         1685                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst           62                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data          571                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total          633                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst           62                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         2256                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         2318                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst           62                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         2256                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         2318                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         3760                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         3760                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data           63                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total           63                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         1686                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         1686                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst           62                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data          571                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total          633                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst           62                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         2257                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         2319                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst           62                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         2257                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         2319                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.999407                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999407                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999557                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999569                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999557                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999569                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         3758                       # number of writebacks
system.numa_caches_downward0.writebacks::total         3758                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         1183                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.149767                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          105                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         1183                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.088757                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.404432                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu1.inst     1.416110                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu1.data     0.708045                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus1.inst     6.113702                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus1.data     4.507478                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.087777                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu1.inst     0.088507                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu1.data     0.044253                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus1.inst     0.382106                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus1.data     0.281717                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.884360                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        25876                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        25876                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          219                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          219                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus1.data           84                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           84                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus1.data           45                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           45                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus1.data          523                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          523                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus1.inst          177                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus1.data          901                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         1078                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus1.inst          177                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus1.data         1424                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         1601                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus1.inst          177                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus1.data         1424                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         1601                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          219                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          219                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus1.data           84                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           84                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus1.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           45                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus1.data          523                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          523                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus1.inst          177                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus1.data          901                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         1078                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus1.inst          177                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus1.data         1424                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         1601                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus1.inst          177                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus1.data         1424                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         1601                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          219                       # number of writebacks
system.numa_caches_downward1.writebacks::total          219                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward2.tags.replacements            1                       # number of replacements
system.numa_caches_downward2.tags.tagsinuse    13.162426                       # Cycle average of tags in use
system.numa_caches_downward2.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_downward2.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_downward2.tags.avg_refs            0                       # Average number of references to valid blocks.
system.numa_caches_downward2.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward2.tags.occ_blocks::writebacks     1.587655                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::cpu2.inst           10                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::cpu2.data            1                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus2.data     0.574771                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_percent::writebacks     0.099228                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::cpu2.inst     0.625000                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::cpu2.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus2.data     0.035923                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::total     0.822652                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward2.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward2.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward2.tags.tag_accesses           76                       # Number of tag accesses
system.numa_caches_downward2.tags.data_accesses           76                       # Number of data accesses
system.numa_caches_downward2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.numa_caches_downward2.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus2.data            4                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::total            4                       # number of ReadSharedReq misses
system.numa_caches_downward2.demand_misses::switch_cpus2.data            4                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::total            4                       # number of demand (read+write) misses
system.numa_caches_downward2.overall_misses::switch_cpus2.data            4                       # number of overall misses
system.numa_caches_downward2.overall_misses::total            4                       # number of overall misses
system.numa_caches_downward2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::switch_cpus2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::total            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.demand_accesses::switch_cpus2.data            4                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::total            4                       # number of demand (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus2.data            4                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::total            4                       # number of overall (read+write) accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward2.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward2.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward2.writebacks::writebacks            1                       # number of writebacks
system.numa_caches_downward2.writebacks::total            1                       # number of writebacks
system.numa_caches_downward2.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward3.tags.replacements         3772                       # number of replacements
system.numa_caches_downward3.tags.tagsinuse    14.485781                       # Cycle average of tags in use
system.numa_caches_downward3.tags.total_refs           91                       # Total number of references to valid blocks.
system.numa_caches_downward3.tags.sampled_refs         3772                       # Sample count of references to valid blocks.
system.numa_caches_downward3.tags.avg_refs     0.024125                       # Average number of references to valid blocks.
system.numa_caches_downward3.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward3.tags.occ_blocks::writebacks     4.866661                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::cpu3.inst     3.281689                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::cpu3.data     0.486956                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus3.inst     2.743064                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus3.data     3.107411                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_percent::writebacks     0.304166                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::cpu3.inst     0.205106                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::cpu3.data     0.030435                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus3.inst     0.171442                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus3.data     0.194213                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::total     0.905361                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward3.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward3.tags.tag_accesses        93317                       # Number of tag accesses
system.numa_caches_downward3.tags.data_accesses        93317                       # Number of data accesses
system.numa_caches_downward3.WritebackDirty_hits::writebacks         1210                       # number of WritebackDirty hits
system.numa_caches_downward3.WritebackDirty_hits::total         1210                       # number of WritebackDirty hits
system.numa_caches_downward3.ReadExReq_hits::switch_cpus3.data           16                       # number of ReadExReq hits
system.numa_caches_downward3.ReadExReq_hits::total           16                       # number of ReadExReq hits
system.numa_caches_downward3.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward3.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward3.demand_hits::switch_cpus3.data           17                       # number of demand (read+write) hits
system.numa_caches_downward3.demand_hits::total           17                       # number of demand (read+write) hits
system.numa_caches_downward3.overall_hits::switch_cpus3.data           17                       # number of overall hits
system.numa_caches_downward3.overall_hits::total           17                       # number of overall hits
system.numa_caches_downward3.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.numa_caches_downward3.UpgradeReq_misses::total            6                       # number of UpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::switch_cpus3.data           72                       # number of SCUpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::total           72                       # number of SCUpgradeReq misses
system.numa_caches_downward3.ReadExReq_misses::switch_cpus3.data         2852                       # number of ReadExReq misses
system.numa_caches_downward3.ReadExReq_misses::total         2852                       # number of ReadExReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus3.inst         1541                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus3.data         1114                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::total         2655                       # number of ReadSharedReq misses
system.numa_caches_downward3.demand_misses::switch_cpus3.inst         1541                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::switch_cpus3.data         3966                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::total         5507                       # number of demand (read+write) misses
system.numa_caches_downward3.overall_misses::switch_cpus3.inst         1541                       # number of overall misses
system.numa_caches_downward3.overall_misses::switch_cpus3.data         3966                       # number of overall misses
system.numa_caches_downward3.overall_misses::total         5507                       # number of overall misses
system.numa_caches_downward3.WritebackDirty_accesses::writebacks         1210                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward3.WritebackDirty_accesses::total         1210                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward3.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::switch_cpus3.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::total           72                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.ReadExReq_accesses::switch_cpus3.data         2868                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward3.ReadExReq_accesses::total         2868                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus3.inst         1541                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus3.data         1115                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::total         2656                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.demand_accesses::switch_cpus3.inst         1541                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::switch_cpus3.data         3983                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::total         5524                       # number of demand (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus3.inst         1541                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus3.data         3983                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::total         5524                       # number of overall (read+write) accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.ReadExReq_miss_rate::switch_cpus3.data     0.994421                       # miss rate for ReadExReq accesses
system.numa_caches_downward3.ReadExReq_miss_rate::total     0.994421                       # miss rate for ReadExReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus3.data     0.999103                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::total     0.999623                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus3.data     0.995732                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::total     0.996923                       # miss rate for demand accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus3.data     0.995732                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::total     0.996923                       # miss rate for overall accesses
system.numa_caches_downward3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward3.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward3.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward3.writebacks::writebacks         1190                       # number of writebacks
system.numa_caches_downward3.writebacks::total         1190                       # number of writebacks
system.numa_caches_downward3.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         4481                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.413220                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           53                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         4481                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.011828                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     4.126116                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu2.inst     2.302495                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu2.data     0.177426                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus1.inst     0.834389                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus1.data     1.999371                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     2.892497                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     3.080926                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.257882                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu2.inst     0.143906                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu2.data     0.011089                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus1.inst     0.052149                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus1.data     0.124961                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.180781                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.192558                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.963326                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        87491                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        87491                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         1217                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         1217                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus3.data            2                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            3                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            3                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            3                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus1.data           12                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           14                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus1.data           25                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data           18                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           43                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data         2842                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         2847                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus1.inst          174                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus1.data          555                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst         1541                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data         1045                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         3315                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus1.inst          174                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus1.data          560                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst         1541                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data         3887                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         6162                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus1.inst          174                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus1.data          560                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst         1541                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data         3887                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         6162                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         1217                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         1217                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           43                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data         2844                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         2849                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus1.inst          174                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus1.data          555                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst         1541                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data         1046                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         3316                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus1.inst          174                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus1.data          560                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst         1541                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data         3890                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         6165                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus1.inst          174                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus1.data          560                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst         1541                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data         3890                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         6165                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data     0.999297                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.999298                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.999044                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999698                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.999229                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999513                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.999229                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999513                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         1206                       # number of writebacks
system.numa_caches_upward0.writebacks::total         1206                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements            0                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse            0                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.tag_accesses            0                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses            0                       # Number of data accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward2.tags.replacements            0                       # number of replacements
system.numa_caches_upward2.tags.tagsinuse            0                       # Cycle average of tags in use
system.numa_caches_upward2.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward2.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward2.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward2.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward2.tags.tag_accesses            0                       # Number of tag accesses
system.numa_caches_upward2.tags.data_accesses            0                       # Number of data accesses
system.numa_caches_upward2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward2.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward2.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward2.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward3.tags.replacements         4441                       # number of replacements
system.numa_caches_upward3.tags.tagsinuse    12.924348                       # Cycle average of tags in use
system.numa_caches_upward3.tags.total_refs           18                       # Total number of references to valid blocks.
system.numa_caches_upward3.tags.sampled_refs         4441                       # Sample count of references to valid blocks.
system.numa_caches_upward3.tags.avg_refs     0.004053                       # Average number of references to valid blocks.
system.numa_caches_upward3.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward3.tags.occ_blocks::writebacks    11.502705                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus0.inst     0.074620                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus0.data     0.330238                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus1.inst     0.089935                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus1.data     0.926849                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_percent::writebacks     0.718919                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus0.inst     0.004664                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus0.data     0.020640                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus1.inst     0.005621                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus1.data     0.057928                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::total     0.807772                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_upward3.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.numa_caches_upward3.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_upward3.tags.tag_accesses        62366                       # Number of tag accesses
system.numa_caches_upward3.tags.data_accesses        62366                       # Number of data accesses
system.numa_caches_upward3.WritebackDirty_hits::writebacks         3951                       # number of WritebackDirty hits
system.numa_caches_upward3.WritebackDirty_hits::total         3951                       # number of WritebackDirty hits
system.numa_caches_upward3.ReadExReq_hits::switch_cpus0.data            1                       # number of ReadExReq hits
system.numa_caches_upward3.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.numa_caches_upward3.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_upward3.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus1.data            1                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_upward3.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus1.data            1                       # number of overall hits
system.numa_caches_upward3.overall_hits::total            2                       # number of overall hits
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus0.data            7                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus1.data           13                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::total           22                       # number of UpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus1.data            8                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::total           14                       # number of SCUpgradeReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus0.data         1555                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus1.data          511                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::total         2066                       # number of ReadExReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus0.inst           62                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus0.data          378                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus1.inst            3                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus1.data           67                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::total          510                       # number of ReadSharedReq misses
system.numa_caches_upward3.demand_misses::switch_cpus0.inst           62                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus0.data         1933                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus1.inst            3                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus1.data          578                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::total         2576                       # number of demand (read+write) misses
system.numa_caches_upward3.overall_misses::switch_cpus0.inst           62                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus0.data         1933                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus1.inst            3                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus1.data          578                       # number of overall misses
system.numa_caches_upward3.overall_misses::total         2576                       # number of overall misses
system.numa_caches_upward3.WritebackDirty_accesses::writebacks         3951                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward3.WritebackDirty_accesses::total         3951                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus0.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::total           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::total           14                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus0.data         1556                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus1.data          512                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::total         2068                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus0.inst           62                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus0.data          378                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus1.data           67                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::total          510                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.demand_accesses::switch_cpus0.inst           62                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus0.data         1934                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus1.inst            3                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus1.data          579                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::total         2578                       # number of demand (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus0.inst           62                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus0.data         1934                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus1.inst            3                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus1.data          579                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::total         2578                       # number of overall (read+write) accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus0.data     0.999357                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus1.data     0.998047                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::total     0.999033                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus0.data     0.999483                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus1.data     0.998273                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::total     0.999224                       # miss rate for demand accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus0.data     0.999483                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus1.data     0.998273                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::total     0.999224                       # miss rate for overall accesses
system.numa_caches_upward3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward3.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward3.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward3.writebacks::writebacks         3951                       # number of writebacks
system.numa_caches_upward3.writebacks::total         3951                       # number of writebacks
system.numa_caches_upward3.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33918                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8138                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28434                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4590                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62352                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12728                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301583                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165852                       # Number of instructions committed
system.switch_cpus0.committedOps               165852                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160045                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17150                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160045                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220665                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112821                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62616                       # number of memory refs
system.switch_cpus0.num_load_insts              34122                       # Number of load instructions
system.switch_cpus0.num_store_insts             28494                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230940.476941                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70642.523059                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234239                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765761                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22547                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2863      1.73%      1.73% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95821     57.74%     59.46% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35082     21.14%     80.71% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28774     17.34%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            165964                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4538434366                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3667847729.044964                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      870586636.955035                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191825                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808175                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4538434252                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4536071954.601188                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2362297.398812                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000521                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999479                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82678                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88097                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170775                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4538841421                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450624                       # Number of instructions committed
system.switch_cpus3.committedOps               450624                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433680                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46906                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433680                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624000                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294534                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171889                       # number of memory refs
system.switch_cpus3.num_load_insts              83518                       # Number of load instructions
system.switch_cpus3.num_store_insts             88371                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1649678164.082834                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2889163256.917166                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636542                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363458                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58287                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256282     56.81%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85778     19.02%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88438     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451107                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           4370                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              8                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             8                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         5168                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         2990                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          155                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          132                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          287                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          5060                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         5060                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4370                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward3.cpu_side         8717                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total         8717                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         2578                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward3.cpu_side         2002                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total         4580                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward0.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward3.cpu_side           13                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::total           21                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::system.numa_caches_upward0.cpu_side        14290                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::total        14290                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              27608                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward3.cpu_side       388864                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       388864                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        59032                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward3.cpu_side        57472                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       116504                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward0.cpu_side          136                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward3.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::total          328                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::system.numa_caches_upward0.cpu_side       428640                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::total       428640                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              934336                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        26619                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         45105                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         3.551092                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.497388                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::2                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::3               20248     44.89%     44.89% # Request fanout histogram
system.system_bus.snoop_fanout::4               24857     55.11%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            3                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            4                       # Request fanout histogram
system.system_bus.snoop_fanout::total           45105                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.453464                       # Number of seconds simulated
sim_ticks                                453464158500                       # Number of ticks simulated
final_tick                               2723242495500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 491560                       # Simulator instruction rate (inst/s)
host_op_rate                                   491560                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              215124099                       # Simulator tick rate (ticks/s)
host_mem_usage                                1298076                       # Number of bytes of host memory used
host_seconds                                  2107.92                       # Real time elapsed on the host
sim_insts                                  1036168175                       # Number of instructions simulated
sim_ops                                    1036168175                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        10624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst       125888                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        38848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst     41085056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data     31874496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        46912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        10240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          73202048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst       125888                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst     41085056                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        46912                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     41267840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     13521216                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       13521216                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst          156                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          166                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         1967                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          607                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst       641954                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data       498039                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          733                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          160                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1143782                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       211269                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            211269                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst        22017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data        23429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       277614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data        85669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     90602653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     70291103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       103452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data        22582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            161428520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst        22017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       277614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     90602653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       103452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        91005737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       29817607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            29817607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       29817607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst        22017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data        23429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       277614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data        85669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     90602653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     70291103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       103452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data        22582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           191246127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.bytes_read::switch_cpus2.data    218710592                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::tsunami.ide     98619392                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total         317329984                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::writebacks    218673920                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total      218673920                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::switch_cpus2.data      3417353                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::tsunami.ide      1540928                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total            4958281                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::writebacks      3416780                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total           3416780                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::switch_cpus2.data    482310648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::tsunami.ide      217480015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            699790663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::writebacks      482229777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total           482229777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::writebacks      482229777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::switch_cpus2.data    482310648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::tsunami.ide     217480015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total          1182020440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                            0                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                          nan                       # Average gap between requests
system.mem_ctrls2.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.bytes_read::switch_cpus0.data         7296                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus1.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus1.data       152384                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus2.inst       291328                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus2.data   1263892992                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus3.data        21952                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::tsunami.ide     94994368                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total        1359364032                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus1.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus2.inst       291328                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::total       295040                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_written::writebacks    845116480                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total      845116480                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::switch_cpus0.data          114                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus1.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus1.data         2381                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus2.inst         4552                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus2.data     19748328                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus3.data          343                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::tsunami.ide      1484287                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total           21240063                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::writebacks     13204945                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total          13204945                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::switch_cpus0.data        16089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus1.inst         8186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus1.data       336044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus2.inst       642450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus2.data   2787194905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus3.data        48410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::tsunami.ide      209485946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total           2997732029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus1.inst         8186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus2.inst       642450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::total          650636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::writebacks     1863689697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total          1863689697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::writebacks     1863689697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus0.data        16089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus1.inst         8186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus1.data       336044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus2.inst       642450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus2.data   2787194905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus3.data        48410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::tsunami.ide     209485946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total          4861421726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                            0                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                          nan                       # Average gap between requests
system.mem_ctrls3.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     467                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      9702                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2156     24.58%     24.58% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72      0.82%     25.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    464      5.29%     30.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     30.70% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   6079     69.30%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                8772                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2156     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72      1.48%     45.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     464      9.57%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2156     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4849                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            453259508500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               22736000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              384353500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        453672162500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.354664                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.552782                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 7700     84.02%     84.02% # number of callpals executed
system.cpu0.kern.callpal::rdps                    930     10.15%     94.16% # number of callpals executed
system.cpu0.kern.callpal::rti                     535      5.84%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  9165                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              537                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             3046                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          480.637899                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              29869                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             3046                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.805975                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   480.637899                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.938746                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.938746                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           742618                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          742618                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       231918                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         231918                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       125971                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        125971                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2833                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2833                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         2635                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2635                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       357889                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          357889                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       357889                       # number of overall hits
system.cpu0.dcache.overall_hits::total         357889                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         3036                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3036                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         1953                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1953                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          490                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          490                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          613                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          613                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         4989                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4989                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         4989                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4989                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       234954                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       234954                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       127924                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       127924                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         3323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         3248                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3248                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       362878                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       362878                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       362878                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       362878                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012922                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012922                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.015267                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.015267                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.147457                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.147457                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.188732                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.188732                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.013748                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.013748                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.013748                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.013748                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1186                       # number of writebacks
system.cpu0.dcache.writebacks::total             1186                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             4474                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             243580                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             4474                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            54.443451                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     1.002079                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   510.997921                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.001957                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.998043                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2143234                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2143234                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1064906                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1064906                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1064906                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1064906                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1064906                       # number of overall hits
system.cpu0.icache.overall_hits::total        1064906                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4474                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4474                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4474                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4474                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4474                       # number of overall misses
system.cpu0.icache.overall_misses::total         4474                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1069380                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1069380                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1069380                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1069380                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1069380                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1069380                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004184                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004184                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004184                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004184                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004184                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004184                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         4474                       # number of writebacks
system.cpu0.icache.writebacks::total             4474                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     466                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      8815                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2059     27.16%     27.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    464      6.12%     33.28% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.01%     33.30% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   5056     66.70%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                7580                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2059     44.94%     44.94% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     464     10.13%     55.06% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.02%     55.09% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2058     44.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 4582                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            452603742000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               22736000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              252891500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        452879534000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.407041                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.604485                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.17%      0.19% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.02%      0.21% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 6630     82.15%     82.36% # number of callpals executed
system.cpu1.kern.callpal::rdps                    928     11.50%     93.85% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     93.87% # number of callpals executed
system.cpu1.kern.callpal::rti                     485      6.01%     99.88% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.11%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  8071                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                466                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.002146                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.080769                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65417500     45.09%     45.09% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            79650500     54.91%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             7065                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          483.699809                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             116039                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             7065                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.424487                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   483.699809                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.944726                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.944726                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           718849                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          718849                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       214604                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         214604                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       127486                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        127486                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1924                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1924                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1858                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1858                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       342090                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          342090                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       342090                       # number of overall hits
system.cpu1.dcache.overall_hits::total         342090                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6099                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6099                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2857                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2857                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          118                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          118                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          182                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8956                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8956                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8956                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8956                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       220703                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       220703                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       130343                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       130343                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2040                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2040                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       351046                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       351046                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       351046                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       351046                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.027634                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027634                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.021919                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.021919                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.057786                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.057786                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.089216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.089216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.025512                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025512                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.025512                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025512                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3558                       # number of writebacks
system.cpu1.dcache.writebacks::total             3558                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             6143                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             602027                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6143                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            98.002116                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.000172                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999828                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2076671                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2076671                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1029121                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1029121                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1029121                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1029121                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1029121                       # number of overall hits
system.cpu1.icache.overall_hits::total        1029121                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         6143                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6143                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         6143                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6143                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         6143                       # number of overall misses
system.cpu1.icache.overall_misses::total         6143                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1035264                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1035264                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1035264                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1035264                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1035264                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1035264                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.005934                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005934                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.005934                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005934                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.005934                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005934                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         6143                       # number of writebacks
system.cpu1.icache.writebacks::total             6143                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    5527                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    560642                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  152880     43.30%     43.30% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                   1822      0.52%     43.81% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    464      0.13%     43.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     43.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 197919     56.05%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              353086                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   149039     49.62%     49.62% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                    1822      0.61%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     464      0.15%     50.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  149038     49.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               300364                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            428793242500     94.52%     94.52% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              130273000      0.03%     94.54% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               22736000      0.01%     94.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.00%     94.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            24725844000      5.45%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        453672207500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.974876                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.753025                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.850682                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         9      7.09%      7.09% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      2.36%      9.45% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.79%     10.24% # number of syscalls executed
system.cpu2.kern.syscall::17                        4      3.15%     13.39% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.79%     14.17% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.79%     14.96% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.79%     15.75% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.79%     16.54% # number of syscalls executed
system.cpu2.kern.syscall::71                      102     80.31%     96.85% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      0.79%     97.64% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.79%     98.43% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.79%     99.21% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.79%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   127                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  229      0.06%      0.06% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.00%      0.07% # number of callpals executed
system.cpu2.kern.callpal::swpipl               315372     86.91%     86.98% # number of callpals executed
system.cpu2.kern.callpal::rdps                  11380      3.14%     90.11% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     90.11% # number of callpals executed
system.cpu2.kern.callpal::rti                   35427      9.76%     99.87% # number of callpals executed
system.cpu2.kern.callpal::callsys                 142      0.04%     99.91% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     99.91% # number of callpals executed
system.cpu2.kern.callpal::rdunique                311      0.09%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                362874                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            35655                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              29588                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              29587                      
system.cpu2.kern.mode_good::user                29588                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.829813                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.906994                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      175977500500     38.72%     38.72% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        278471478500     61.28%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     229                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         25463786                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.925126                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          234295117                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         25463786                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.201111                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.081160                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.843966                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000159                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999695                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999854                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          183                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        545264977                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       545264977                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     91064291                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       91064291                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    142110664                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     142110664                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       579085                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       579085                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       678710                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       678710                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    233174955                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       233174955                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    233174955                       # number of overall hits
system.cpu2.dcache.overall_hits::total      233174955                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     11104090                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     11104090                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     14262556                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     14262556                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        99861                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        99861                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          223                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          223                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     25366646                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      25366646                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     25366646                       # number of overall misses
system.cpu2.dcache.overall_misses::total     25366646                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    102168381                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    102168381                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    156373220                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    156373220                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       678946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       678946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       678933                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       678933                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    258541601                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    258541601                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    258541601                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    258541601                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.108684                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.108684                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.091208                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.091208                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.147082                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.147082                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000328                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000328                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.098114                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.098114                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.098114                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.098114                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     14872694                       # number of writebacks
system.cpu2.dcache.writebacks::total         14872694                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          1839101                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          885804980                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1839101                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           481.651078                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.147746                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.852254                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000289                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999711                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1797486551                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1797486551                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    895984624                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      895984624                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    895984624                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       895984624                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    895984624                       # number of overall hits
system.cpu2.icache.overall_hits::total      895984624                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      1839101                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1839101                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      1839101                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1839101                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      1839101                       # number of overall misses
system.cpu2.icache.overall_misses::total      1839101                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    897823725                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    897823725                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    897823725                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    897823725                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    897823725                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    897823725                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.002048                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002048                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.002048                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002048                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.002048                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002048                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      1839101                       # number of writebacks
system.cpu2.icache.writebacks::total          1839101                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     469                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      8260                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1933     26.39%     26.39% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    464      6.34%     32.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.04%     32.77% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   4924     67.23%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                7324                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1933     44.62%     44.62% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     464     10.71%     55.33% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.07%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1932     44.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 4332                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            452819018000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               22736000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              245171500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        453087277000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.392364                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.591480                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.04%      0.04% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 6392     82.03%     82.07% # number of callpals executed
system.cpu3.kern.callpal::rdps                    931     11.95%     94.02% # number of callpals executed
system.cpu3.kern.callpal::rti                     466      5.98%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  7792                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              469                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2341                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          441.519445                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              13590                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2341                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.805211                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   441.519445                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.862343                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.862343                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           519065                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          519065                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       161049                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         161049                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        89125                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         89125                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1436                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1436                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1301                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1301                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       250174                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          250174                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       250174                       # number of overall hits
system.cpu3.dcache.overall_hits::total         250174                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         3591                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3591                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          820                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          820                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           35                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          160                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         4411                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          4411                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         4411                       # number of overall misses
system.cpu3.dcache.overall_misses::total         4411                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       164640                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       164640                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        89945                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        89945                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1461                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1461                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       254585                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       254585                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       254585                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       254585                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021811                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021811                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.009117                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.009117                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.023793                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.023793                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.109514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.109514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.017326                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.017326                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.017326                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.017326                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          581                       # number of writebacks
system.cpu3.dcache.writebacks::total              581                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4398                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             154962                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4398                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            35.234652                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1539138                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1539138                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       762972                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         762972                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       762972                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          762972                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       762972                       # number of overall hits
system.cpu3.icache.overall_hits::total         762972                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4398                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4398                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4398                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4398                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4398                       # number of overall misses
system.cpu3.icache.overall_misses::total         4398                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       767370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       767370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       767370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       767370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       767370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       767370                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.005731                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005731                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.005731                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005731                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.005731                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005731                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4398                       # number of writebacks
system.cpu3.icache.writebacks::total             4398                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages               23651                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                193970176                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                      23705                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                25194                       # Transaction distribution
system.iobus.trans_dist::ReadResp               25194                       # Transaction distribution
system.iobus.trans_dist::WriteReq             3064254                       # Transaction distribution
system.iobus.trans_dist::WriteResp            3064254                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        14808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio         1356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        87456                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       104918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      6073978                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      6073978                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 6178896                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        59232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         5424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        49194                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       115003                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side    194019816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total    194019816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                194134819                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements              3036989                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs              3036989                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses             27332901                       # Number of tag accesses
system.iocache.tags.data_accesses            27332901                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide         6205                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             6205                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide      3030784                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total      3030784                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         6205                       # number of demand (read+write) misses
system.iocache.demand_misses::total              6205                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         6205                       # number of overall misses
system.iocache.overall_misses::total             6205                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide         6205                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           6205                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide      3030784                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total      3030784                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         6205                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            6205                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         6205                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           6205                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks         3030784                       # number of writebacks
system.iocache.writebacks::total              3030784                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         18086                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests         9892                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops          134100                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops       134100                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 430                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp               8430                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                753                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               753                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         1186                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         4474                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             1860                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             1759                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            613                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            2372                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq               194                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp              194                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           4474                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          3526                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        13422                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        17596                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  31018                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       572672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       319430                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                  892102                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         79964437                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          79980039                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.001677                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.040913                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                79845939     99.83%     99.83% # Request fanout histogram
system.l2bus0.snoop_fanout::1                  134100      0.17%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               1                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            79980039                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         28607                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        13871                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          343698                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       343696                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              12360                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                466                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               466                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         3558                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         6142                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             3507                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              481                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            182                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             663                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              2376                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             2376                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           6143                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          6217                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu1.icache.mem_side::system.l2cache1.cpu_side        18428                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu1.dcache.mem_side::system.l2cache1.cpu_side        26509                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  44937                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu1.icache.mem_side::system.l2cache1.cpu_side       786240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu1.dcache.mem_side::system.l2cache1.cpu_side       781392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1567632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         78930757                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          78958765                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.004353                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.065833                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                78615065     99.56%     99.56% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  343698      0.44%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::2                       2      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            78958765                       # Request fanout histogram
system.l2bus2.snoop_filter.tot_requests      54608718                       # Total number of requests made to the snoop filter.
system.l2bus2.snoop_filter.hit_single_requests     27303600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus2.snoop_filter.hit_multi_requests         2135                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus2.snoop_filter.tot_snoops        18702054                       # Total number of snoops made to the snoop filter.
system.l2bus2.snoop_filter.hit_single_snoops     18702034                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus2.snoop_filter.hit_multi_snoops           20                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus2.trans_dist::ReadReq               18555                       # Transaction distribution
system.l2bus2.trans_dist::ReadResp           13061607                       # Transaction distribution
system.l2bus2.trans_dist::WriteReq              31772                       # Transaction distribution
system.l2bus2.trans_dist::WriteResp             31772                       # Transaction distribution
system.l2bus2.trans_dist::WritebackDirty     14872694                       # Transaction distribution
system.l2bus2.trans_dist::WritebackClean      1838996                       # Transaction distribution
system.l2bus2.trans_dist::CleanEvict         10589062                       # Transaction distribution
system.l2bus2.trans_dist::UpgradeReq              490                       # Transaction distribution
system.l2bus2.trans_dist::SCUpgradeReq            223                       # Transaction distribution
system.l2bus2.trans_dist::UpgradeResp             713                       # Transaction distribution
system.l2bus2.trans_dist::ReadExReq          14262066                       # Transaction distribution
system.l2bus2.trans_dist::ReadExResp         14262066                       # Transaction distribution
system.l2bus2.trans_dist::ReadCleanReq        1839101                       # Transaction distribution
system.l2bus2.trans_dist::ReadSharedReq      11203951                       # Transaction distribution
system.l2bus2.pkt_count_system.cpu2.icache.mem_side::system.l2cache2.cpu_side      5517198                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count_system.cpu2.dcache.mem_side::system.l2cache2.cpu_side     76495870                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count::total               82013068                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu2.icache.mem_side::system.l2cache2.cpu_side    235398208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu2.dcache.mem_side::system.l2cache2.cpu_side   2581779585                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size::total              2817177793                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.snoops                         74664297                       # Total snoops (count)
system.l2bus2.snoop_fanout::samples         129322343                       # Request fanout histogram
system.l2bus2.snoop_fanout::mean             0.144649                       # Request fanout histogram
system.l2bus2.snoop_fanout::stdev            0.351747                       # Request fanout histogram
system.l2bus2.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus2.snoop_fanout::0               110616019     85.54%     85.54% # Request fanout histogram
system.l2bus2.snoop_fanout::1                18706304     14.46%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::2                      20      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus2.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus2.snoop_fanout::total           129322343                       # Request fanout histogram
system.l2bus3.snoop_filter.tot_requests         15743                       # Total number of requests made to the snoop filter.
system.l2bus3.snoop_filter.hit_single_requests         7314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus3.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus3.snoop_filter.tot_snoops          742567                       # Total number of snoops made to the snoop filter.
system.l2bus3.snoop_filter.hit_single_snoops       742567                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus3.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus3.trans_dist::ReadReq                   4                       # Transaction distribution
system.l2bus3.trans_dist::ReadResp               8028                       # Transaction distribution
system.l2bus3.trans_dist::WriteReq                479                       # Transaction distribution
system.l2bus3.trans_dist::WriteResp               479                       # Transaction distribution
system.l2bus3.trans_dist::WritebackDirty          581                       # Transaction distribution
system.l2bus3.trans_dist::WritebackClean         4398                       # Transaction distribution
system.l2bus3.trans_dist::CleanEvict             1760                       # Transaction distribution
system.l2bus3.trans_dist::UpgradeReq              415                       # Transaction distribution
system.l2bus3.trans_dist::SCUpgradeReq            160                       # Transaction distribution
system.l2bus3.trans_dist::UpgradeResp             575                       # Transaction distribution
system.l2bus3.trans_dist::ReadExReq               405                       # Transaction distribution
system.l2bus3.trans_dist::ReadExResp              405                       # Transaction distribution
system.l2bus3.trans_dist::ReadCleanReq           4398                       # Transaction distribution
system.l2bus3.trans_dist::ReadSharedReq          3626                       # Transaction distribution
system.l2bus3.pkt_count_system.cpu3.icache.mem_side::system.l2cache3.cpu_side        13194                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count_system.cpu3.dcache.mem_side::system.l2cache3.cpu_side        12519                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count::total                  25713                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu3.icache.mem_side::system.l2cache3.cpu_side       562944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu3.dcache.mem_side::system.l2cache3.cpu_side       298916                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size::total                  861860                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.snoops                         57577259                       # Total snoops (count)
system.l2bus3.snoop_fanout::samples          57591912                       # Request fanout histogram
system.l2bus3.snoop_fanout::mean             0.012894                       # Request fanout histogram
system.l2bus3.snoop_fanout::stdev            0.112816                       # Request fanout histogram
system.l2bus3.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus3.snoop_fanout::0                56849345     98.71%     98.71% # Request fanout histogram
system.l2bus3.snoop_fanout::1                  742567      1.29%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus3.snoop_fanout::max_value               1                       # Request fanout histogram
system.l2bus3.snoop_fanout::total            57591912                       # Request fanout histogram
system.l2cache0.tags.replacements                 179                       # number of replacements
system.l2cache0.tags.tagsinuse            3553.720098                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                   186                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                 179                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.039106                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1356.214628                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst    18.005924                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data           21                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst  1224.862131                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   933.637416                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.331107                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.004396                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.005127                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.299039                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.227939                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.867607                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3548                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4         3537                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.866211                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              146515                       # Number of tag accesses
system.l2cache0.tags.data_accesses             146515                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         1186                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         1186                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         4474                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         4474                       # number of WritebackClean hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data           10                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total              10                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         4318                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         4318                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         2295                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         2295                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         4318                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         2305                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               6623                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         4318                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         2305                       # number of overall hits
system.l2cache0.overall_hits::total              6623                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         1759                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         1759                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data          613                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          613                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data          184                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total           184                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst          156                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total          156                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         1231                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         1231                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst          156                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         1415                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             1571                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst          156                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         1415                       # number of overall misses
system.l2cache0.overall_misses::total            1571                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         1186                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         1186                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         4474                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         4474                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         1759                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         1759                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data          613                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          613                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data          194                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total          194                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         4474                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         4474                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         3526                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         3526                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         4474                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         3720                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total           8194                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         4474                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         3720                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total          8194                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.948454                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.948454                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.034868                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.034868                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.349121                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.349121                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.034868                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.380376                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.191726                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.034868                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.380376                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.191726                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks             86                       # number of writebacks
system.l2cache0.writebacks::total                  86                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                6611                       # number of replacements
system.l2cache1.tags.tagsinuse            3624.119305                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  4015                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                6611                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                0.607321                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1435.691369                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu1.inst            4                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu1.data     7.000329                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus1.inst  1030.514666                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus1.data  1146.912941                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.350511                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu1.inst     0.000977                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu1.data     0.001709                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus1.inst     0.251590                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus1.data     0.280008                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.884795                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3623                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3616                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.884521                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              239908                       # Number of tag accesses
system.l2cache1.tags.data_accesses             239908                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         3558                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         3558                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         6142                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         6142                       # number of WritebackClean hits
system.l2cache1.ReadExReq_hits::switch_cpus1.data          251                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             251                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus1.inst         4096                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4096                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus1.data         2696                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         2696                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus1.inst         4096                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus1.data         2947                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               7043                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus1.inst         4096                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus1.data         2947                       # number of overall hits
system.l2cache1.overall_hits::total              7043                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus1.data          481                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          481                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus1.data          182                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          182                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus1.data         2125                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          2125                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus1.inst         2047                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2047                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus1.data         3521                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         3521                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus1.inst         2047                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus1.data         5646                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             7693                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus1.inst         2047                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus1.data         5646                       # number of overall misses
system.l2cache1.overall_misses::total            7693                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         3558                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         3558                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         6142                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         6142                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus1.data          481                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          481                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus1.data          182                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          182                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus1.data         2376                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         2376                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus1.inst         6143                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         6143                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus1.data         6217                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         6217                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus1.inst         6143                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus1.data         8593                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          14736                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus1.inst         6143                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus1.data         8593                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         14736                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus1.data     0.894360                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.894360                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus1.inst     0.333225                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.333225                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus1.data     0.566350                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.566350                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus1.inst     0.333225                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus1.data     0.657046                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.522055                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus1.inst     0.333225                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus1.data     0.657046                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.522055                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           4491                       # number of writebacks
system.l2cache1.writebacks::total                4491                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache2.tags.replacements            24872866                       # number of replacements
system.l2cache2.tags.tagsinuse            3937.682736                       # Cycle average of tags in use
system.l2cache2.tags.total_refs              15459083                       # Total number of references to valid blocks.
system.l2cache2.tags.sampled_refs            24872866                       # Sample count of references to valid blocks.
system.l2cache2.tags.avg_refs                0.621524                       # Average number of references to valid blocks.
system.l2cache2.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache2.tags.occ_blocks::writebacks  2031.474574                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu2.inst     1.097555                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::cpu2.data     0.438671                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus2.inst    97.753732                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus2.data  1806.918203                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_percent::writebacks     0.495965                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu2.inst     0.000268                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::cpu2.data     0.000107                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus2.inst     0.023866                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus2.data     0.441142                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::total      0.961348                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_task_id_blocks::1024         4072                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::0          717                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::2         2506                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::3          765                       # Occupied blocks per task id
system.l2cache2.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.l2cache2.tags.tag_accesses           475991945                       # Number of tag accesses
system.l2cache2.tags.data_accesses          475991945                       # Number of data accesses
system.l2cache2.WritebackDirty_hits::writebacks     14872694                       # number of WritebackDirty hits
system.l2cache2.WritebackDirty_hits::total     14872694                       # number of WritebackDirty hits
system.l2cache2.WritebackClean_hits::writebacks      1838996                       # number of WritebackClean hits
system.l2cache2.WritebackClean_hits::total      1838996                       # number of WritebackClean hits
system.l2cache2.ReadExReq_hits::switch_cpus2.data       644079                       # number of ReadExReq hits
system.l2cache2.ReadExReq_hits::total          644079                       # number of ReadExReq hits
system.l2cache2.ReadCleanReq_hits::switch_cpus2.inst      1192557                       # number of ReadCleanReq hits
system.l2cache2.ReadCleanReq_hits::total      1192557                       # number of ReadCleanReq hits
system.l2cache2.ReadSharedReq_hits::switch_cpus2.data      1137000                       # number of ReadSharedReq hits
system.l2cache2.ReadSharedReq_hits::total      1137000                       # number of ReadSharedReq hits
system.l2cache2.demand_hits::switch_cpus2.inst      1192557                       # number of demand (read+write) hits
system.l2cache2.demand_hits::switch_cpus2.data      1781079                       # number of demand (read+write) hits
system.l2cache2.demand_hits::total            2973636                       # number of demand (read+write) hits
system.l2cache2.overall_hits::switch_cpus2.inst      1192557                       # number of overall hits
system.l2cache2.overall_hits::switch_cpus2.data      1781079                       # number of overall hits
system.l2cache2.overall_hits::total           2973636                       # number of overall hits
system.l2cache2.UpgradeReq_misses::switch_cpus2.data          490                       # number of UpgradeReq misses
system.l2cache2.UpgradeReq_misses::total          490                       # number of UpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::switch_cpus2.data          223                       # number of SCUpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::total          223                       # number of SCUpgradeReq misses
system.l2cache2.ReadExReq_misses::switch_cpus2.data     13617987                       # number of ReadExReq misses
system.l2cache2.ReadExReq_misses::total      13617987                       # number of ReadExReq misses
system.l2cache2.ReadCleanReq_misses::switch_cpus2.inst       646544                       # number of ReadCleanReq misses
system.l2cache2.ReadCleanReq_misses::total       646544                       # number of ReadCleanReq misses
system.l2cache2.ReadSharedReq_misses::switch_cpus2.data     10066951                       # number of ReadSharedReq misses
system.l2cache2.ReadSharedReq_misses::total     10066951                       # number of ReadSharedReq misses
system.l2cache2.demand_misses::switch_cpus2.inst       646544                       # number of demand (read+write) misses
system.l2cache2.demand_misses::switch_cpus2.data     23684938                       # number of demand (read+write) misses
system.l2cache2.demand_misses::total         24331482                       # number of demand (read+write) misses
system.l2cache2.overall_misses::switch_cpus2.inst       646544                       # number of overall misses
system.l2cache2.overall_misses::switch_cpus2.data     23684938                       # number of overall misses
system.l2cache2.overall_misses::total        24331482                       # number of overall misses
system.l2cache2.WritebackDirty_accesses::writebacks     14872694                       # number of WritebackDirty accesses(hits+misses)
system.l2cache2.WritebackDirty_accesses::total     14872694                       # number of WritebackDirty accesses(hits+misses)
system.l2cache2.WritebackClean_accesses::writebacks      1838996                       # number of WritebackClean accesses(hits+misses)
system.l2cache2.WritebackClean_accesses::total      1838996                       # number of WritebackClean accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::switch_cpus2.data          490                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::total          490                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::switch_cpus2.data          223                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::total          223                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.ReadExReq_accesses::switch_cpus2.data     14262066                       # number of ReadExReq accesses(hits+misses)
system.l2cache2.ReadExReq_accesses::total     14262066                       # number of ReadExReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::switch_cpus2.inst      1839101                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::total      1839101                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::switch_cpus2.data     11203951                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::total     11203951                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.demand_accesses::switch_cpus2.inst      1839101                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::switch_cpus2.data     25466017                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::total       27305118                       # number of demand (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus2.inst      1839101                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus2.data     25466017                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::total      27305118                       # number of overall (read+write) accesses
system.l2cache2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache2.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache2.ReadExReq_miss_rate::switch_cpus2.data     0.954840                       # miss rate for ReadExReq accesses
system.l2cache2.ReadExReq_miss_rate::total     0.954840                       # miss rate for ReadExReq accesses
system.l2cache2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.351554                       # miss rate for ReadCleanReq accesses
system.l2cache2.ReadCleanReq_miss_rate::total     0.351554                       # miss rate for ReadCleanReq accesses
system.l2cache2.ReadSharedReq_miss_rate::switch_cpus2.data     0.898518                       # miss rate for ReadSharedReq accesses
system.l2cache2.ReadSharedReq_miss_rate::total     0.898518                       # miss rate for ReadSharedReq accesses
system.l2cache2.demand_miss_rate::switch_cpus2.inst     0.351554                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::switch_cpus2.data     0.930061                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::total      0.891096                       # miss rate for demand accesses
system.l2cache2.overall_miss_rate::switch_cpus2.inst     0.351554                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::switch_cpus2.data     0.930061                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::total     0.891096                       # miss rate for overall accesses
system.l2cache2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache2.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache2.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache2.fast_writes                         0                       # number of fast writes performed
system.l2cache2.cache_copies                        0                       # number of cache copies performed
system.l2cache2.writebacks::writebacks       13813542                       # number of writebacks
system.l2cache2.writebacks::total            13813542                       # number of writebacks
system.l2cache2.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache3.tags.replacements                 732                       # number of replacements
system.l2cache3.tags.tagsinuse            3840.439829                       # Cycle average of tags in use
system.l2cache3.tags.total_refs                  1173                       # Total number of references to valid blocks.
system.l2cache3.tags.sampled_refs                 732                       # Sample count of references to valid blocks.
system.l2cache3.tags.avg_refs                1.602459                       # Average number of references to valid blocks.
system.l2cache3.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache3.tags.occ_blocks::writebacks  1186.658286                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu3.inst            7                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu3.data     5.011841                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus3.inst  1490.070931                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus3.data  1151.698770                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_percent::writebacks     0.289711                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu3.inst     0.001709                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu3.data     0.001224                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus3.inst     0.363787                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus3.data     0.281176                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::total      0.937607                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_task_id_blocks::1024         3840                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::4         3833                       # Occupied blocks per task id
system.l2cache3.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2cache3.tags.tag_accesses              129530                       # Number of tag accesses
system.l2cache3.tags.data_accesses             129530                       # Number of data accesses
system.l2cache3.WritebackDirty_hits::writebacks          581                       # number of WritebackDirty hits
system.l2cache3.WritebackDirty_hits::total          581                       # number of WritebackDirty hits
system.l2cache3.WritebackClean_hits::writebacks         4398                       # number of WritebackClean hits
system.l2cache3.WritebackClean_hits::total         4398                       # number of WritebackClean hits
system.l2cache3.ReadExReq_hits::switch_cpus3.data           19                       # number of ReadExReq hits
system.l2cache3.ReadExReq_hits::total              19                       # number of ReadExReq hits
system.l2cache3.ReadCleanReq_hits::switch_cpus3.inst         3656                       # number of ReadCleanReq hits
system.l2cache3.ReadCleanReq_hits::total         3656                       # number of ReadCleanReq hits
system.l2cache3.ReadSharedReq_hits::switch_cpus3.data         1713                       # number of ReadSharedReq hits
system.l2cache3.ReadSharedReq_hits::total         1713                       # number of ReadSharedReq hits
system.l2cache3.demand_hits::switch_cpus3.inst         3656                       # number of demand (read+write) hits
system.l2cache3.demand_hits::switch_cpus3.data         1732                       # number of demand (read+write) hits
system.l2cache3.demand_hits::total               5388                       # number of demand (read+write) hits
system.l2cache3.overall_hits::switch_cpus3.inst         3656                       # number of overall hits
system.l2cache3.overall_hits::switch_cpus3.data         1732                       # number of overall hits
system.l2cache3.overall_hits::total              5388                       # number of overall hits
system.l2cache3.UpgradeReq_misses::switch_cpus3.data          415                       # number of UpgradeReq misses
system.l2cache3.UpgradeReq_misses::total          415                       # number of UpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::switch_cpus3.data          160                       # number of SCUpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::total          160                       # number of SCUpgradeReq misses
system.l2cache3.ReadExReq_misses::switch_cpus3.data          386                       # number of ReadExReq misses
system.l2cache3.ReadExReq_misses::total           386                       # number of ReadExReq misses
system.l2cache3.ReadCleanReq_misses::switch_cpus3.inst          742                       # number of ReadCleanReq misses
system.l2cache3.ReadCleanReq_misses::total          742                       # number of ReadCleanReq misses
system.l2cache3.ReadSharedReq_misses::switch_cpus3.data         1913                       # number of ReadSharedReq misses
system.l2cache3.ReadSharedReq_misses::total         1913                       # number of ReadSharedReq misses
system.l2cache3.demand_misses::switch_cpus3.inst          742                       # number of demand (read+write) misses
system.l2cache3.demand_misses::switch_cpus3.data         2299                       # number of demand (read+write) misses
system.l2cache3.demand_misses::total             3041                       # number of demand (read+write) misses
system.l2cache3.overall_misses::switch_cpus3.inst          742                       # number of overall misses
system.l2cache3.overall_misses::switch_cpus3.data         2299                       # number of overall misses
system.l2cache3.overall_misses::total            3041                       # number of overall misses
system.l2cache3.WritebackDirty_accesses::writebacks          581                       # number of WritebackDirty accesses(hits+misses)
system.l2cache3.WritebackDirty_accesses::total          581                       # number of WritebackDirty accesses(hits+misses)
system.l2cache3.WritebackClean_accesses::writebacks         4398                       # number of WritebackClean accesses(hits+misses)
system.l2cache3.WritebackClean_accesses::total         4398                       # number of WritebackClean accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::switch_cpus3.data          415                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::total          415                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::switch_cpus3.data          160                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::total          160                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::switch_cpus3.data          405                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::total          405                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::switch_cpus3.inst         4398                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::total         4398                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::switch_cpus3.data         3626                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::total         3626                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.demand_accesses::switch_cpus3.inst         4398                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::switch_cpus3.data         4031                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::total           8429                       # number of demand (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus3.inst         4398                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus3.data         4031                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::total          8429                       # number of overall (read+write) accesses
system.l2cache3.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache3.ReadExReq_miss_rate::switch_cpus3.data     0.953086                       # miss rate for ReadExReq accesses
system.l2cache3.ReadExReq_miss_rate::total     0.953086                       # miss rate for ReadExReq accesses
system.l2cache3.ReadCleanReq_miss_rate::switch_cpus3.inst     0.168713                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadCleanReq_miss_rate::total     0.168713                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadSharedReq_miss_rate::switch_cpus3.data     0.527579                       # miss rate for ReadSharedReq accesses
system.l2cache3.ReadSharedReq_miss_rate::total     0.527579                       # miss rate for ReadSharedReq accesses
system.l2cache3.demand_miss_rate::switch_cpus3.inst     0.168713                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::switch_cpus3.data     0.570330                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::total      0.360778                       # miss rate for demand accesses
system.l2cache3.overall_miss_rate::switch_cpus3.inst     0.168713                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::switch_cpus3.data     0.570330                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::total     0.360778                       # miss rate for overall accesses
system.l2cache3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache3.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache3.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache3.fast_writes                         0                       # number of fast writes performed
system.l2cache3.cache_copies                        0                       # number of cache copies performed
system.l2cache3.writebacks::writebacks            270                       # number of writebacks
system.l2cache3.writebacks::total                 270                       # number of writebacks
system.l2cache3.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq              18989                       # Transaction distribution
system.membus0.trans_dist::ReadResp           1061349                       # Transaction distribution
system.membus0.trans_dist::WriteReq             33470                       # Transaction distribution
system.membus0.trans_dist::WriteResp            33470                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      3236515                       # Transaction distribution
system.membus0.trans_dist::CleanEvict          196964                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            2855                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          1119                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           3728                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           112735                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          112567                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      1042360                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq      3030784                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp      3030784                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port         7679                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side          328                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         2366                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        10373                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      2693797                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave       102552                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total      2796349                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        16720                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      9094247                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      9110967                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              11917689                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port        94976                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        11008                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         5446                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       111430                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     86579008                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       109557                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     86688565                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port       357376                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side    194009920                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total    194367296                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              281167291                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        72261939                       # Total snoops (count)
system.membus0.snoop_fanout::samples         79965892                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.903658                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.295060                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                7704080      9.63%      9.63% # Request fanout histogram
system.membus0.snoop_fanout::3               72261812     90.37%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           79965892                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              5568                       # Transaction distribution
system.membus1.trans_dist::WriteReq               466                       # Transaction distribution
system.membus1.trans_dist::WriteResp              466                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         4491                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            1952                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             488                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           182                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            670                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             2118                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            2118                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         5568                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        24087                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        24087                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 24087                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       783056                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       783056                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 783056                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                        78925081                       # Total snoops (count)
system.membus1.snoop_fanout::samples         78938346                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.999807                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.013905                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  15265      0.02%      0.02% # Request fanout histogram
system.membus1.snoop_fanout::2               78923081     99.98%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           78938346                       # Request fanout histogram
system.membus2.trans_dist::ReadReq              18555                       # Transaction distribution
system.membus2.trans_dist::ReadResp          10732050                       # Transaction distribution
system.membus2.trans_dist::WriteReq             31772                       # Transaction distribution
system.membus2.trans_dist::WriteResp            31772                       # Transaction distribution
system.membus2.trans_dist::WritebackDirty     15354424                       # Transaction distribution
system.membus2.trans_dist::CleanEvict        10513714                       # Transaction distribution
system.membus2.trans_dist::UpgradeReq             853                       # Transaction distribution
system.membus2.trans_dist::SCUpgradeReq           223                       # Transaction distribution
system.membus2.trans_dist::UpgradeResp           1076                       # Transaction distribution
system.membus2.trans_dist::ReadExReq         15158552                       # Transaction distribution
system.membus2.trans_dist::ReadExResp        15158552                       # Transaction distribution
system.membus2.trans_dist::ReadSharedReq     10713495                       # Transaction distribution
system.membus2.pkt_count_system.l2cache2.mem_side::system.mem_ctrls2.port     10252293                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.l2cache2.mem_side::system.numa_caches_downward2.cpu_side     62840007                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.l2cache2.mem_side::total     73092300                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.numa_caches_upward2.mem_side::system.mem_ctrls2.port      4622738                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.numa_caches_upward2.mem_side::total      4622738                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count::total              77715038                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::system.mem_ctrls2.port    338774208                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::system.numa_caches_downward2.cpu_side   2102586177                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::total   2441360385                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.numa_caches_upward2.mem_side::system.mem_ctrls2.port    197235840                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.numa_caches_upward2.mem_side::total    197235840                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size::total             2638596225                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.snoops                        46715949                       # Total snoops (count)
system.membus2.snoop_fanout::samples         98500258                       # Request fanout histogram
system.membus2.snoop_fanout::mean            1.474198                       # Request fanout histogram
system.membus2.snoop_fanout::stdev           0.499334                       # Request fanout histogram
system.membus2.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus2.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus2.snoop_fanout::1               51791636     52.58%     52.58% # Request fanout histogram
system.membus2.snoop_fanout::2               46708622     47.42%    100.00% # Request fanout histogram
system.membus2.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus2.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus2.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus2.snoop_fanout::total           98500258                       # Request fanout histogram
system.membus3.trans_dist::ReadReq                  4                       # Transaction distribution
system.membus3.trans_dist::ReadResp           8130747                       # Transaction distribution
system.membus3.trans_dist::WriteReq               479                       # Transaction distribution
system.membus3.trans_dist::WriteResp              479                       # Transaction distribution
system.membus3.trans_dist::WritebackDirty     13204972                       # Transaction distribution
system.membus3.trans_dist::CleanEvict         7983642                       # Transaction distribution
system.membus3.trans_dist::UpgradeReq            1042                       # Transaction distribution
system.membus3.trans_dist::SCUpgradeReq           214                       # Transaction distribution
system.membus3.trans_dist::UpgradeResp           1120                       # Transaction distribution
system.membus3.trans_dist::ReadExReq         13113411                       # Transaction distribution
system.membus3.trans_dist::ReadExResp        13112969                       # Transaction distribution
system.membus3.trans_dist::ReadSharedReq      8130743                       # Transaction distribution
system.membus3.pkt_count_system.l2cache3.mem_side::system.mem_ctrls3.port         1403                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.l2cache3.mem_side::system.numa_caches_downward3.cpu_side         7414                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.l2cache3.mem_side::total         8817                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.numa_caches_upward3.mem_side::system.mem_ctrls3.port     63671005                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.numa_caches_upward3.mem_side::total     63671005                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count::total              63679822                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::system.mem_ctrls3.port        45952                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::system.numa_caches_downward3.cpu_side       169508                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::total       215460                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.numa_caches_upward3.mem_side::system.mem_ctrls3.port   2204504064                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.numa_caches_upward3.mem_side::total   2204504064                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size::total             2204719524                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.snoops                        15092856                       # Total snoops (count)
system.membus3.snoop_fanout::samples         57579770                       # Request fanout histogram
system.membus3.snoop_fanout::mean            1.262094                       # Request fanout histogram
system.membus3.snoop_fanout::stdev           0.439773                       # Request fanout histogram
system.membus3.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus3.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus3.snoop_fanout::1               42488474     73.79%     73.79% # Request fanout histogram
system.membus3.snoop_fanout::2               15091296     26.21%    100.00% # Request fanout histogram
system.membus3.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus3.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus3.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus3.snoop_fanout::total           57579770                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      3031538                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.991122                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           31                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      3031538                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000010                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    15.928041                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.046788                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.016293                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.995503                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.002924                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.001018                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.999445                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1023::4           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     51535725                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     51535725                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      3025246                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      3025246                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadSharedReq_hits::tsunami.ide            4                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::tsunami.ide            4                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::tsunami.ide            4                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            4                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total            5                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            4                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data           14                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total           14                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data          112                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide         6201                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         6313                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide      3025216                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total      3025216                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data          126                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide         6201                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         6327                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data          126                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide         6201                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         6327                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      3025246                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      3025246                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data           14                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total           14                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data          112                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide         6205                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         6317                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide      3025216                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total      3025216                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data          126                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide         6205                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         6331                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data          126                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide         6205                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         6331                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide     0.999355                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999367                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide     0.999355                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999368                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide     0.999355                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999368                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      3025243                       # number of writebacks
system.numa_caches_downward0.writebacks::total      3025243                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         8497                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     5.992280                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           84                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         8497                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.009886                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.252310                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus1.inst     1.826821                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus1.data     2.913149                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.078269                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus1.inst     0.114176                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus1.data     0.182072                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.374517                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       130569                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       130569                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         4491                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         4491                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus1.data          488                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          488                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus1.data          182                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          182                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus1.data         2118                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         2118                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus1.inst         2047                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus1.data         3521                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         5568                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus1.inst         2047                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus1.data         5639                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         7686                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus1.inst         2047                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus1.data         5639                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         7686                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         4491                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         4491                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus1.data          488                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          488                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus1.data          182                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          182                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus1.data         2118                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         2118                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus1.inst         2047                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus1.data         3521                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         5568                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus1.inst         2047                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus1.data         5639                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         7686                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus1.inst         2047                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus1.data         5639                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         7686                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         4496                       # number of writebacks
system.numa_caches_downward1.writebacks::total         4496                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward2.tags.replacements     21106700                       # number of replacements
system.numa_caches_downward2.tags.tagsinuse    15.794932                       # Cycle average of tags in use
system.numa_caches_downward2.tags.total_refs         2872                       # Total number of references to valid blocks.
system.numa_caches_downward2.tags.sampled_refs     21106700                       # Sample count of references to valid blocks.
system.numa_caches_downward2.tags.avg_refs     0.000136                       # Average number of references to valid blocks.
system.numa_caches_downward2.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward2.tags.occ_blocks::writebacks     7.160688                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus2.inst     0.384189                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus2.data     8.250056                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_percent::writebacks     0.447543                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus2.inst     0.024012                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus2.data     0.515628                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::total     0.987183                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward2.tags.tag_accesses    367445875                       # Number of tag accesses
system.numa_caches_downward2.tags.data_accesses    367445875                       # Number of data accesses
system.numa_caches_downward2.WritebackDirty_hits::writebacks     11937644                       # number of WritebackDirty hits
system.numa_caches_downward2.WritebackDirty_hits::total     11937644                       # number of WritebackDirty hits
system.numa_caches_downward2.ReadExReq_hits::switch_cpus2.data          986                       # number of ReadExReq hits
system.numa_caches_downward2.ReadExReq_hits::total          986                       # number of ReadExReq hits
system.numa_caches_downward2.ReadSharedReq_hits::switch_cpus2.data         1309                       # number of ReadSharedReq hits
system.numa_caches_downward2.ReadSharedReq_hits::total         1309                       # number of ReadSharedReq hits
system.numa_caches_downward2.demand_hits::switch_cpus2.data         2295                       # number of demand (read+write) hits
system.numa_caches_downward2.demand_hits::total         2295                       # number of demand (read+write) hits
system.numa_caches_downward2.overall_hits::switch_cpus2.data         2295                       # number of overall hits
system.numa_caches_downward2.overall_hits::total         2295                       # number of overall hits
system.numa_caches_downward2.UpgradeReq_misses::switch_cpus2.data          853                       # number of UpgradeReq misses
system.numa_caches_downward2.UpgradeReq_misses::total          853                       # number of UpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::switch_cpus2.data          223                       # number of SCUpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::total          223                       # number of SCUpgradeReq misses
system.numa_caches_downward2.ReadExReq_misses::switch_cpus2.data     11740734                       # number of ReadExReq misses
system.numa_caches_downward2.ReadExReq_misses::total     11740734                       # number of ReadExReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus2.inst       646544                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus2.data      8524097                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::total      9170641                       # number of ReadSharedReq misses
system.numa_caches_downward2.demand_misses::switch_cpus2.inst       646544                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::switch_cpus2.data     20264831                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::total     20911375                       # number of demand (read+write) misses
system.numa_caches_downward2.overall_misses::switch_cpus2.inst       646544                       # number of overall misses
system.numa_caches_downward2.overall_misses::switch_cpus2.data     20264831                       # number of overall misses
system.numa_caches_downward2.overall_misses::total     20911375                       # number of overall misses
system.numa_caches_downward2.WritebackDirty_accesses::writebacks     11937644                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward2.WritebackDirty_accesses::total     11937644                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::switch_cpus2.data          853                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::total          853                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::switch_cpus2.data          223                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::total          223                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.ReadExReq_accesses::switch_cpus2.data     11741720                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward2.ReadExReq_accesses::total     11741720                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus2.inst       646544                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus2.data      8525406                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::total      9171950                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.demand_accesses::switch_cpus2.inst       646544                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::switch_cpus2.data     20267126                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::total     20913670                       # number of demand (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus2.inst       646544                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus2.data     20267126                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::total     20913670                       # number of overall (read+write) accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.ReadExReq_miss_rate::switch_cpus2.data     0.999916                       # miss rate for ReadExReq accesses
system.numa_caches_downward2.ReadExReq_miss_rate::total     0.999916                       # miss rate for ReadExReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus2.data     0.999846                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::total     0.999857                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus2.data     0.999887                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::total     0.999890                       # miss rate for demand accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus2.data     0.999887                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::total     0.999890                       # miss rate for overall accesses
system.numa_caches_downward2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward2.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward2.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward2.writebacks::writebacks     11935337                       # number of writebacks
system.numa_caches_downward2.writebacks::total     11935337                       # number of writebacks
system.numa_caches_downward2.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward3.tags.replacements          956                       # number of replacements
system.numa_caches_downward3.tags.tagsinuse     4.979276                       # Cycle average of tags in use
system.numa_caches_downward3.tags.total_refs           30                       # Total number of references to valid blocks.
system.numa_caches_downward3.tags.sampled_refs          956                       # Sample count of references to valid blocks.
system.numa_caches_downward3.tags.avg_refs     0.031381                       # Average number of references to valid blocks.
system.numa_caches_downward3.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward3.tags.occ_blocks::writebacks     0.883448                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus3.inst     2.219638                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus3.data     1.876191                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_percent::writebacks     0.055215                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus3.inst     0.138727                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus3.data     0.117262                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::total     0.311205                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.numa_caches_downward3.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.numa_caches_downward3.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.numa_caches_downward3.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.numa_caches_downward3.tags.tag_accesses        29478                       # Number of tag accesses
system.numa_caches_downward3.tags.data_accesses        29478                       # Number of data accesses
system.numa_caches_downward3.WritebackDirty_hits::writebacks           27                       # number of WritebackDirty hits
system.numa_caches_downward3.WritebackDirty_hits::total           27                       # number of WritebackDirty hits
system.numa_caches_downward3.UpgradeReq_misses::switch_cpus3.data          373                       # number of UpgradeReq misses
system.numa_caches_downward3.UpgradeReq_misses::total          373                       # number of UpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::switch_cpus3.data          151                       # number of SCUpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::total          151                       # number of SCUpgradeReq misses
system.numa_caches_downward3.ReadExReq_misses::switch_cpus3.data          103                       # number of ReadExReq misses
system.numa_caches_downward3.ReadExReq_misses::total          103                       # number of ReadExReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus3.inst          742                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus3.data         1718                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::total         2460                       # number of ReadSharedReq misses
system.numa_caches_downward3.demand_misses::switch_cpus3.inst          742                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::switch_cpus3.data         1821                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::total         2563                       # number of demand (read+write) misses
system.numa_caches_downward3.overall_misses::switch_cpus3.inst          742                       # number of overall misses
system.numa_caches_downward3.overall_misses::switch_cpus3.data         1821                       # number of overall misses
system.numa_caches_downward3.overall_misses::total         2563                       # number of overall misses
system.numa_caches_downward3.WritebackDirty_accesses::writebacks           27                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward3.WritebackDirty_accesses::total           27                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward3.UpgradeReq_accesses::switch_cpus3.data          373                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.UpgradeReq_accesses::total          373                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::switch_cpus3.data          151                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::total          151                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.ReadExReq_accesses::switch_cpus3.data          103                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward3.ReadExReq_accesses::total          103                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus3.inst          742                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus3.data         1718                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::total         2460                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.demand_accesses::switch_cpus3.inst          742                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::switch_cpus3.data         1821                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::total         2563                       # number of demand (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus3.inst          742                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus3.data         1821                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::total         2563                       # number of overall (read+write) accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward3.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward3.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward3.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward3.writebacks::writebacks           27                       # number of writebacks
system.numa_caches_downward3.writebacks::total           27                       # number of writebacks
system.numa_caches_downward3.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements      1250548                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.862216                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs        14441                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs      1250548                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.011548                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     8.334933                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus1.inst     0.006136                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus1.data     0.003087                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     1.490256                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     5.886941                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.003327                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     0.137537                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.520933                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus1.inst     0.000383                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus1.data     0.000193                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.093141                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.367934                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.000208                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.008596                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.991388                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses     14152256                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses     14152256                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks       217698                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total       217698                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data         1086                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total         1086                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus1.inst           22                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus1.data          352                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.inst           38                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data        11274                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.inst            9                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data          512                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total        12207                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus1.inst           22                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus1.data          352                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.inst           38                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data        12360                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.inst            9                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data          512                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total        13293                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus1.inst           22                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus1.data          352                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.inst           38                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data        12360                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.inst            9                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data          512                       # number of overall hits
system.numa_caches_upward0.overall_hits::total        13293                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus1.data          368                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data          215                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data          364                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total          947                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus1.data          144                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data          124                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data          140                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          408                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus1.data           31                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data       112253                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data          100                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total       112384                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus1.inst         1967                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus1.data         1086                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst       641954                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data       388483                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst          733                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          545                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total      1034768                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus1.inst         1967                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus1.data         1117                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst       641954                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data       500736                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst          733                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          645                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total      1147152                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus1.inst         1967                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus1.data         1117                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst       641954                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data       500736                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst          733                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          645                       # number of overall misses
system.numa_caches_upward0.overall_misses::total      1147152                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks       217698                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total       217698                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus1.data          368                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data          215                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data          364                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total          947                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus1.data          144                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data          124                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data          140                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          408                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus1.data           31                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data       113339                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data          100                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total       113470                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus1.inst         1989                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus1.data         1438                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst       641992                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data       399757                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst          742                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data         1057                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total      1046975                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus1.inst         1989                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus1.data         1469                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst       641992                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data       513096                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst          742                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data         1157                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total      1160445                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus1.inst         1989                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus1.data         1469                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst       641992                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data       513096                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst          742                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data         1157                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total      1160445                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.990418                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.990429                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus1.inst     0.988939                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.755216                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999941                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.971798                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst     0.987871                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.515610                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.988341                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus1.inst     0.988939                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus1.data     0.760381                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst     0.999941                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.975911                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst     0.987871                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.557476                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.988545                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus1.inst     0.988939                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus1.data     0.760381                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst     0.999941                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.975911                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst     0.987871                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.557476                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.988545                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks       205645                       # number of writebacks
system.numa_caches_upward0.writebacks::total       205645                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements            0                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse            0                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.tag_accesses            0                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses            0                       # Number of data accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward2.tags.replacements      1540882                       # number of replacements
system.numa_caches_upward2.tags.tagsinuse     8.257603                       # Cycle average of tags in use
system.numa_caches_upward2.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward2.tags.sampled_refs      1540882                       # Sample count of references to valid blocks.
system.numa_caches_upward2.tags.avg_refs            0                       # Average number of references to valid blocks.
system.numa_caches_upward2.tags.warmup_cycle 2489209566565                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward2.tags.occ_blocks::writebacks     8.257603                       # Average occupied blocks per requestor
system.numa_caches_upward2.tags.occ_percent::writebacks     0.516100                       # Average percentage of cache occupancy
system.numa_caches_upward2.tags.occ_percent::total     0.516100                       # Average percentage of cache occupancy
system.numa_caches_upward2.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.numa_caches_upward2.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.numa_caches_upward2.tags.age_task_id_blocks_1023::4           14                       # Occupied blocks per task id
system.numa_caches_upward2.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward2.tags.tag_accesses     27736434                       # Number of tag accesses
system.numa_caches_upward2.tags.data_accesses     27736434                       # Number of data accesses
system.numa_caches_upward2.WritebackDirty_hits::writebacks      1540898                       # number of WritebackDirty hits
system.numa_caches_upward2.WritebackDirty_hits::total      1540898                       # number of WritebackDirty hits
system.numa_caches_upward2.ReadExReq_misses::tsunami.ide      1540928                       # number of ReadExReq misses
system.numa_caches_upward2.ReadExReq_misses::total      1540928                       # number of ReadExReq misses
system.numa_caches_upward2.demand_misses::tsunami.ide      1540928                       # number of demand (read+write) misses
system.numa_caches_upward2.demand_misses::total      1540928                       # number of demand (read+write) misses
system.numa_caches_upward2.overall_misses::tsunami.ide      1540928                       # number of overall misses
system.numa_caches_upward2.overall_misses::total      1540928                       # number of overall misses
system.numa_caches_upward2.WritebackDirty_accesses::writebacks      1540898                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward2.WritebackDirty_accesses::total      1540898                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward2.ReadExReq_accesses::tsunami.ide      1540928                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward2.ReadExReq_accesses::total      1540928                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward2.demand_accesses::tsunami.ide      1540928                       # number of demand (read+write) accesses
system.numa_caches_upward2.demand_accesses::total      1540928                       # number of demand (read+write) accesses
system.numa_caches_upward2.overall_accesses::tsunami.ide      1540928                       # number of overall (read+write) accesses
system.numa_caches_upward2.overall_accesses::total      1540928                       # number of overall (read+write) accesses
system.numa_caches_upward2.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward2.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward2.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward2.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward2.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward2.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward2.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward2.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward2.writebacks::writebacks      1540882                       # number of writebacks
system.numa_caches_upward2.writebacks::total      1540882                       # number of writebacks
system.numa_caches_upward2.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward3.tags.replacements     21333858                       # number of replacements
system.numa_caches_upward3.tags.tagsinuse    15.794090                       # Cycle average of tags in use
system.numa_caches_upward3.tags.total_refs         1960                       # Total number of references to valid blocks.
system.numa_caches_upward3.tags.sampled_refs     21333858                       # Sample count of references to valid blocks.
system.numa_caches_upward3.tags.avg_refs     0.000092                       # Average number of references to valid blocks.
system.numa_caches_upward3.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward3.tags.occ_blocks::writebacks     7.799562                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus0.data     0.000150                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus1.inst     0.000132                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus1.data     0.002361                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus2.inst     0.004814                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus2.data     7.987068                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::tsunami.ide     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_percent::writebacks     0.487473                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus0.data     0.000009                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus1.inst     0.000008                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus1.data     0.000148                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus2.inst     0.000301                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus2.data     0.499192                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::total     0.987131                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward3.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward3.tags.tag_accesses    374340787                       # Number of tag accesses
system.numa_caches_upward3.tags.data_accesses    374340787                       # Number of data accesses
system.numa_caches_upward3.WritebackDirty_hits::writebacks     13206507                       # number of WritebackDirty hits
system.numa_caches_upward3.WritebackDirty_hits::total     13206507                       # number of WritebackDirty hits
system.numa_caches_upward3.ReadExReq_hits::switch_cpus2.data          591                       # number of ReadExReq hits
system.numa_caches_upward3.ReadExReq_hits::total          591                       # number of ReadExReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus1.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus2.data         1227                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::total         1229                       # number of ReadSharedReq hits
system.numa_caches_upward3.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus2.data         1818                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::total         1820                       # number of demand (read+write) hits
system.numa_caches_upward3.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus2.data         1818                       # number of overall hits
system.numa_caches_upward3.overall_hits::total         1820                       # number of overall hits
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus0.data            2                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus1.data           82                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus2.data          431                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::total          515                       # number of UpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus1.data           10                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus2.data           16                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::total           27                       # number of SCUpgradeReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus0.data           14                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus1.data         1942                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus2.data     11626343                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::tsunami.ide      1484287                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::total     13112586                       # number of ReadExReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus0.data          101                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus1.inst           58                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus1.data         1155                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus2.inst         4552                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus2.data      8122221                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::total      8128088                       # number of ReadSharedReq misses
system.numa_caches_upward3.demand_misses::switch_cpus0.data          115                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus1.data         3097                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus2.inst         4552                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus2.data     19748564                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::tsunami.ide      1484288                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::total     21240674                       # number of demand (read+write) misses
system.numa_caches_upward3.overall_misses::switch_cpus0.data          115                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus1.data         3097                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus2.inst         4552                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus2.data     19748564                       # number of overall misses
system.numa_caches_upward3.overall_misses::tsunami.ide      1484288                       # number of overall misses
system.numa_caches_upward3.overall_misses::total     21240674                       # number of overall misses
system.numa_caches_upward3.WritebackDirty_accesses::writebacks     13206507                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward3.WritebackDirty_accesses::total     13206507                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus1.data           82                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus2.data          431                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::total          515                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus2.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::total           27                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus0.data           14                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus1.data         1942                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus2.data     11626934                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::tsunami.ide      1484287                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::total     13113177                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus0.data          101                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus1.inst           58                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus1.data         1157                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus2.inst         4552                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus2.data      8123448                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::total      8129317                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.demand_accesses::switch_cpus0.data          115                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus1.inst           58                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus1.data         3099                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus2.inst         4552                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus2.data     19750382                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::tsunami.ide      1484288                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::total     21242494                       # number of demand (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus0.data          115                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus1.inst           58                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus1.data         3099                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus2.inst         4552                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus2.data     19750382                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::tsunami.ide      1484288                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::total     21242494                       # number of overall (read+write) accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus2.data     0.999949                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::total     0.999955                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus1.data     0.998271                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus2.data     0.999849                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::total     0.999849                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus1.data     0.999355                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus2.data     0.999908                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::total     0.999914                       # miss rate for demand accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus1.data     0.999355                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus2.data     0.999908                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::total     0.999914                       # miss rate for overall accesses
system.numa_caches_upward3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward3.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward3.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward3.writebacks::writebacks     13204702                       # number of writebacks
system.numa_caches_upward3.writebacks::total     13204702                       # number of writebacks
system.numa_caches_upward3.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              238563                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             131997                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              370560                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             116837                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         116837                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               907344870                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            1069380                       # Number of instructions committed
system.switch_cpus0.committedOps              1069380                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1026318                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              52551                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        75489                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1026318                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1393070                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       804987                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               371169                       # number of memory refs
system.switch_cpus0.num_load_insts             238707                       # Number of load instructions
system.switch_cpus0.num_store_insts            132462                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      906275467.045749                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1069402.954251                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.001179                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.998821                       # Percentage of idle cycles
system.switch_cpus0.Branches                   147809                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         4893      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           641286     59.97%     60.43% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            3882      0.36%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          246010     23.00%     83.79% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         133390     12.47%     96.27% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         39919      3.73%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1069380                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              222613                       # DTB read hits
system.switch_cpus1.dtb.read_misses               130                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           34511                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             132827                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20304                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              355440                       # DTB hits
system.switch_cpus1.dtb.data_misses               148                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           54815                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             260239                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         260360                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               905759086                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            1035106                       # Number of instructions committed
system.switch_cpus1.committedOps              1035106                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       994629                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           385                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              38031                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        85115                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              994629                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  385                       # number of float instructions
system.switch_cpus1.num_int_register_reads      1364797                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       767039                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               356238                       # number of memory refs
system.switch_cpus1.num_load_insts             222875                       # Number of load instructions
system.switch_cpus1.num_store_insts            133363                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      904725500.240563                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1033585.759437                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.001141                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.998859                       # Percentage of idle cycles
system.switch_cpus1.Branches                   140552                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         9859      0.95%      0.95% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           624896     60.36%     61.31% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            3043      0.29%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          226794     21.91%     83.52% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         133644     12.91%     96.43% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         36979      3.57%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1035264                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           102852903                       # DTB read hits
system.switch_cpus2.dtb.read_misses             83662                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        54139149                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          157118195                       # DTB write hits
system.switch_cpus2.dtb.write_misses           111492                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      108803374                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           259971098                       # DTB hits
system.switch_cpus2.dtb.data_misses            195154                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       162942523                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          561924077                       # ITB hits
system.switch_cpus2.itb.fetch_misses              306                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      561924383                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               907349953                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          897628550                       # Number of instructions committed
system.switch_cpus2.committedOps            897628550                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    860268848                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses         62827                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            4475038                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     86679762                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           860268848                       # number of integer instructions
system.switch_cpus2.num_fp_insts                62827                       # number of float instructions
system.switch_cpus2.num_int_register_reads   1224940817                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    609295242                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         6054                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         6166                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            260180409                       # number of memory refs
system.switch_cpus2.num_load_insts          102949556                       # Number of load instructions
system.switch_cpus2.num_store_insts         157230853                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      9113992.762760                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      898235960.237240                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.989955                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.010045                       # Percentage of idle cycles
system.switch_cpus2.Branches                 92499121                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     34540514      3.85%      3.85% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        597835288     66.59%     70.43% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          443699      0.05%     70.48% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     70.48% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          52780      0.01%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            566      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            191      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       103962332     11.58%     82.07% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      157315330     17.52%     99.59% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       3673024      0.41%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         897823725                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              166098                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              24                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              91882                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              257980                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              24                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              98230                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          98230                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               906175023                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             767368                       # Number of instructions committed
system.switch_cpus3.committedOps               767368                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       735535                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              31350                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        56539                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              735535                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads      1009852                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       580515                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               258474                       # number of memory refs
system.switch_cpus3.num_load_insts             166117                       # Number of load instructions
system.switch_cpus3.num_store_insts             92357                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      905408758.987414                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      766264.012586                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000846                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999154                       # Percentage of idle cycles
system.switch_cpus3.Branches                   103305                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         4660      0.61%      0.61% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           464742     60.56%     61.17% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            2920      0.38%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.55% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          169134     22.04%     83.59% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          92363     12.04%     95.63% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         33540      4.37%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            767370                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq           18559                       # Transaction distribution
system.system_bus.trans_dist::ReadResp        9203541                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          32717                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         32717                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty     14965103                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      8256143                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         1719                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          560                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         2279                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq      14768185                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp     14768185                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      9184982                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward2.cpu_side      4622754                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward3.cpu_side      4465599                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      9088353                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        12363                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward3.cpu_side        11234                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        23597                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward0.cpu_side      2848393                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward3.cpu_side     59267089                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::total     62115482                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::system.numa_caches_upward0.cpu_side         7258                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::total         7258                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           71234690                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward2.cpu_side    197236864                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward3.cpu_side    190397440                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    387634304                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       299152                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward3.cpu_side       484224                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       783376                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward0.cpu_side     87992193                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward3.cpu_side   2014299456                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::total   2102291649                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::system.numa_caches_upward0.cpu_side       169508                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::total       169508                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          2490878837                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     30978798                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      78929854                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         3.392468                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.488300                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::2                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::3            47952442     60.75%     60.75% # Request fanout histogram
system.system_bus.snoop_fanout::4            30977412     39.25%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            3                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            4                       # Request fanout histogram
system.system_bus.snoop_fanout::total        78929854                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 11.293571                       # Number of seconds simulated
sim_ticks                                11293570848500                       # Number of ticks simulated
final_tick                               14016813344000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 661438                       # Simulator instruction rate (inst/s)
host_op_rate                                   661438                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              110688096                       # Simulator tick rate (ticks/s)
host_mem_usage                                1299100                       # Number of bytes of host memory used
host_seconds                                102030.58                       # Real time elapsed on the host
sim_insts                                 67486943452                       # Number of instructions simulated
sim_ops                                   67486943452                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst     52199936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data     29264000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst     41318784                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data     20044160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst     34177600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data     18452032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst     43631872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data     23561344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         262649728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst     52199936                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst     41318784                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst     34177600                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst     43631872                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total    171328192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     25796096                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       25796096                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst       815624                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data       457250                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst       645606                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data       313190                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst       534025                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data       288313                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst       681748                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data       368146                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            4103902                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       403064                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            403064                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      4622093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      2591209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst      3658611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data      1774829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      3026288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data      1633853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      3863426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      2086262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             23256571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      4622093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst      3658611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      3026288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      3863426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        15170418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        2284140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             2284140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        2284140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      4622093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      2591209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst      3658611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data      1774829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      3026288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data      1633853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      3863426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      2086262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            25540711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data     48529728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data     91216320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data      3572800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data     87666240                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         230985088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    229849792                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      229849792                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data       758277                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data      1425255                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data        55825                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data      1369785                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3609142                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      3591403                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           3591403                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data      4297111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data      8076836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data       316357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data      7762491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             20452795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       20352269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            20352269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       20352269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data      4297111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data      8076836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data       316357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data      7762491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            40805064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.bytes_read::switch_cpus0.data    331243136                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::switch_cpus1.data    281526464                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::switch_cpus2.data    339062720                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::switch_cpus3.data    307383872                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total        1259216192                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::writebacks    793390784                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total      793390784                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::switch_cpus0.data      5175674                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::switch_cpus1.data      4398851                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::switch_cpus2.data      5297855                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::switch_cpus3.data      4802873                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total           19675253                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::writebacks     12396731                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total          12396731                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::switch_cpus0.data     29330239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::switch_cpus1.data     24928029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::switch_cpus2.data     30022632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::switch_cpus3.data     27217598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            111498498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::writebacks       70251544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            70251544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::writebacks       70251544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::switch_cpus0.data     29330239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::switch_cpus1.data     24928029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::switch_cpus2.data     30022632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::switch_cpus3.data     27217598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           181750042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                            0                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                          nan                       # Average gap between requests
system.mem_ctrls2.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.bytes_read::switch_cpus0.inst     51031232                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus0.data    273650304                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus1.inst     47151168                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus1.data    271618048                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus2.inst     38739520                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus2.data    302696064                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus3.inst     50070016                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus3.data    272761664                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total        1307718016                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus0.inst     51031232                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus1.inst     47151168                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus2.inst     38739520                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus3.inst     50070016                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::total    186991936                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_written::writebacks    541126848                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total      541126848                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::switch_cpus0.inst       797363                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus0.data      4275786                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus1.inst       736737                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus1.data      4244032                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus2.inst       605305                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus2.data      4729626                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus3.inst       782344                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus3.data      4261901                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total           20433094                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::writebacks      8455107                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total           8455107                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::switch_cpus0.inst      4518609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus0.data     24230627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus1.inst      4175045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus1.data     24050679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus2.inst      3430228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus2.data     26802512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus3.inst      4433497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus3.data     24151942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            115793139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus0.inst      4518609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus1.inst      4175045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus2.inst      3430228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus3.inst      4433497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::total        16557379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::writebacks       47914593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            47914593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::writebacks       47914593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus0.inst      4518609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus0.data     24230627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus1.inst      4175045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus1.data     24050679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus2.inst      3430228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus2.data     26802512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus3.inst      4433497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus3.data     24151942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           163707731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                            0                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                          nan                       # Average gap between requests
system.mem_ctrls3.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                   15616                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   5448146                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  557856     41.11%     41.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     19      0.00%     41.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                  11567      0.85%     41.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                  81370      6.00%     47.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 706071     52.04%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total             1356883                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   557856     46.71%     46.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      19      0.00%     46.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                   11567      0.97%     47.68% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                   81370      6.81%     54.49% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  543585     45.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total              1194397                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            11218513172500     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1425000      0.00%     99.34% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              566716000      0.01%     99.34% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30            14824717000      0.13%     99.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            59659949500      0.53%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        11293565980000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.769873                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.880251                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         2      0.01%      0.01% # number of syscalls executed
system.cpu0.kern.syscall::17                       59      0.24%      0.25% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      0.00%      0.26% # number of syscalls executed
system.cpu0.kern.syscall::73                       28      0.12%      0.37% # number of syscalls executed
system.cpu0.kern.syscall::74                     7085     29.28%     29.66% # number of syscalls executed
system.cpu0.kern.syscall::75                    17019     70.34%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                 24194                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                79946      4.36%      4.36% # number of callpals executed
system.cpu0.kern.callpal::swpctx               122192      6.67%     11.03% # number of callpals executed
system.cpu0.kern.callpal::tbi                     755      0.04%     11.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl              1053132     57.48%     68.55% # number of callpals executed
system.cpu0.kern.callpal::rdps                  48975      2.67%     71.23% # number of callpals executed
system.cpu0.kern.callpal::rti                  212440     11.59%     82.82% # number of callpals executed
system.cpu0.kern.callpal::callsys               29661      1.62%     84.44% # number of callpals executed
system.cpu0.kern.callpal::imb                     755      0.04%     84.48% # number of callpals executed
system.cpu0.kern.callpal::rdunique             284343     15.52%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               1832199                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel           334630                       # number of protection mode switches
system.cpu0.kern.mode_switch::user             193200                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel             193200                      
system.cpu0.kern.mode_good::user               193200                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.577354                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.732054                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      3692996098000     31.44%     31.44% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        8054262517000     68.56%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                  122192                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         65880152                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          505.838311                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         3554430821                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         65880152                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            53.952985                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   505.838311                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.987965                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.987965                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       7309678963                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      7309678963                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data   2651149612                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     2651149612                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    897847435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     897847435                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data      1988535                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1988535                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data      2008060                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2008060                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data   3548997047                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      3548997047                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data   3548997047                       # number of overall hits
system.cpu0.dcache.overall_hits::total     3548997047                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     45059578                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     45059578                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data     22110083                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     22110083                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       564103                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       564103                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data       535542                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       535542                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     67169661                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      67169661                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     67169661                       # number of overall misses
system.cpu0.dcache.overall_misses::total     67169661                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data   2696209190                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   2696209190                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    919957518                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    919957518                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data      2552638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2552638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data      2543602                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2543602                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data   3616166708                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   3616166708                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data   3616166708                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   3616166708                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016712                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016712                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.024034                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.024034                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.220988                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.220988                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.210545                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.210545                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018575                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018575                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018575                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018575                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks     55036365                       # number of writebacks
system.cpu0.dcache.writebacks::total         55036365                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements         11982656                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs        16425455747                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         11982656                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1370.769197                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.003636                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.996364                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000007                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          344                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      33132600782                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     33132600782                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst  16548326407                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total    16548326407                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst  16548326407                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total     16548326407                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst  16548326407                       # number of overall hits
system.cpu0.icache.overall_hits::total    16548326407                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst     11982656                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     11982656                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst     11982656                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      11982656                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst     11982656                       # number of overall misses
system.cpu0.icache.overall_misses::total     11982656                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst  16560309063                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total  16560309063                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst  16560309063                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total  16560309063                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst  16560309063                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total  16560309063                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000724                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000724                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000724                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000724                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000724                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000724                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks     11982656                       # number of writebacks
system.cpu0.icache.writebacks::total         11982656                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                   15118                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   5394734                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  607277     42.65%     42.65% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                  11566      0.81%     43.46% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                  78697      5.53%     48.99% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 726391     51.01%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total             1423931                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   607277     47.04%     47.04% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                   11566      0.90%     47.94% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                   78697      6.10%     54.03% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                  593458     45.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total              1290998                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            11222104705000     99.36%     99.36% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              566700500      0.01%     99.37% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30            14311134000      0.13%     99.49% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            57162033000      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        11294144572500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.816995                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.906644                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         2      0.01%      0.01% # number of syscalls executed
system.cpu1.kern.syscall::17                       77      0.29%      0.29% # number of syscalls executed
system.cpu1.kern.syscall::71                        5      0.02%      0.31% # number of syscalls executed
system.cpu1.kern.syscall::73                       22      0.08%      0.39% # number of syscalls executed
system.cpu1.kern.syscall::74                     6333     23.58%     23.98% # number of syscalls executed
system.cpu1.kern.syscall::75                    20414     76.02%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                 26853                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                86991      4.56%      4.56% # number of callpals executed
system.cpu1.kern.callpal::swpctx               121108      6.35%     10.91% # number of callpals executed
system.cpu1.kern.callpal::tbi                     757      0.04%     10.94% # number of callpals executed
system.cpu1.kern.callpal::swpipl              1108172     58.07%     69.02% # number of callpals executed
system.cpu1.kern.callpal::rdps                  51591      2.70%     71.72% # number of callpals executed
system.cpu1.kern.callpal::rti                  227133     11.90%     83.62% # number of callpals executed
system.cpu1.kern.callpal::callsys               32243      1.69%     85.31% # number of callpals executed
system.cpu1.kern.callpal::imb                     757      0.04%     85.35% # number of callpals executed
system.cpu1.kern.callpal::rdunique             279505     14.65%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total               1908257                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel           317879                       # number of protection mode switches
system.cpu1.kern.mode_switch::user             208382                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle              30362                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel             214395                      
system.cpu1.kern.mode_good::user               208382                      
system.cpu1.kern.mode_good::idle                 6013                      
system.cpu1.kern.mode_switch_good::kernel     0.674455                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.198044                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.770342                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      237470849000      2.02%      2.02% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        8097703808000     68.99%     71.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        3402440842000     28.99%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                  121108                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements         67845845                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          505.976029                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         3605638221                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         67845845                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            53.144569                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   505.976029                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.988234                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988234                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          407                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       7418480362                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      7418480362                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data   2668449449                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     2668449449                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    931728711                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     931728711                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data      2109318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2109318                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data      2114799                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2114799                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data   3600178160                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      3600178160                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data   3600178160                       # number of overall hits
system.cpu1.dcache.overall_hits::total     3600178160                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     46146923                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     46146923                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data     23020107                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     23020107                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data       544517                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       544517                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data       529420                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       529420                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     69167030                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      69167030                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     69167030                       # number of overall misses
system.cpu1.dcache.overall_misses::total     69167030                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data   2714596372                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   2714596372                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    954748818                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    954748818                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data      2653835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2653835                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data      2644219                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2644219                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data   3669345190                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   3669345190                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data   3669345190                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   3669345190                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017000                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.024111                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.024111                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.205181                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.205181                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.200218                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.200218                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018850                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018850                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018850                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018850                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks     57634696                       # number of writebacks
system.cpu1.dcache.writebacks::total         57634696                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements         11998939                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs        16565336494                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         11998939                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1380.566773                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          440                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      33381121947                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     33381121947                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst  16672562565                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total    16672562565                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst  16672562565                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total     16672562565                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst  16672562565                       # number of overall hits
system.cpu1.icache.overall_hits::total    16672562565                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst     11998939                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     11998939                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst     11998939                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      11998939                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst     11998939                       # number of overall misses
system.cpu1.icache.overall_misses::total     11998939                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst  16684561504                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total  16684561504                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst  16684561504                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total  16684561504                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst  16684561504                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total  16684561504                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000719                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000719                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000719                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000719                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000719                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000719                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks     11998939                       # number of writebacks
system.cpu1.icache.writebacks::total         11998939                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                   15578                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   5920155                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  460977     38.21%     38.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                  11565      0.96%     39.17% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                 119430      9.90%     49.07% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 614400     50.93%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total             1206372                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   460977     43.15%     43.15% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                   11565      1.08%     44.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                  119430     11.18%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  476425     44.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total              1068397                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            11225581600500     99.40%     99.40% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              566685000      0.01%     99.40% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30            17415341500      0.15%     99.56% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            50007096000      0.44%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        11293570723000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.775431                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.885628                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         2      0.01%      0.01% # number of syscalls executed
system.cpu2.kern.syscall::17                       59      0.39%      0.40% # number of syscalls executed
system.cpu2.kern.syscall::71                       15      0.10%      0.50% # number of syscalls executed
system.cpu2.kern.syscall::73                       32      0.21%      0.71% # number of syscalls executed
system.cpu2.kern.syscall::74                     5294     34.96%     35.68% # number of syscalls executed
system.cpu2.kern.syscall::75                     9740     64.32%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                 15142                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                52673      3.19%      3.19% # number of callpals executed
system.cpu2.kern.callpal::swpctx               122275      7.39%     10.58% # number of callpals executed
system.cpu2.kern.callpal::tbi                     755      0.05%     10.63% # number of callpals executed
system.cpu2.kern.callpal::swpipl               929074     56.19%     66.81% # number of callpals executed
system.cpu2.kern.callpal::rdps                  39906      2.41%     69.22% # number of callpals executed
system.cpu2.kern.callpal::rti                  177039     10.71%     79.93% # number of callpals executed
system.cpu2.kern.callpal::callsys               21125      1.28%     81.21% # number of callpals executed
system.cpu2.kern.callpal::imb                     755      0.05%     81.25% # number of callpals executed
system.cpu2.kern.callpal::rdunique             309995     18.75%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               1653597                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel           299314                       # number of protection mode switches
system.cpu2.kern.mode_switch::user             158443                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel             158443                      
system.cpu2.kern.mode_good::user               158443                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.529354                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.692258                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      3233932132500     28.64%     28.64% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        8059638590500     71.36%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                  122275                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         60090020                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          506.072946                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         3439355924                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         60090020                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            57.236725                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   506.072946                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.988424                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988424                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          291                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       7062617010                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      7062617010                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data   2580558041                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     2580558041                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    854321754                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     854321754                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      1691293                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1691293                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      1670381                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1670381                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data   3434879795                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      3434879795                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data   3434879795                       # number of overall hits
system.cpu2.dcache.overall_hits::total     3434879795                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     41502485                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     41502485                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     19904704                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     19904704                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       507609                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       507609                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data       514948                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       514948                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     61407189                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      61407189                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     61407189                       # number of overall misses
system.cpu2.dcache.overall_misses::total     61407189                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data   2622060526                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   2622060526                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    874226458                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    874226458                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      2198902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      2198902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      2185329                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      2185329                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   3496286984                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   3496286984                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   3496286984                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   3496286984                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015828                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015828                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.022768                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.022768                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.230847                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.230847                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.235639                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.235639                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.017564                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017564                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.017564                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017564                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     49261935                       # number of writebacks
system.cpu2.dcache.writebacks::total         49261935                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements         10185392                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs        16362884175                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         10185392                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1606.505098                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          327                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      32906694194                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     32906694194                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst  16438069009                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total    16438069009                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst  16438069009                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total     16438069009                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst  16438069009                       # number of overall hits
system.cpu2.icache.overall_hits::total    16438069009                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst     10185392                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     10185392                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst     10185392                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      10185392                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst     10185392                       # number of overall misses
system.cpu2.icache.overall_misses::total     10185392                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst  16448254401                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total  16448254401                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst  16448254401                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total  16448254401                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst  16448254401                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total  16448254401                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000619                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000619                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000619                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000619                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000619                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000619                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks     10185392                       # number of writebacks
system.cpu2.icache.writebacks::total         10185392                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                   15445                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   5787557                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  754476     41.11%     41.11% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                  11566      0.63%     41.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                 135554      7.39%     49.13% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 933699     50.87%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total             1835295                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   754476     44.31%     44.31% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                   11566      0.68%     44.99% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                  135554      7.96%     52.95% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  801053     47.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total              1702649                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            11214439318000     99.29%     99.29% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              566700500      0.01%     99.30% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30            15411199500      0.14%     99.44% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            63727484500      0.56%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        11294144702500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.857935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.927725                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         6      0.02%      0.02% # number of syscalls executed
system.cpu3.kern.syscall::17                       46      0.15%      0.17% # number of syscalls executed
system.cpu3.kern.syscall::71                        1      0.00%      0.17% # number of syscalls executed
system.cpu3.kern.syscall::73                       25      0.08%      0.25% # number of syscalls executed
system.cpu3.kern.syscall::74                     6751     21.88%     22.13% # number of syscalls executed
system.cpu3.kern.syscall::75                    24031     77.87%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                 30860                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                98802      4.24%      4.24% # number of callpals executed
system.cpu3.kern.callpal::swpctx               120826      5.18%      9.42% # number of callpals executed
system.cpu3.kern.callpal::tbi                     755      0.03%      9.46% # number of callpals executed
system.cpu3.kern.callpal::swpipl              1505693     64.61%     74.07% # number of callpals executed
system.cpu3.kern.callpal::rdps                  55660      2.39%     76.45% # number of callpals executed
system.cpu3.kern.callpal::rti                  245137     10.52%     86.97% # number of callpals executed
system.cpu3.kern.callpal::callsys               36445      1.56%     88.54% # number of callpals executed
system.cpu3.kern.callpal::imb                     755      0.03%     88.57% # number of callpals executed
system.cpu3.kern.callpal::rdunique             266388     11.43%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total               2330461                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel           365963                       # number of protection mode switches
system.cpu3.kern.mode_switch::user             225827                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel             225827                      
system.cpu3.kern.mode_good::user               225827                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.617076                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.763200                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      3639609932500     31.00%     31.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        8102848050000     69.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                  120826                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements         68790767                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          507.159104                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         3613857560                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         68790767                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            52.534050                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   507.159104                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.990545                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990545                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          452                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       7437879921                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      7437879921                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data   2670306569                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     2670306569                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    937470004                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     937470004                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      2231873                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      2231873                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      2280614                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      2280614                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data   3607776573                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      3607776573                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data   3607776573                       # number of overall hits
system.cpu3.dcache.overall_hits::total     3607776573                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     45970013                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     45970013                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data     24315254                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     24315254                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data       663576                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       663576                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data       601780                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       601780                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     70285267                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      70285267                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     70285267                       # number of overall misses
system.cpu3.dcache.overall_misses::total     70285267                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data   2716276582                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   2716276582                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    961785258                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    961785258                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      2895449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      2895449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      2882394                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      2882394                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data   3678061840                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   3678061840                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data   3678061840                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   3678061840                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016924                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016924                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.025281                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.025281                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.229179                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.229179                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.208778                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.208778                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.019109                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.019109                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.019109                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.019109                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks     58054197                       # number of writebacks
system.cpu3.dcache.writebacks::total         58054197                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements         12972445                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs        16674793498                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs         12972445                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1285.400979                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      33553245209                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     33553245209                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst  16757163937                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total    16757163937                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst  16757163937                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total     16757163937                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst  16757163937                       # number of overall hits
system.cpu3.icache.overall_hits::total    16757163937                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst     12972445                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total     12972445                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst     12972445                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total      12972445                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst     12972445                       # number of overall misses
system.cpu3.icache.overall_misses::total     12972445                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst  16770136382                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total  16770136382                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst  16770136382                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total  16770136382                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst  16770136382                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total  16770136382                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000774                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000774                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000774                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000774                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000774                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000774                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks     12972445                       # number of writebacks
system.cpu3.icache.writebacks::total         12972445                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  119                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 119                       # Transaction distribution
system.iobus.trans_dist::WriteReq              683134                       # Transaction distribution
system.iobus.trans_dist::WriteResp             683134                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio      1366146                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          154                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          206                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total      1366506                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1366506                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio      5464584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          210                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          103                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      5464897                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  5464897                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     158114770                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     78979047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        43475                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        17589715                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     17582867                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         6848                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 119                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           57606456                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq             171318                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp            171318                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     55036365                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean     11956375                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         10826593                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq           580697                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq         535542                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp         1116239                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq          21529386                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp         21529386                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq       11982656                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      45623681                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side     35921687                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side    202744444                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              238666131                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side   1532097984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side   7821494017                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              9353592001                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                        141081618                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         297523349                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.059436                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.236536                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               279846684     94.06%     94.06% # Request fanout histogram
system.l2bus0.snoop_fanout::1                17669817      5.94%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    6848      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           297523349                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     162084690                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     80891877                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        50633                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops        19725906                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops     19718936                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         6970                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp           58690379                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq             175617                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp            175617                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     57634696                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean     11968039                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         10191416                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq           517673                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq         529420                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp         1047093                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq          22502434                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp         22502434                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq       11998939                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      46691440                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu1.icache.mem_side::system.l2cache1.cpu_side     35965917                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu1.dcache.mem_side::system.l2cache1.cpu_side    208659280                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              244625197                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu1.icache.mem_side::system.l2cache1.cpu_side   1533886592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu1.dcache.mem_side::system.l2cache1.cpu_side   8118433416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total              9652320008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                        144456413                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         304922344                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.065047                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.246701                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               285095172     93.50%     93.50% # Request fanout histogram
system.l2bus1.snoop_fanout::1                19820202      6.50%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    6970      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           304922344                       # Request fanout histogram
system.l2bus2.snoop_filter.tot_requests     142890550                       # Total number of requests made to the snoop filter.
system.l2bus2.snoop_filter.hit_single_requests     71430578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus2.snoop_filter.hit_multi_requests        24907                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus2.snoop_filter.tot_snoops        15589590                       # Total number of snoops made to the snoop filter.
system.l2bus2.snoop_filter.hit_single_snoops     15585266                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus2.snoop_filter.hit_multi_snoops         4324                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus2.trans_dist::ReadResp           52195486                       # Transaction distribution
system.l2bus2.trans_dist::WriteReq             152932                       # Transaction distribution
system.l2bus2.trans_dist::WriteResp            152932                       # Transaction distribution
system.l2bus2.trans_dist::WritebackDirty     49261935                       # Transaction distribution
system.l2bus2.trans_dist::WritebackClean     10170155                       # Transaction distribution
system.l2bus2.trans_dist::CleanEvict         10818415                       # Transaction distribution
system.l2bus2.trans_dist::UpgradeReq           640218                       # Transaction distribution
system.l2bus2.trans_dist::SCUpgradeReq         514948                       # Transaction distribution
system.l2bus2.trans_dist::UpgradeResp         1155166                       # Transaction distribution
system.l2bus2.trans_dist::ReadExReq          19264486                       # Transaction distribution
system.l2bus2.trans_dist::ReadExResp         19264486                       # Transaction distribution
system.l2bus2.trans_dist::ReadCleanReq       10185392                       # Transaction distribution
system.l2bus2.trans_dist::ReadSharedReq      42010094                       # Transaction distribution
system.l2bus2.pkt_count_system.cpu2.icache.mem_side::system.l2cache2.cpu_side     30540939                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count_system.cpu2.dcache.mem_side::system.l2cache2.cpu_side    185245706                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count::total              215786645                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu2.icache.mem_side::system.l2cache2.cpu_side   1302755008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu2.dcache.mem_side::system.l2cache2.cpu_side   7075560416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size::total              8378315424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.snoops                        125852198                       # Total snoops (count)
system.l2bus2.snoop_fanout::samples         267195686                       # Request fanout histogram
system.l2bus2.snoop_fanout::mean             0.058548                       # Request fanout histogram
system.l2bus2.snoop_fanout::stdev            0.234845                       # Request fanout histogram
system.l2bus2.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus2.snoop_fanout::0               251556282     94.15%     94.15% # Request fanout histogram
system.l2bus2.snoop_fanout::1                15635080      5.85%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::2                    4324      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus2.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus2.snoop_fanout::total           267195686                       # Request fanout histogram
system.l2bus3.snoop_filter.tot_requests     166286280                       # Total number of requests made to the snoop filter.
system.l2bus3.snoop_filter.hit_single_requests     83113280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus3.snoop_filter.hit_multi_requests        59231                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus3.snoop_filter.tot_snoops        12951683                       # Total number of snoops made to the snoop filter.
system.l2bus3.snoop_filter.hit_single_snoops     12950256                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus3.snoop_filter.hit_multi_snoops         1427                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus3.trans_dist::ReadResp           59606034                       # Transaction distribution
system.l2bus3.trans_dist::WriteReq             183267                       # Transaction distribution
system.l2bus3.trans_dist::WriteResp            183267                       # Transaction distribution
system.l2bus3.trans_dist::WritebackDirty     58054197                       # Transaction distribution
system.l2bus3.trans_dist::WritebackClean     12936314                       # Transaction distribution
system.l2bus3.trans_dist::CleanEvict         10713470                       # Transaction distribution
system.l2bus3.trans_dist::UpgradeReq           748288                       # Transaction distribution
system.l2bus3.trans_dist::SCUpgradeReq         601780                       # Transaction distribution
system.l2bus3.trans_dist::UpgradeResp         1350068                       # Transaction distribution
system.l2bus3.trans_dist::ReadExReq          23566966                       # Transaction distribution
system.l2bus3.trans_dist::ReadExResp         23566966                       # Transaction distribution
system.l2bus3.trans_dist::ReadCleanReq       12972445                       # Transaction distribution
system.l2bus3.trans_dist::ReadSharedReq      46633589                       # Transaction distribution
system.l2bus3.pkt_count_system.cpu3.icache.mem_side::system.l2cache3.cpu_side     38881204                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count_system.cpu3.dcache.mem_side::system.l2cache3.cpu_side    212235447                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count::total              251116651                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu3.icache.mem_side::system.l2cache3.cpu_side   1658160576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu3.dcache.mem_side::system.l2cache3.cpu_side   8209770264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size::total              9867930840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.snoops                        121567854                       # Total snoops (count)
system.l2bus3.snoop_fanout::samples         286105446                       # Request fanout histogram
system.l2bus3.snoop_fanout::mean             0.045688                       # Request fanout histogram
system.l2bus3.snoop_fanout::stdev            0.208831                       # Request fanout histogram
system.l2bus3.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus3.snoop_fanout::0               273035301     95.43%     95.43% # Request fanout histogram
system.l2bus3.snoop_fanout::1                13068718      4.57%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::2                    1427      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus3.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus3.snoop_fanout::total           286105446                       # Request fanout histogram
system.l2cache0.tags.replacements            13281467                       # number of replacements
system.l2cache0.tags.tagsinuse            3935.823576                       # Cycle average of tags in use
system.l2cache0.tags.total_refs             120838125                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            13281467                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                9.098251                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1967.090101                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst     0.009496                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data     0.033115                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   490.591512                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data  1478.099351                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.480247                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.000002                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.000008                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.119773                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.360864                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.960894                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4014                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          638                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1793                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         1012                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.979980                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          1301339203                       # Number of tag accesses
system.l2cache0.tags.data_accesses         1301339203                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     55036365                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     55036365                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks     11956375                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total     11956375                       # number of WritebackClean hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data     16336386                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total        16336386                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst     10367957                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total     10367957                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data     38252143                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     38252143                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst     10367957                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data     54588529                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           64956486                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst     10367957                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data     54588529                       # number of overall hits
system.l2cache0.overall_hits::total          64956486                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data       580697                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total       580697                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data       535542                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total       535542                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data      5193000                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       5193000                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst      1614699                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total      1614699                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data      7371538                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      7371538                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst      1614699                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data     12564538                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         14179237                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst      1614699                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data     12564538                       # number of overall misses
system.l2cache0.overall_misses::total        14179237                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     55036365                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     55036365                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks     11956375                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total     11956375                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data       580697                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total       580697                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data       535542                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total       535542                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data     21529386                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total     21529386                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst     11982656                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total     11982656                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data     45623681                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     45623681                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst     11982656                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data     67153067                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       79135723                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst     11982656                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data     67153067                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      79135723                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.241205                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.241205                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.134753                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.134753                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.161573                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.161573                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.134753                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.187103                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.179176                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.134753                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.187103                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.179176                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        6496605                       # number of writebacks
system.l2cache0.writebacks::total             6496605                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements            12683085                       # number of replacements
system.l2cache1.tags.tagsinuse            3937.404436                       # Cycle average of tags in use
system.l2cache1.tags.total_refs             124121894                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs            12683085                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                9.786412                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  2069.930879                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu1.inst     0.007190                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu1.data     0.024516                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus1.inst   483.519179                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus1.data  1383.922673                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.505354                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu1.inst     0.000002                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu1.data     0.000006                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus1.inst     0.118047                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus1.data     0.337872                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.961280                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3914                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         2419                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         1492                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.955566                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses          1333403144                       # Number of tag accesses
system.l2cache1.tags.data_accesses         1333403144                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     57634696                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     57634696                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks     11968039                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total     11968039                       # number of WritebackClean hits
system.l2cache1.ReadExReq_hits::switch_cpus1.data     17321404                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total        17321404                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus1.inst     10573308                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total     10573308                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus1.data     39660587                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     39660587                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus1.inst     10573308                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus1.data     56981991                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           67555299                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus1.inst     10573308                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus1.data     56981991                       # number of overall hits
system.l2cache1.overall_hits::total          67555299                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus1.data       517673                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total       517673                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus1.data       529420                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total       529420                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus1.data      5181030                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total       5181030                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus1.inst      1425631                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total      1425631                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus1.data      7030853                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total      7030853                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus1.inst      1425631                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus1.data     12211883                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total         13637514                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus1.inst      1425631                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus1.data     12211883                       # number of overall misses
system.l2cache1.overall_misses::total        13637514                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     57634696                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     57634696                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks     11968039                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total     11968039                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus1.data       517673                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total       517673                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus1.data       529420                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total       529420                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus1.data     22502434                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total     22502434                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus1.inst     11998939                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total     11998939                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus1.data     46691440                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     46691440                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus1.inst     11998939                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus1.data     69193874                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       81192813                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus1.inst     11998939                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus1.data     69193874                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      81192813                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus1.data     0.230243                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.230243                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus1.inst     0.118813                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.118813                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus1.data     0.150581                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.150581                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus1.inst     0.118813                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus1.data     0.176488                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.167965                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus1.inst     0.118813                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus1.data     0.176488                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.167965                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks        6496128                       # number of writebacks
system.l2cache1.writebacks::total             6496128                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache2.tags.replacements            12223305                       # number of replacements
system.l2cache2.tags.tagsinuse            3940.123329                       # Cycle average of tags in use
system.l2cache2.tags.total_refs             107503795                       # Total number of references to valid blocks.
system.l2cache2.tags.sampled_refs            12223305                       # Sample count of references to valid blocks.
system.l2cache2.tags.avg_refs                8.794986                       # Average number of references to valid blocks.
system.l2cache2.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache2.tags.occ_blocks::writebacks  1836.262738                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus2.inst   439.996436                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus2.data  1663.864155                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_percent::writebacks     0.448306                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus2.inst     0.107421                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus2.data     0.406217                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::total      0.961944                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_task_id_blocks::1024         4030                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::3         3042                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::4          792                       # Occupied blocks per task id
system.l2cache2.tags.occ_task_id_percent::1024     0.983887                       # Percentage of cache occupancy per task id
system.l2cache2.tags.tag_accesses          1176307918                       # Number of tag accesses
system.l2cache2.tags.data_accesses         1176307918                       # Number of data accesses
system.l2cache2.WritebackDirty_hits::writebacks     49261935                       # number of WritebackDirty hits
system.l2cache2.WritebackDirty_hits::total     49261935                       # number of WritebackDirty hits
system.l2cache2.WritebackClean_hits::writebacks     10170155                       # number of WritebackClean hits
system.l2cache2.WritebackClean_hits::total     10170155                       # number of WritebackClean hits
system.l2cache2.ReadExReq_hits::switch_cpus2.data     14718045                       # number of ReadExReq hits
system.l2cache2.ReadExReq_hits::total        14718045                       # number of ReadExReq hits
system.l2cache2.ReadCleanReq_hits::switch_cpus2.inst      8996936                       # number of ReadCleanReq hits
system.l2cache2.ReadCleanReq_hits::total      8996936                       # number of ReadCleanReq hits
system.l2cache2.ReadSharedReq_hits::switch_cpus2.data     34518098                       # number of ReadSharedReq hits
system.l2cache2.ReadSharedReq_hits::total     34518098                       # number of ReadSharedReq hits
system.l2cache2.demand_hits::switch_cpus2.inst      8996936                       # number of demand (read+write) hits
system.l2cache2.demand_hits::switch_cpus2.data     49236143                       # number of demand (read+write) hits
system.l2cache2.demand_hits::total           58233079                       # number of demand (read+write) hits
system.l2cache2.overall_hits::switch_cpus2.inst      8996936                       # number of overall hits
system.l2cache2.overall_hits::switch_cpus2.data     49236143                       # number of overall hits
system.l2cache2.overall_hits::total          58233079                       # number of overall hits
system.l2cache2.UpgradeReq_misses::switch_cpus2.data       640218                       # number of UpgradeReq misses
system.l2cache2.UpgradeReq_misses::total       640218                       # number of UpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::switch_cpus2.data       514948                       # number of SCUpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::total       514948                       # number of SCUpgradeReq misses
system.l2cache2.ReadExReq_misses::switch_cpus2.data      4546441                       # number of ReadExReq misses
system.l2cache2.ReadExReq_misses::total       4546441                       # number of ReadExReq misses
system.l2cache2.ReadCleanReq_misses::switch_cpus2.inst      1188456                       # number of ReadCleanReq misses
system.l2cache2.ReadCleanReq_misses::total      1188456                       # number of ReadCleanReq misses
system.l2cache2.ReadSharedReq_misses::switch_cpus2.data      7491996                       # number of ReadSharedReq misses
system.l2cache2.ReadSharedReq_misses::total      7491996                       # number of ReadSharedReq misses
system.l2cache2.demand_misses::switch_cpus2.inst      1188456                       # number of demand (read+write) misses
system.l2cache2.demand_misses::switch_cpus2.data     12038437                       # number of demand (read+write) misses
system.l2cache2.demand_misses::total         13226893                       # number of demand (read+write) misses
system.l2cache2.overall_misses::switch_cpus2.inst      1188456                       # number of overall misses
system.l2cache2.overall_misses::switch_cpus2.data     12038437                       # number of overall misses
system.l2cache2.overall_misses::total        13226893                       # number of overall misses
system.l2cache2.WritebackDirty_accesses::writebacks     49261935                       # number of WritebackDirty accesses(hits+misses)
system.l2cache2.WritebackDirty_accesses::total     49261935                       # number of WritebackDirty accesses(hits+misses)
system.l2cache2.WritebackClean_accesses::writebacks     10170155                       # number of WritebackClean accesses(hits+misses)
system.l2cache2.WritebackClean_accesses::total     10170155                       # number of WritebackClean accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::switch_cpus2.data       640218                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::total       640218                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::switch_cpus2.data       514948                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::total       514948                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.ReadExReq_accesses::switch_cpus2.data     19264486                       # number of ReadExReq accesses(hits+misses)
system.l2cache2.ReadExReq_accesses::total     19264486                       # number of ReadExReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::switch_cpus2.inst     10185392                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::total     10185392                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::switch_cpus2.data     42010094                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::total     42010094                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.demand_accesses::switch_cpus2.inst     10185392                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::switch_cpus2.data     61274580                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::total       71459972                       # number of demand (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus2.inst     10185392                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus2.data     61274580                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::total      71459972                       # number of overall (read+write) accesses
system.l2cache2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache2.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache2.ReadExReq_miss_rate::switch_cpus2.data     0.236001                       # miss rate for ReadExReq accesses
system.l2cache2.ReadExReq_miss_rate::total     0.236001                       # miss rate for ReadExReq accesses
system.l2cache2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.116682                       # miss rate for ReadCleanReq accesses
system.l2cache2.ReadCleanReq_miss_rate::total     0.116682                       # miss rate for ReadCleanReq accesses
system.l2cache2.ReadSharedReq_miss_rate::switch_cpus2.data     0.178338                       # miss rate for ReadSharedReq accesses
system.l2cache2.ReadSharedReq_miss_rate::total     0.178338                       # miss rate for ReadSharedReq accesses
system.l2cache2.demand_miss_rate::switch_cpus2.inst     0.116682                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::switch_cpus2.data     0.196467                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::total      0.185095                       # miss rate for demand accesses
system.l2cache2.overall_miss_rate::switch_cpus2.inst     0.116682                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::switch_cpus2.data     0.196467                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::total     0.185095                       # miss rate for overall accesses
system.l2cache2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache2.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache2.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache2.fast_writes                         0                       # number of fast writes performed
system.l2cache2.cache_copies                        0                       # number of cache copies performed
system.l2cache2.writebacks::writebacks        5809123                       # number of writebacks
system.l2cache2.writebacks::total             5809123                       # number of writebacks
system.l2cache2.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache3.tags.replacements            13419723                       # number of replacements
system.l2cache3.tags.tagsinuse            3941.880225                       # Cycle average of tags in use
system.l2cache3.tags.total_refs             125980347                       # Total number of references to valid blocks.
system.l2cache3.tags.sampled_refs            13419723                       # Sample count of references to valid blocks.
system.l2cache3.tags.avg_refs                9.387701                       # Average number of references to valid blocks.
system.l2cache3.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache3.tags.occ_blocks::writebacks  2134.037700                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu3.inst     0.008671                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::cpu3.data     0.014344                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus3.inst   491.313285                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus3.data  1316.506225                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_percent::writebacks     0.521005                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu3.inst     0.000002                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::cpu3.data     0.000004                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus3.inst     0.119950                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus3.data     0.321413                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::total      0.962373                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_task_id_blocks::1024         3985                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::3         3126                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::4          852                       # Occupied blocks per task id
system.l2cache3.tags.occ_task_id_percent::1024     0.972900                       # Percentage of cache occupancy per task id
system.l2cache3.tags.tag_accesses          1368958300                       # Number of tag accesses
system.l2cache3.tags.data_accesses         1368958300                       # Number of data accesses
system.l2cache3.WritebackDirty_hits::writebacks     58054197                       # number of WritebackDirty hits
system.l2cache3.WritebackDirty_hits::total     58054197                       # number of WritebackDirty hits
system.l2cache3.WritebackClean_hits::writebacks     12936314                       # number of WritebackClean hits
system.l2cache3.WritebackClean_hits::total     12936314                       # number of WritebackClean hits
system.l2cache3.ReadExReq_hits::switch_cpus3.data     18005193                       # number of ReadExReq hits
system.l2cache3.ReadExReq_hits::total        18005193                       # number of ReadExReq hits
system.l2cache3.ReadCleanReq_hits::switch_cpus3.inst     11451885                       # number of ReadCleanReq hits
system.l2cache3.ReadCleanReq_hits::total     11451885                       # number of ReadCleanReq hits
system.l2cache3.ReadSharedReq_hits::switch_cpus3.data     39265092                       # number of ReadSharedReq hits
system.l2cache3.ReadSharedReq_hits::total     39265092                       # number of ReadSharedReq hits
system.l2cache3.demand_hits::switch_cpus3.inst     11451885                       # number of demand (read+write) hits
system.l2cache3.demand_hits::switch_cpus3.data     57270285                       # number of demand (read+write) hits
system.l2cache3.demand_hits::total           68722170                       # number of demand (read+write) hits
system.l2cache3.overall_hits::switch_cpus3.inst     11451885                       # number of overall hits
system.l2cache3.overall_hits::switch_cpus3.data     57270285                       # number of overall hits
system.l2cache3.overall_hits::total          68722170                       # number of overall hits
system.l2cache3.UpgradeReq_misses::switch_cpus3.data       748288                       # number of UpgradeReq misses
system.l2cache3.UpgradeReq_misses::total       748288                       # number of UpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::switch_cpus3.data       601780                       # number of SCUpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::total       601780                       # number of SCUpgradeReq misses
system.l2cache3.ReadExReq_misses::switch_cpus3.data      5561773                       # number of ReadExReq misses
system.l2cache3.ReadExReq_misses::total       5561773                       # number of ReadExReq misses
system.l2cache3.ReadCleanReq_misses::switch_cpus3.inst      1520560                       # number of ReadCleanReq misses
system.l2cache3.ReadCleanReq_misses::total      1520560                       # number of ReadCleanReq misses
system.l2cache3.ReadSharedReq_misses::switch_cpus3.data      7368497                       # number of ReadSharedReq misses
system.l2cache3.ReadSharedReq_misses::total      7368497                       # number of ReadSharedReq misses
system.l2cache3.demand_misses::switch_cpus3.inst      1520560                       # number of demand (read+write) misses
system.l2cache3.demand_misses::switch_cpus3.data     12930270                       # number of demand (read+write) misses
system.l2cache3.demand_misses::total         14450830                       # number of demand (read+write) misses
system.l2cache3.overall_misses::switch_cpus3.inst      1520560                       # number of overall misses
system.l2cache3.overall_misses::switch_cpus3.data     12930270                       # number of overall misses
system.l2cache3.overall_misses::total        14450830                       # number of overall misses
system.l2cache3.WritebackDirty_accesses::writebacks     58054197                       # number of WritebackDirty accesses(hits+misses)
system.l2cache3.WritebackDirty_accesses::total     58054197                       # number of WritebackDirty accesses(hits+misses)
system.l2cache3.WritebackClean_accesses::writebacks     12936314                       # number of WritebackClean accesses(hits+misses)
system.l2cache3.WritebackClean_accesses::total     12936314                       # number of WritebackClean accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::switch_cpus3.data       748288                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::total       748288                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::switch_cpus3.data       601780                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::total       601780                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::switch_cpus3.data     23566966                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::total     23566966                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::switch_cpus3.inst     12972445                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::total     12972445                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::switch_cpus3.data     46633589                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::total     46633589                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.demand_accesses::switch_cpus3.inst     12972445                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::switch_cpus3.data     70200555                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::total       83173000                       # number of demand (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus3.inst     12972445                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus3.data     70200555                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::total      83173000                       # number of overall (read+write) accesses
system.l2cache3.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache3.ReadExReq_miss_rate::switch_cpus3.data     0.235999                       # miss rate for ReadExReq accesses
system.l2cache3.ReadExReq_miss_rate::total     0.235999                       # miss rate for ReadExReq accesses
system.l2cache3.ReadCleanReq_miss_rate::switch_cpus3.inst     0.117215                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadCleanReq_miss_rate::total     0.117215                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadSharedReq_miss_rate::switch_cpus3.data     0.158008                       # miss rate for ReadSharedReq accesses
system.l2cache3.ReadSharedReq_miss_rate::total     0.158008                       # miss rate for ReadSharedReq accesses
system.l2cache3.demand_miss_rate::switch_cpus3.inst     0.117215                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::switch_cpus3.data     0.184190                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::total      0.173744                       # miss rate for demand accesses
system.l2cache3.overall_miss_rate::switch_cpus3.inst     0.117215                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::switch_cpus3.data     0.184190                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::total     0.173744                       # miss rate for overall accesses
system.l2cache3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache3.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache3.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache3.fast_writes                         0                       # number of fast writes performed
system.l2cache3.cache_copies                        0                       # number of cache copies performed
system.l2cache3.writebacks::writebacks        6898307                       # number of writebacks
system.l2cache3.writebacks::total             6898307                       # number of writebacks
system.l2cache3.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                119                       # Transaction distribution
system.membus0.trans_dist::ReadResp          12157624                       # Transaction distribution
system.membus0.trans_dist::WriteReq            683134                       # Transaction distribution
system.membus0.trans_dist::WriteResp           683134                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      6746630                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         5625687                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq         1125451                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq       1323852                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp        1600402                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          5360013                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         5308368                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq     12157505                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port      4918014                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     37302226                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave       342874                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     42563114                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      9185173                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave      1023632                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total     10208805                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              52771919                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port    125529024                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   1197015104                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave      1370369                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   1323914497                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port    227056064                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave      4094528                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total    231150592                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total             1555065089                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                       121444910                       # Total snoops (count)
system.membus0.snoop_fanout::samples        153869805                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.779057                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.414882                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2               33996489     22.09%     22.09% # Request fanout histogram
system.membus0.snoop_fanout::3              119873316     77.91%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          153869805                       # Request fanout histogram
system.membus1.trans_dist::ReadResp           8904148                       # Transaction distribution
system.membus1.trans_dist::WriteReq            175617                       # Transaction distribution
system.membus1.trans_dist::WriteResp           175617                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      8668239                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         5373683                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq          523682                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq        529420                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp        1053102                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          6911625                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         6911358                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      8904148                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port      4274829                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     37307916                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total     41582745                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      6547894                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total      6547894                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              48130639                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port    182078080                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side   1107495368                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total   1289573448                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    278791168                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    278791168                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             1568364616                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                       127945086                       # Total snoops (count)
system.membus1.snoop_fanout::samples        156701474                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.801620                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.398780                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               31086417     19.84%     19.84% # Request fanout histogram
system.membus1.snoop_fanout::2              125615057     80.16%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total          156701474                       # Request fanout histogram
system.membus2.trans_dist::ReadResp          15946029                       # Transaction distribution
system.membus2.trans_dist::WriteReq            152932                       # Transaction distribution
system.membus2.trans_dist::WriteResp           152932                       # Transaction distribution
system.membus2.trans_dist::WritebackDirty     14849009                       # Transaction distribution
system.membus2.trans_dist::CleanEvict        10862124                       # Transaction distribution
system.membus2.trans_dist::UpgradeReq          715576                       # Transaction distribution
system.membus2.trans_dist::SCUpgradeReq        525386                       # Transaction distribution
system.membus2.trans_dist::UpgradeResp        1199609                       # Transaction distribution
system.membus2.trans_dist::ReadExReq         11751448                       # Transaction distribution
system.membus2.trans_dist::ReadExResp        11700444                       # Transaction distribution
system.membus2.trans_dist::ReadSharedReq     15946029                       # Transaction distribution
system.membus2.pkt_count_system.l2cache2.mem_side::system.mem_ctrls2.port     16005562                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.l2cache2.mem_side::system.numa_caches_downward2.cpu_side     24608274                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.l2cache2.mem_side::total     40613836                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.numa_caches_upward2.mem_side::system.mem_ctrls2.port     43187682                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.numa_caches_upward2.mem_side::total     43187682                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count::total              83801518                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::system.mem_ctrls2.port    557888192                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::system.numa_caches_downward2.cpu_side    661189792                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::total   1219077984                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.numa_caches_upward2.mem_side::system.mem_ctrls2.port   1501856320                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.numa_caches_upward2.mem_side::total   1501856320                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size::total             2720934304                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.snoops                        85396071                       # Total snoops (count)
system.membus2.snoop_fanout::samples        138024069                       # Request fanout histogram
system.membus2.snoop_fanout::mean            1.602715                       # Request fanout histogram
system.membus2.snoop_fanout::stdev           0.489336                       # Request fanout histogram
system.membus2.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus2.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus2.snoop_fanout::1               54834958     39.73%     39.73% # Request fanout histogram
system.membus2.snoop_fanout::2               83189111     60.27%    100.00% # Request fanout histogram
system.membus2.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus2.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus2.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus2.snoop_fanout::total          138024069                       # Request fanout histogram
system.membus3.trans_dist::ReadResp          20406443                       # Transaction distribution
system.membus3.trans_dist::WriteReq            183267                       # Transaction distribution
system.membus3.trans_dist::WriteResp           183267                       # Transaction distribution
system.membus3.trans_dist::WritebackDirty     13261194                       # Transaction distribution
system.membus3.trans_dist::CleanEvict        10682748                       # Transaction distribution
system.membus3.trans_dist::UpgradeReq         1948796                       # Transaction distribution
system.membus3.trans_dist::SCUpgradeReq       1444599                       # Transaction distribution
system.membus3.trans_dist::UpgradeResp        2640835                       # Transaction distribution
system.membus3.trans_dist::ReadExReq         10686827                       # Transaction distribution
system.membus3.trans_dist::ReadExResp        10381258                       # Transaction distribution
system.membus3.trans_dist::ReadSharedReq     20406443                       # Transaction distribution
system.membus3.pkt_count_system.l2cache3.mem_side::system.mem_ctrls3.port     17994100                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.l2cache3.mem_side::system.numa_caches_downward3.cpu_side     25513234                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.l2cache3.mem_side::total     43507334                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.numa_caches_upward3.mem_side::system.mem_ctrls3.port     48718343                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.numa_caches_upward3.mem_side::total     48718343                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count::total              92225677                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::system.mem_ctrls3.port    529796160                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::system.numa_caches_downward3.cpu_side    837577112                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::total   1367373272                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.numa_caches_upward3.mem_side::system.mem_ctrls3.port   1453222144                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.numa_caches_upward3.mem_side::total   1453222144                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size::total             2820595416                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.snoops                        76009648                       # Total snoops (count)
system.membus3.snoop_fanout::samples        134758861                       # Request fanout histogram
system.membus3.snoop_fanout::mean            1.555122                       # Request fanout histogram
system.membus3.snoop_fanout::stdev           0.496952                       # Request fanout histogram
system.membus3.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus3.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus3.snoop_fanout::1               59951298     44.49%     44.49% # Request fanout histogram
system.membus3.snoop_fanout::2               74807563     55.51%    100.00% # Request fanout histogram
system.membus3.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus3.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus3.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus3.snoop_fanout::total          134758861                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     12660226                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.579722                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs       533731                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     12660226                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.042158                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     9.510457                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.552797                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     5.516468                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.594404                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.034550                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.344779                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.973733                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    212428122                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    212428122                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      6343566                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      6343566                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data       130959                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total       130959                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data        26549                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total        26549                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data       157508                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total       157508                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data       157508                       # number of overall hits
system.numa_caches_downward0.overall_hits::total       157508                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data       418121                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total       418121                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data       289022                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total       289022                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data      4978334                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      4978334                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst       799075                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data      6424878                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      7223953                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst       799075                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data     11403212                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     12202287                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst       799075                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data     11403212                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     12202287                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      6343566                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      6343566                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data       418121                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total       418121                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data       289022                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total       289022                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data      5109293                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      5109293                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst       799075                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data      6451427                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      7250502                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst       799075                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data     11560720                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     12359795                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst       799075                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data     11560720                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     12359795                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.974368                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.974368                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.995885                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.996338                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.986376                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.987256                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.986376                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.987256                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      6185158                       # number of writebacks
system.numa_caches_downward0.writebacks::total      6185158                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements     11885935                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.951530                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs       787006                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs     11885935                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.066213                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     6.247976                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus1.inst     2.534661                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus1.data     6.168893                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.390498                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus1.inst     0.158416                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus1.data     0.385556                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.934471                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses    206783336                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses    206783336                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks      5076836                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total      5076836                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus1.data        61648                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total        61648                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus1.inst           15                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus1.data        19885                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total        19900                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus1.inst           15                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus1.data        81533                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total        81548                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus1.inst           15                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus1.data        81533                       # number of overall hits
system.numa_caches_downward1.overall_hits::total        81548                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus1.data       523647                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total       523647                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus1.data       529420                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total       529420                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus1.data      3965376                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total      3965376                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus1.inst      1425616                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus1.data      6733287                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total      8158903                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus1.inst      1425616                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus1.data     10698663                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total     12124279                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus1.inst      1425616                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus1.data     10698663                       # number of overall misses
system.numa_caches_downward1.overall_misses::total     12124279                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks      5076836                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total      5076836                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus1.data       523647                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total       523647                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus1.data       529420                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total       529420                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus1.data      4027024                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total      4027024                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus1.inst      1425631                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus1.data      6753172                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total      8178803                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus1.inst      1425631                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus1.data     10780196                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total     12205827                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus1.inst      1425631                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus1.data     10780196                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total     12205827                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus1.data     0.984691                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.984691                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus1.inst     0.999989                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.997055                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.997567                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus1.inst     0.999989                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus1.data     0.992437                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.993319                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus1.inst     0.999989                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus1.data     0.992437                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.993319                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks      4994210                       # number of writebacks
system.numa_caches_downward1.writebacks::total      4994210                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward2.tags.replacements      7135307                       # number of replacements
system.numa_caches_downward2.tags.tagsinuse    14.627572                       # Cycle average of tags in use
system.numa_caches_downward2.tags.total_refs       754399                       # Total number of references to valid blocks.
system.numa_caches_downward2.tags.sampled_refs      7135307                       # Sample count of references to valid blocks.
system.numa_caches_downward2.tags.avg_refs     0.105728                       # Average number of references to valid blocks.
system.numa_caches_downward2.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward2.tags.occ_blocks::writebacks     6.121503                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus2.inst     2.572038                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus2.data     5.934031                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_percent::writebacks     0.382594                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus2.inst     0.160752                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus2.data     0.370877                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::total     0.914223                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward2.tags.tag_accesses    132741401                       # Number of tag accesses
system.numa_caches_downward2.tags.data_accesses    132741401                       # Number of data accesses
system.numa_caches_downward2.WritebackDirty_hits::writebacks      2452278                       # number of WritebackDirty hits
system.numa_caches_downward2.WritebackDirty_hits::total      2452278                       # number of WritebackDirty hits
system.numa_caches_downward2.ReadExReq_hits::switch_cpus2.data        36945                       # number of ReadExReq hits
system.numa_caches_downward2.ReadExReq_hits::total        36945                       # number of ReadExReq hits
system.numa_caches_downward2.ReadSharedReq_hits::switch_cpus2.inst           12                       # number of ReadSharedReq hits
system.numa_caches_downward2.ReadSharedReq_hits::switch_cpus2.data        15943                       # number of ReadSharedReq hits
system.numa_caches_downward2.ReadSharedReq_hits::total        15955                       # number of ReadSharedReq hits
system.numa_caches_downward2.demand_hits::switch_cpus2.inst           12                       # number of demand (read+write) hits
system.numa_caches_downward2.demand_hits::switch_cpus2.data        52888                       # number of demand (read+write) hits
system.numa_caches_downward2.demand_hits::total        52900                       # number of demand (read+write) hits
system.numa_caches_downward2.overall_hits::switch_cpus2.inst           12                       # number of overall hits
system.numa_caches_downward2.overall_hits::switch_cpus2.data        52888                       # number of overall hits
system.numa_caches_downward2.overall_hits::total        52900                       # number of overall hits
system.numa_caches_downward2.UpgradeReq_misses::switch_cpus2.data       621370                       # number of UpgradeReq misses
system.numa_caches_downward2.UpgradeReq_misses::total       621370                       # number of UpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::switch_cpus2.data       511039                       # number of SCUpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::total       511039                       # number of SCUpgradeReq misses
system.numa_caches_downward2.ReadExReq_misses::switch_cpus2.data      1909011                       # number of ReadExReq misses
system.numa_caches_downward2.ReadExReq_misses::total      1909011                       # number of ReadExReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus2.inst      1188444                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus2.data      4709341                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::total      5897785                       # number of ReadSharedReq misses
system.numa_caches_downward2.demand_misses::switch_cpus2.inst      1188444                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::switch_cpus2.data      6618352                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::total      7806796                       # number of demand (read+write) misses
system.numa_caches_downward2.overall_misses::switch_cpus2.inst      1188444                       # number of overall misses
system.numa_caches_downward2.overall_misses::switch_cpus2.data      6618352                       # number of overall misses
system.numa_caches_downward2.overall_misses::total      7806796                       # number of overall misses
system.numa_caches_downward2.WritebackDirty_accesses::writebacks      2452278                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward2.WritebackDirty_accesses::total      2452278                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::switch_cpus2.data       621370                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::total       621370                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::switch_cpus2.data       511039                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::total       511039                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.ReadExReq_accesses::switch_cpus2.data      1945956                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward2.ReadExReq_accesses::total      1945956                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus2.inst      1188456                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus2.data      4725284                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::total      5913740                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.demand_accesses::switch_cpus2.inst      1188456                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::switch_cpus2.data      6671240                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::total      7859696                       # number of demand (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus2.inst      1188456                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus2.data      6671240                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::total      7859696                       # number of overall (read+write) accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.ReadExReq_miss_rate::switch_cpus2.data     0.981014                       # miss rate for ReadExReq accesses
system.numa_caches_downward2.ReadExReq_miss_rate::total     0.981014                       # miss rate for ReadExReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999990                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus2.data     0.996626                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::total     0.997302                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus2.inst     0.999990                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus2.data     0.992072                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::total     0.993269                       # miss rate for demand accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus2.inst     0.999990                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus2.data     0.992072                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::total     0.993269                       # miss rate for overall accesses
system.numa_caches_downward2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward2.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward2.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward2.writebacks::writebacks      2398342                       # number of writebacks
system.numa_caches_downward2.writebacks::total      2398342                       # number of writebacks
system.numa_caches_downward2.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward3.tags.replacements      8478048                       # number of replacements
system.numa_caches_downward3.tags.tagsinuse    15.208768                       # Cycle average of tags in use
system.numa_caches_downward3.tags.total_refs       657093                       # Total number of references to valid blocks.
system.numa_caches_downward3.tags.sampled_refs      8478048                       # Sample count of references to valid blocks.
system.numa_caches_downward3.tags.avg_refs     0.077505                       # Average number of references to valid blocks.
system.numa_caches_downward3.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward3.tags.occ_blocks::writebacks     7.975733                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus3.inst     1.602985                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus3.data     5.630050                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_percent::writebacks     0.498483                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus3.inst     0.100187                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus3.data     0.351878                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::total     0.950548                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward3.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.numa_caches_downward3.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.numa_caches_downward3.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.numa_caches_downward3.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward3.tags.tag_accesses    143654819                       # Number of tag accesses
system.numa_caches_downward3.tags.data_accesses    143654819                       # Number of data accesses
system.numa_caches_downward3.WritebackDirty_hits::writebacks      4806087                       # number of WritebackDirty hits
system.numa_caches_downward3.WritebackDirty_hits::total      4806087                       # number of WritebackDirty hits
system.numa_caches_downward3.ReadExReq_hits::switch_cpus3.data       135384                       # number of ReadExReq hits
system.numa_caches_downward3.ReadExReq_hits::total       135384                       # number of ReadExReq hits
system.numa_caches_downward3.ReadSharedReq_hits::switch_cpus3.inst           15                       # number of ReadSharedReq hits
system.numa_caches_downward3.ReadSharedReq_hits::switch_cpus3.data        24093                       # number of ReadSharedReq hits
system.numa_caches_downward3.ReadSharedReq_hits::total        24108                       # number of ReadSharedReq hits
system.numa_caches_downward3.demand_hits::switch_cpus3.inst           15                       # number of demand (read+write) hits
system.numa_caches_downward3.demand_hits::switch_cpus3.data       159477                       # number of demand (read+write) hits
system.numa_caches_downward3.demand_hits::total       159492                       # number of demand (read+write) hits
system.numa_caches_downward3.overall_hits::switch_cpus3.inst           15                       # number of overall hits
system.numa_caches_downward3.overall_hits::switch_cpus3.data       159477                       # number of overall hits
system.numa_caches_downward3.overall_hits::total       159492                       # number of overall hits
system.numa_caches_downward3.UpgradeReq_misses::switch_cpus3.data       232089                       # number of UpgradeReq misses
system.numa_caches_downward3.UpgradeReq_misses::total       232089                       # number of UpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::switch_cpus3.data       312696                       # number of SCUpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::total       312696                       # number of SCUpgradeReq misses
system.numa_caches_downward3.ReadExReq_misses::switch_cpus3.data      3733962                       # number of ReadExReq misses
system.numa_caches_downward3.ReadExReq_misses::total      3733962                       # number of ReadExReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus3.inst       738201                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus3.data      3626492                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::total      4364693                       # number of ReadSharedReq misses
system.numa_caches_downward3.demand_misses::switch_cpus3.inst       738201                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::switch_cpus3.data      7360454                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::total      8098655                       # number of demand (read+write) misses
system.numa_caches_downward3.overall_misses::switch_cpus3.inst       738201                       # number of overall misses
system.numa_caches_downward3.overall_misses::switch_cpus3.data      7360454                       # number of overall misses
system.numa_caches_downward3.overall_misses::total      8098655                       # number of overall misses
system.numa_caches_downward3.WritebackDirty_accesses::writebacks      4806087                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward3.WritebackDirty_accesses::total      4806087                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward3.UpgradeReq_accesses::switch_cpus3.data       232089                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.UpgradeReq_accesses::total       232089                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::switch_cpus3.data       312696                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::total       312696                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.ReadExReq_accesses::switch_cpus3.data      3869346                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward3.ReadExReq_accesses::total      3869346                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus3.inst       738216                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus3.data      3650585                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::total      4388801                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.demand_accesses::switch_cpus3.inst       738216                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::switch_cpus3.data      7519931                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::total      8258147                       # number of demand (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus3.inst       738216                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus3.data      7519931                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::total      8258147                       # number of overall (read+write) accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.ReadExReq_miss_rate::switch_cpus3.data     0.965011                       # miss rate for ReadExReq accesses
system.numa_caches_downward3.ReadExReq_miss_rate::total     0.965011                       # miss rate for ReadExReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus3.inst     0.999980                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus3.data     0.993400                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::total     0.994507                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus3.inst     0.999980                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus3.data     0.978793                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::total     0.980687                       # miss rate for demand accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus3.inst     0.999980                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus3.data     0.978793                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::total     0.980687                       # miss rate for overall accesses
system.numa_caches_downward3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward3.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward3.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward3.writebacks::writebacks      4645681                       # number of writebacks
system.numa_caches_downward3.writebacks::total      4645681                       # number of writebacks
system.numa_caches_downward3.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements      3045780                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.414465                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs       688481                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs      3045780                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.226044                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     2.881595                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus1.inst     2.604451                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus1.data     1.570069                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     1.795098                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     1.657005                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     2.826780                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     2.079467                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.180100                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus1.inst     0.162778                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus1.data     0.098129                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.112194                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.103563                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.176674                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.129967                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.963404                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses     43762705                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses     43762705                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks       277819                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total       277819                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus1.data           37                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus2.data           26                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus3.data           15                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total           78                       # number of UpgradeReq hits
system.numa_caches_upward0.SCUpgradeReq_hits::switch_cpus1.data          152                       # number of SCUpgradeReq hits
system.numa_caches_upward0.SCUpgradeReq_hits::switch_cpus2.data           60                       # number of SCUpgradeReq hits
system.numa_caches_upward0.SCUpgradeReq_hits::switch_cpus3.data           54                       # number of SCUpgradeReq hits
system.numa_caches_upward0.SCUpgradeReq_hits::total          266                       # number of SCUpgradeReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus1.data         4031                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data         2636                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus3.data         4286                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total        10953                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus1.inst        41803                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus1.data        36308                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.inst        48053                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data        60327                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.inst        56453                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data        66885                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total       309829                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus1.inst        41803                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus1.data        40339                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.inst        48053                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data        62963                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.inst        56453                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data        71171                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total       320782                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus1.inst        41803                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus1.data        40339                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.inst        48053                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data        62963                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.inst        56453                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data        71171                       # number of overall hits
system.numa_caches_upward0.overall_hits::total       320782                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus1.data        62121                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data        66860                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data        84507                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total       213488                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus1.data        81940                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data        70125                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data       107342                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total       259407                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus1.data        40813                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data        39122                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data        46701                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total       126636                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus1.inst       645606                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus1.data       436890                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst       534025                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data       384514                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst       681748                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data       488485                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total      3171268                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus1.inst       645606                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus1.data       477703                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst       534025                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data       423636                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst       681748                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data       535186                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total      3297904                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus1.inst       645606                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus1.data       477703                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst       534025                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data       423636                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst       681748                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data       535186                       # number of overall misses
system.numa_caches_upward0.overall_misses::total      3297904                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks       277819                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total       277819                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus1.data        62158                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data        66886                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data        84522                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total       213566                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus1.data        82092                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data        70185                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data       107396                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total       259673                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus1.data        44844                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data        41758                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data        50987                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total       137589                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus1.inst       687409                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus1.data       473198                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst       582078                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data       444841                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst       738201                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data       555370                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total      3481097                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus1.inst       687409                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus1.data       518042                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst       582078                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data       486599                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst       738201                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data       606357                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total      3618686                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus1.inst       687409                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus1.data       518042                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst       582078                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data       486599                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst       738201                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data       606357                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total      3618686                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus1.data     0.999405                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data     0.999611                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data     0.999823                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     0.999635                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.998148                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.999145                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data     0.999497                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total     0.998976                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus1.data     0.910111                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.936874                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data     0.915939                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.920393                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus1.inst     0.939188                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.923271                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.917446                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.864385                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst     0.923526                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.879567                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.910997                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus1.inst     0.939188                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus1.data     0.922132                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst     0.917446                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.870606                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst     0.923526                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.882625                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.911354                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus1.inst     0.939188                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus1.data     0.922132                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst     0.917446                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.870606                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst     0.923526                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.882625                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.911354                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks       250025                       # number of writebacks
system.numa_caches_upward0.writebacks::total       250025                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      2628318                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse     3.987663                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs       113070                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      2628318                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.043020                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle 11066070611500                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     2.817080                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.335002                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     0.016569                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     0.819013                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.176068                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.020938                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.001036                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.051188                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.249229                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     41187398                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     41187398                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      2285195                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      2285195                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data        35369                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data         2621                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus3.data        66525                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total       104515                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data         2837                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data          119                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus3.data         5593                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total         8549                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data        38206                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data         2740                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus3.data        72118                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total       113064                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data        38206                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data         2740                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus3.data        72118                       # number of overall hits
system.numa_caches_upward1.overall_hits::total       113064                       # number of overall hits
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data       602248                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data        45631                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data      1088458                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      1736337                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data       156065                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data        10234                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data       281365                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total       447664                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data       758313                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data        55865                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data      1369823                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      2184001                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data       758313                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data        55865                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data      1369823                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      2184001                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      2285195                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      2285195                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data       637617                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data        48252                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data      1154983                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      1840852                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data       158902                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data        10353                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data       286958                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total       456213                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data       796519                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data        58605                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data      1441941                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      2297065                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data       796519                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data        58605                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data      1441941                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      2297065                       # number of overall (read+write) accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.944529                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.945681                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data     0.942402                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.943225                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.982146                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.988506                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.980509                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.981261                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.952034                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.953246                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data     0.949985                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.950779                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.952034                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.953246                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data     0.949985                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.950779                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      2172111                       # number of writebacks
system.numa_caches_upward1.writebacks::total      2172111                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward2.tags.replacements     16295687                       # number of replacements
system.numa_caches_upward2.tags.tagsinuse    15.788831                       # Cycle average of tags in use
system.numa_caches_upward2.tags.total_refs       209236                       # Total number of references to valid blocks.
system.numa_caches_upward2.tags.sampled_refs     16295687                       # Sample count of references to valid blocks.
system.numa_caches_upward2.tags.avg_refs     0.012840                       # Average number of references to valid blocks.
system.numa_caches_upward2.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward2.tags.occ_blocks::writebacks     7.958560                       # Average occupied blocks per requestor
system.numa_caches_upward2.tags.occ_blocks::switch_cpus0.data     2.811996                       # Average occupied blocks per requestor
system.numa_caches_upward2.tags.occ_blocks::switch_cpus1.data     2.456617                       # Average occupied blocks per requestor
system.numa_caches_upward2.tags.occ_blocks::switch_cpus3.data     2.561657                       # Average occupied blocks per requestor
system.numa_caches_upward2.tags.occ_percent::writebacks     0.497410                       # Average percentage of cache occupancy
system.numa_caches_upward2.tags.occ_percent::switch_cpus0.data     0.175750                       # Average percentage of cache occupancy
system.numa_caches_upward2.tags.occ_percent::switch_cpus1.data     0.153539                       # Average percentage of cache occupancy
system.numa_caches_upward2.tags.occ_percent::switch_cpus3.data     0.160104                       # Average percentage of cache occupancy
system.numa_caches_upward2.tags.occ_percent::total     0.986802                       # Average percentage of cache occupancy
system.numa_caches_upward2.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.numa_caches_upward2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.numa_caches_upward2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward2.tags.tag_accesses    255642007                       # Number of tag accesses
system.numa_caches_upward2.tags.data_accesses    255642007                       # Number of data accesses
system.numa_caches_upward2.WritebackDirty_hits::writebacks      9216108                       # number of WritebackDirty hits
system.numa_caches_upward2.WritebackDirty_hits::total      9216108                       # number of WritebackDirty hits
system.numa_caches_upward2.UpgradeReq_hits::switch_cpus0.data            6                       # number of UpgradeReq hits
system.numa_caches_upward2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.numa_caches_upward2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.numa_caches_upward2.UpgradeReq_hits::total           15                       # number of UpgradeReq hits
system.numa_caches_upward2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.numa_caches_upward2.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.numa_caches_upward2.ReadExReq_hits::switch_cpus0.data        63081                       # number of ReadExReq hits
system.numa_caches_upward2.ReadExReq_hits::switch_cpus1.data        42139                       # number of ReadExReq hits
system.numa_caches_upward2.ReadExReq_hits::switch_cpus3.data        49887                       # number of ReadExReq hits
system.numa_caches_upward2.ReadExReq_hits::total       155107                       # number of ReadExReq hits
system.numa_caches_upward2.ReadSharedReq_hits::switch_cpus0.data         8591                       # number of ReadSharedReq hits
system.numa_caches_upward2.ReadSharedReq_hits::switch_cpus1.data         6019                       # number of ReadSharedReq hits
system.numa_caches_upward2.ReadSharedReq_hits::switch_cpus3.data         6439                       # number of ReadSharedReq hits
system.numa_caches_upward2.ReadSharedReq_hits::total        21049                       # number of ReadSharedReq hits
system.numa_caches_upward2.demand_hits::switch_cpus0.data        71672                       # number of demand (read+write) hits
system.numa_caches_upward2.demand_hits::switch_cpus1.data        48158                       # number of demand (read+write) hits
system.numa_caches_upward2.demand_hits::switch_cpus3.data        56326                       # number of demand (read+write) hits
system.numa_caches_upward2.demand_hits::total       176156                       # number of demand (read+write) hits
system.numa_caches_upward2.overall_hits::switch_cpus0.data        71672                       # number of overall hits
system.numa_caches_upward2.overall_hits::switch_cpus1.data        48158                       # number of overall hits
system.numa_caches_upward2.overall_hits::switch_cpus3.data        56326                       # number of overall hits
system.numa_caches_upward2.overall_hits::total       176156                       # number of overall hits
system.numa_caches_upward2.UpgradeReq_misses::switch_cpus0.data        11686                       # number of UpgradeReq misses
system.numa_caches_upward2.UpgradeReq_misses::switch_cpus1.data        11006                       # number of UpgradeReq misses
system.numa_caches_upward2.UpgradeReq_misses::switch_cpus3.data        10551                       # number of UpgradeReq misses
system.numa_caches_upward2.UpgradeReq_misses::total        33243                       # number of UpgradeReq misses
system.numa_caches_upward2.SCUpgradeReq_misses::switch_cpus0.data         1448                       # number of SCUpgradeReq misses
system.numa_caches_upward2.SCUpgradeReq_misses::switch_cpus1.data         1136                       # number of SCUpgradeReq misses
system.numa_caches_upward2.SCUpgradeReq_misses::switch_cpus3.data         1566                       # number of SCUpgradeReq misses
system.numa_caches_upward2.SCUpgradeReq_misses::total         4150                       # number of SCUpgradeReq misses
system.numa_caches_upward2.ReadExReq_misses::switch_cpus0.data      2569509                       # number of ReadExReq misses
system.numa_caches_upward2.ReadExReq_misses::switch_cpus1.data      2150847                       # number of ReadExReq misses
system.numa_caches_upward2.ReadExReq_misses::switch_cpus3.data      2440697                       # number of ReadExReq misses
system.numa_caches_upward2.ReadExReq_misses::total      7161053                       # number of ReadExReq misses
system.numa_caches_upward2.ReadSharedReq_misses::switch_cpus0.data      2622657                       # number of ReadSharedReq misses
system.numa_caches_upward2.ReadSharedReq_misses::switch_cpus1.data      2264719                       # number of ReadSharedReq misses
system.numa_caches_upward2.ReadSharedReq_misses::switch_cpus3.data      2378201                       # number of ReadSharedReq misses
system.numa_caches_upward2.ReadSharedReq_misses::total      7265577                       # number of ReadSharedReq misses
system.numa_caches_upward2.demand_misses::switch_cpus0.data      5192166                       # number of demand (read+write) misses
system.numa_caches_upward2.demand_misses::switch_cpus1.data      4415566                       # number of demand (read+write) misses
system.numa_caches_upward2.demand_misses::switch_cpus3.data      4818898                       # number of demand (read+write) misses
system.numa_caches_upward2.demand_misses::total     14426630                       # number of demand (read+write) misses
system.numa_caches_upward2.overall_misses::switch_cpus0.data      5192166                       # number of overall misses
system.numa_caches_upward2.overall_misses::switch_cpus1.data      4415566                       # number of overall misses
system.numa_caches_upward2.overall_misses::switch_cpus3.data      4818898                       # number of overall misses
system.numa_caches_upward2.overall_misses::total     14426630                       # number of overall misses
system.numa_caches_upward2.WritebackDirty_accesses::writebacks      9216108                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward2.WritebackDirty_accesses::total      9216108                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward2.UpgradeReq_accesses::switch_cpus0.data        11692                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward2.UpgradeReq_accesses::switch_cpus1.data        11011                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward2.UpgradeReq_accesses::switch_cpus3.data        10555                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward2.UpgradeReq_accesses::total        33258                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward2.SCUpgradeReq_accesses::switch_cpus0.data         1448                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward2.SCUpgradeReq_accesses::switch_cpus1.data         1136                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward2.SCUpgradeReq_accesses::switch_cpus3.data         1567                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward2.SCUpgradeReq_accesses::total         4151                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward2.ReadExReq_accesses::switch_cpus0.data      2632590                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward2.ReadExReq_accesses::switch_cpus1.data      2192986                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward2.ReadExReq_accesses::switch_cpus3.data      2490584                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward2.ReadExReq_accesses::total      7316160                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward2.ReadSharedReq_accesses::switch_cpus0.data      2631248                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward2.ReadSharedReq_accesses::switch_cpus1.data      2270738                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward2.ReadSharedReq_accesses::switch_cpus3.data      2384640                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward2.ReadSharedReq_accesses::total      7286626                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward2.demand_accesses::switch_cpus0.data      5263838                       # number of demand (read+write) accesses
system.numa_caches_upward2.demand_accesses::switch_cpus1.data      4463724                       # number of demand (read+write) accesses
system.numa_caches_upward2.demand_accesses::switch_cpus3.data      4875224                       # number of demand (read+write) accesses
system.numa_caches_upward2.demand_accesses::total     14602786                       # number of demand (read+write) accesses
system.numa_caches_upward2.overall_accesses::switch_cpus0.data      5263838                       # number of overall (read+write) accesses
system.numa_caches_upward2.overall_accesses::switch_cpus1.data      4463724                       # number of overall (read+write) accesses
system.numa_caches_upward2.overall_accesses::switch_cpus3.data      4875224                       # number of overall (read+write) accesses
system.numa_caches_upward2.overall_accesses::total     14602786                       # number of overall (read+write) accesses
system.numa_caches_upward2.UpgradeReq_miss_rate::switch_cpus0.data     0.999487                       # miss rate for UpgradeReq accesses
system.numa_caches_upward2.UpgradeReq_miss_rate::switch_cpus1.data     0.999546                       # miss rate for UpgradeReq accesses
system.numa_caches_upward2.UpgradeReq_miss_rate::switch_cpus3.data     0.999621                       # miss rate for UpgradeReq accesses
system.numa_caches_upward2.UpgradeReq_miss_rate::total     0.999549                       # miss rate for UpgradeReq accesses
system.numa_caches_upward2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.999362                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward2.SCUpgradeReq_miss_rate::total     0.999759                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward2.ReadExReq_miss_rate::switch_cpus0.data     0.976038                       # miss rate for ReadExReq accesses
system.numa_caches_upward2.ReadExReq_miss_rate::switch_cpus1.data     0.980785                       # miss rate for ReadExReq accesses
system.numa_caches_upward2.ReadExReq_miss_rate::switch_cpus3.data     0.979970                       # miss rate for ReadExReq accesses
system.numa_caches_upward2.ReadExReq_miss_rate::total     0.978799                       # miss rate for ReadExReq accesses
system.numa_caches_upward2.ReadSharedReq_miss_rate::switch_cpus0.data     0.996735                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward2.ReadSharedReq_miss_rate::switch_cpus1.data     0.997349                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward2.ReadSharedReq_miss_rate::switch_cpus3.data     0.997300                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward2.ReadSharedReq_miss_rate::total     0.997111                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward2.demand_miss_rate::switch_cpus0.data     0.986384                       # miss rate for demand accesses
system.numa_caches_upward2.demand_miss_rate::switch_cpus1.data     0.989211                       # miss rate for demand accesses
system.numa_caches_upward2.demand_miss_rate::switch_cpus3.data     0.988446                       # miss rate for demand accesses
system.numa_caches_upward2.demand_miss_rate::total     0.987937                       # miss rate for demand accesses
system.numa_caches_upward2.overall_miss_rate::switch_cpus0.data     0.986384                       # miss rate for overall accesses
system.numa_caches_upward2.overall_miss_rate::switch_cpus1.data     0.989211                       # miss rate for overall accesses
system.numa_caches_upward2.overall_miss_rate::switch_cpus3.data     0.988446                       # miss rate for overall accesses
system.numa_caches_upward2.overall_miss_rate::total     0.987937                       # miss rate for overall accesses
system.numa_caches_upward2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward2.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward2.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward2.writebacks::writebacks      9039886                       # number of writebacks
system.numa_caches_upward2.writebacks::total      9039886                       # number of writebacks
system.numa_caches_upward2.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward3.tags.replacements     17168772                       # number of replacements
system.numa_caches_upward3.tags.tagsinuse    15.701009                       # Cycle average of tags in use
system.numa_caches_upward3.tags.total_refs       527754                       # Total number of references to valid blocks.
system.numa_caches_upward3.tags.sampled_refs     17168772                       # Sample count of references to valid blocks.
system.numa_caches_upward3.tags.avg_refs     0.030739                       # Average number of references to valid blocks.
system.numa_caches_upward3.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward3.tags.occ_blocks::writebacks     6.345309                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus0.inst     0.977446                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus0.data     2.132755                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus1.inst     0.883515                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus1.data     2.294150                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus2.inst     0.553428                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus2.data     2.514406                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_percent::writebacks     0.396582                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus0.inst     0.061090                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus0.data     0.133297                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus1.inst     0.055220                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus1.data     0.143384                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus2.inst     0.034589                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus2.data     0.157150                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::total     0.981313                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward3.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward3.tags.tag_accesses    267757995                       # Number of tag accesses
system.numa_caches_upward3.tags.data_accesses    267757995                       # Number of data accesses
system.numa_caches_upward3.WritebackDirty_hits::writebacks      6444269                       # number of WritebackDirty hits
system.numa_caches_upward3.WritebackDirty_hits::total      6444269                       # number of WritebackDirty hits
system.numa_caches_upward3.UpgradeReq_hits::switch_cpus0.data           61                       # number of UpgradeReq hits
system.numa_caches_upward3.UpgradeReq_hits::switch_cpus1.data           51                       # number of UpgradeReq hits
system.numa_caches_upward3.UpgradeReq_hits::switch_cpus2.data           37                       # number of UpgradeReq hits
system.numa_caches_upward3.UpgradeReq_hits::total          149                       # number of UpgradeReq hits
system.numa_caches_upward3.SCUpgradeReq_hits::switch_cpus0.data          213                       # number of SCUpgradeReq hits
system.numa_caches_upward3.SCUpgradeReq_hits::switch_cpus1.data           64                       # number of SCUpgradeReq hits
system.numa_caches_upward3.SCUpgradeReq_hits::switch_cpus2.data           66                       # number of SCUpgradeReq hits
system.numa_caches_upward3.SCUpgradeReq_hits::total          343                       # number of SCUpgradeReq hits
system.numa_caches_upward3.ReadExReq_hits::switch_cpus0.data        27260                       # number of ReadExReq hits
system.numa_caches_upward3.ReadExReq_hits::switch_cpus1.data        12945                       # number of ReadExReq hits
system.numa_caches_upward3.ReadExReq_hits::switch_cpus2.data        16590                       # number of ReadExReq hits
system.numa_caches_upward3.ReadExReq_hits::total        56795                       # number of ReadExReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus0.inst         1712                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus0.data        14417                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus1.inst         1470                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus1.data        71129                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus2.inst         1061                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus2.data        42241                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::total       132030                       # number of ReadSharedReq hits
system.numa_caches_upward3.demand_hits::switch_cpus0.inst         1712                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus0.data        41677                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus1.inst         1470                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus1.data        84074                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus2.inst         1061                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus2.data        58831                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::total       188825                       # number of demand (read+write) hits
system.numa_caches_upward3.overall_hits::switch_cpus0.inst         1712                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus0.data        41677                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus1.inst         1470                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus1.data        84074                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus2.inst         1061                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus2.data        58831                       # number of overall hits
system.numa_caches_upward3.overall_hits::total       188825                       # number of overall hits
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus0.data       265710                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus1.data       231039                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus2.data       324783                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::total       821532                       # number of UpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus0.data       176237                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus1.data       149593                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus2.data       136137                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::total       461967                       # number of SCUpgradeReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus0.data      1586668                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus1.data      1571039                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus2.data      1669046                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::total      4826753                       # number of ReadExReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus0.inst       797363                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus0.data      3084366                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus1.inst       736737                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus1.data      2994022                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus2.inst       605305                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus2.data      3299593                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::total     11517386                       # number of ReadSharedReq misses
system.numa_caches_upward3.demand_misses::switch_cpus0.inst       797363                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus0.data      4671034                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus1.inst       736737                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus1.data      4565061                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus2.inst       605305                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus2.data      4968639                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::total     16344139                       # number of demand (read+write) misses
system.numa_caches_upward3.overall_misses::switch_cpus0.inst       797363                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus0.data      4671034                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus1.inst       736737                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus1.data      4565061                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus2.inst       605305                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus2.data      4968639                       # number of overall misses
system.numa_caches_upward3.overall_misses::total     16344139                       # number of overall misses
system.numa_caches_upward3.WritebackDirty_accesses::writebacks      6444269                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward3.WritebackDirty_accesses::total      6444269                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus0.data       265771                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus1.data       231090                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus2.data       324820                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::total       821681                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus0.data       176450                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus1.data       149657                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus2.data       136203                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::total       462310                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus0.data      1613928                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus1.data      1583984                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus2.data      1685636                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::total      4883548                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus0.inst       799075                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus0.data      3098783                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus1.inst       738207                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus1.data      3065151                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus2.inst       606366                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus2.data      3341834                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::total     11649416                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.demand_accesses::switch_cpus0.inst       799075                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus0.data      4712711                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus1.inst       738207                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus1.data      4649135                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus2.inst       606366                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus2.data      5027470                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::total     16532964                       # number of demand (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus0.inst       799075                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus0.data      4712711                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus1.inst       738207                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus1.data      4649135                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus2.inst       606366                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus2.data      5027470                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::total     16532964                       # number of overall (read+write) accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus0.data     0.999770                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus1.data     0.999779                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus2.data     0.999886                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::total     0.999819                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus0.data     0.998793                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus1.data     0.999572                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus2.data     0.999515                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::total     0.999258                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus0.data     0.983110                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus1.data     0.991828                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus2.data     0.990158                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::total     0.988370                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus0.inst     0.997858                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus0.data     0.995348                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus1.inst     0.998009                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus1.data     0.976794                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus2.inst     0.998250                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus2.data     0.987360                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::total     0.988666                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus0.inst     0.997858                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus0.data     0.991156                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus1.inst     0.998009                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus1.data     0.981916                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus2.inst     0.998250                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus2.data     0.988298                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::total     0.988579                       # miss rate for demand accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus0.inst     0.997858                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus0.data     0.991156                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus1.inst     0.998009                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus1.data     0.981916                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus2.inst     0.998250                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus2.data     0.988298                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::total     0.988579                       # miss rate for overall accesses
system.numa_caches_upward3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward3.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward3.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward3.writebacks::writebacks      6362887                       # number of writebacks
system.numa_caches_upward3.writebacks::total      6362887                       # number of writebacks
system.numa_caches_upward3.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits          2696486674                       # DTB read hits
system.switch_cpus0.dtb.read_misses           2637074                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses      2633554971                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          922349581                       # DTB write hits
system.switch_cpus0.dtb.write_misses           399825                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      792008624                       # DTB write accesses
system.switch_cpus0.dtb.data_hits          3618836255                       # DTB hits
system.switch_cpus0.dtb.data_misses           3036899                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses      3425563595                       # DTB accesses
system.switch_cpus0.itb.fetch_hits        16135374787                       # ITB hits
system.switch_cpus0.itb.fetch_misses           487737                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses    16135862524                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles             22587147558                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts        16557272164                       # Number of instructions committed
system.switch_cpus0.committedOps          16557272164                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses  15446896829                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses       6408825                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           19147030                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts   1334184868                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts         15446896829                       # number of integer instructions
system.switch_cpus0.num_fp_insts              6408825                       # number of float instructions
system.switch_cpus0.num_int_register_reads  23627504983                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes  13148058381                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads      2220425                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes      2245908                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs           3624686241                       # number of memory refs
system.switch_cpus0.num_load_insts         2701399021                       # Number of load instructions
system.switch_cpus0.num_store_insts         923287220                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      6026362075.745096                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      16560785482.254904                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.733195                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.266805                       # Percentage of idle cycles
system.switch_cpus0.Branches               1437551976                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass   1016288289      6.14%      6.14% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu      11862203105     71.63%     77.77% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         4555575      0.03%     77.79% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     77.79% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        3371492      0.02%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt         414450      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         134606      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     77.82% # Class of executed instruction
system.switch_cpus0.op_class::MemRead      2707807801     16.35%     94.17% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      923529697      5.58%     99.75% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      42004048      0.25%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total       16560309063                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits          2715059766                       # DTB read hits
system.switch_cpus1.dtb.read_misses           2464447                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses      2649145700                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          957259458                       # DTB write hits
system.switch_cpus1.dtb.write_misses           420652                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses      810124645                       # DTB write accesses
system.switch_cpus1.dtb.data_hits          3672319224                       # DTB hits
system.switch_cpus1.dtb.data_misses           2885099                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses      3459270345                       # DTB accesses
system.switch_cpus1.itb.fetch_hits        16223331399                       # ITB hits
system.switch_cpus1.itb.fetch_misses           512752                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses    16223844151                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles             22588304263                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts        16681676405                       # Number of instructions committed
system.switch_cpus1.committedOps          16681676405                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses  15557683471                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses       6424634                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           19194217                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts   1340705153                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts         15557683471                       # number of integer instructions
system.switch_cpus1.num_fp_insts              6424634                       # number of float instructions
system.switch_cpus1.num_int_register_reads  23808353057                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes  13217328303                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads      2191515                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes      2215919                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs           3677933705                       # number of memory refs
system.switch_cpus1.num_load_insts         2719714654                       # Number of load instructions
system.switch_cpus1.num_store_insts         958219051                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      5902386340.710751                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      16685917922.289249                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.738697                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.261303                       # Percentage of idle cycles
system.switch_cpus1.Branches               1446312930                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass   1027265994      6.16%      6.16% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu      11922658060     71.46%     77.62% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         4711568      0.03%     77.64% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     77.64% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd        3450872      0.02%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt         416611      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         134956      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     77.67% # Class of executed instruction
system.switch_cpus1.op_class::MemRead      2726471759     16.34%     94.01% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      958459414      5.74%     99.75% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      40992270      0.25%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total       16684561504                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits          2621740858                       # DTB read hits
system.switch_cpus2.dtb.read_misses           3313697                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses      2573821773                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          876225741                       # DTB write hits
system.switch_cpus2.dtb.write_misses           417760                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      790425058                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          3497966599                       # DTB hits
system.switch_cpus2.dtb.data_misses           3731457                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      3364246831                       # DTB accesses
system.switch_cpus2.itb.fetch_hits        16143443914                       # ITB hits
system.switch_cpus2.itb.fetch_misses           434842                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses    16143878756                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles             22587157275                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts        16444522944                       # Number of instructions committed
system.switch_cpus2.committedOps          16444522944                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses  15362515947                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       6390944                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           17288261                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts   1288077290                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts         15362515947                       # number of integer instructions
system.switch_cpus2.num_fp_insts              6390944                       # number of float instructions
system.switch_cpus2.num_int_register_reads  23535997638                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes  13155457905                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      2242896                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      2268437                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs           3504736383                       # number of memory refs
system.switch_cpus2.num_load_insts         2627573125                       # Number of load instructions
system.switch_cpus2.num_store_insts         877163258                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      6138472265.605297                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      16448685009.394703                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.728232                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.271768                       # Percentage of idle cycles
system.switch_cpus2.Branches               1387901828                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass    991311177      6.03%      6.03% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu      11891053444     72.29%     78.32% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         4286199      0.03%     78.35% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     78.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        3328261      0.02%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt         421270      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         133615      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     78.37% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      2632568063     16.01%     94.38% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      877340086      5.33%     99.71% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      47812286      0.29%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total       16448254401                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits          2717009809                       # DTB read hits
system.switch_cpus3.dtb.read_misses           2397033                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses      2641430881                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          964553599                       # DTB write hits
system.switch_cpus3.dtb.write_misses           435585                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses      793446918                       # DTB write accesses
system.switch_cpus3.dtb.data_hits          3681563408                       # DTB hits
system.switch_cpus3.dtb.data_misses           2832618                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses      3434877799                       # DTB accesses
system.switch_cpus3.itb.fetch_hits        16237967803                       # ITB hits
system.switch_cpus3.itb.fetch_misses           540013                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses    16238507816                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles             22588304850                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts        16767303764                       # Number of instructions committed
system.switch_cpus3.committedOps          16767303764                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses  15639519636                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses       6321622                       # Number of float alu accesses
system.switch_cpus3.num_func_calls           20646915                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts   1363783373                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts         15639519636                       # number of integer instructions
system.switch_cpus3.num_fp_insts              6321622                       # number of float instructions
system.switch_cpus3.num_int_register_reads  23940235092                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes  13268795313                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads      2152679                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes      2176749                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs           3687103993                       # number of memory refs
system.switch_cpus3.num_load_insts         2721569064                       # Number of load instructions
system.switch_cpus3.num_store_insts         965534929                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      5816780273.923530                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      16771524576.076469                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.742487                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.257513                       # Percentage of idle cycles
system.switch_cpus3.Branches               1472899015                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass   1027710743      6.13%      6.13% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu      11996411660     71.53%     77.66% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         4731328      0.03%     77.69% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     77.69% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd        3395907      0.02%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt         407958      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         131537      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     77.71% # Class of executed instruction
system.switch_cpus3.op_class::MemRead      2729091853     16.27%     93.99% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      965870560      5.76%     99.75% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess      42384836      0.25%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total       16770136382                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp       25645334                       # Transaction distribution
system.system_bus.trans_dist::WriteReq         511816                       # Transaction distribution
system.system_bus.trans_dist::WriteResp        511816                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty     18223391                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict     12164972                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq      1795276                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq      1642177                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp      3437453                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq      14586634                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp     14586634                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq     25645334                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      2387511                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward2.cpu_side     15831571                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward3.cpu_side     17670891                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     35889973                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      4579130                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward2.cpu_side     13420513                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward3.cpu_side     17499314                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total     35498957                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward0.cpu_side      4280667                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward1.cpu_side       175592                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward3.cpu_side     18668749                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::total     23125008                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::system.numa_caches_upward0.cpu_side      5238848                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::system.numa_caches_upward1.cpu_side      4324278                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::system.numa_caches_upward2.cpu_side     14673773                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::total     24236899                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total          118750837                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    101646784                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward2.cpu_side    551424704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward3.cpu_side    523724032                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   1176795520                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side    107414216                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward2.cpu_side    466042816                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward3.cpu_side    523530816                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total   1096987848                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward0.cpu_side     98932768                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward1.cpu_side      7470464                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward3.cpu_side    547947776                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::total    654351008                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::system.numa_caches_upward0.cpu_side    119501080                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::system.numa_caches_upward1.cpu_side    184164672                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::system.numa_caches_upward2.cpu_side    513437376                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::total    817103128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          3745237504                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     70810410                       # Total snoops (count)
system.system_bus.snoop_fanout::samples     147505716                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         3.463128                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.498639                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::2                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::3            79191617     53.69%     53.69% # Request fanout histogram
system.system_bus.snoop_fanout::4            68314099     46.31%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            3                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            4                       # Request fanout histogram
system.system_bus.snoop_fanout::total       147505716                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.694067                       # Number of seconds simulated
sim_ticks                                694066739500                       # Number of ticks simulated
final_tick                               14710880083500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               27659633                       # Simulator instruction rate (inst/s)
host_op_rate                                 27659633                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              278704193                       # Simulator tick rate (ticks/s)
host_mem_usage                                1334940                       # Number of bytes of host memory used
host_seconds                                  2490.33                       # Real time elapsed on the host
sim_insts                                 68881744740                       # Number of instructions simulated
sim_ops                                   68881744740                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       336512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data       428608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        10368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data         2880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst      7886400                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data     13181376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        50496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        42112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::tsunami.ide         4096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          21942848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       336512                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        10368                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst      7886400                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        50496                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      8283776                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      8883904                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        8883904                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         5258                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data         6697                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          162                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data           45                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst       123225                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data       205959                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          789                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          658                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::tsunami.ide           64                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             342857                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       138811                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            138811                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       484841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       617531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst        14938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data         4149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     11362596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     18991511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst        72754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data        60674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::tsunami.ide           5901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             31614896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       484841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst        14938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     11362596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst        72754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        11935129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       12799783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            12799783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       12799783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       484841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       617531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst        14938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data         4149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     11362596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     18991511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst        72754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data        60674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::tsunami.ide          5901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            44414680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data       139584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data    120331584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        16128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     34037760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         154532736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     97472704                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       97472704                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         2181                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          120                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data      1880181                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data          252                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       531840                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2414574                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      1523011                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1523011                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data       201110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst        11065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    173371777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data        23237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide       49041048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            222648237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst        11065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           11065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      140437077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           140437077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      140437077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data       201110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst        11065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    173371777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data        23237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide      49041048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           363085314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.bytes_read::switch_cpus0.data        24576                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::switch_cpus2.data    129155520                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total         129180096                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::writebacks      6759872                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        6759872                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::switch_cpus0.data          384                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::switch_cpus2.data      2018055                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total            2018439                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::writebacks       105623                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total            105623                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::switch_cpus0.data        35409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::switch_cpus2.data    186085160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            186120568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::writebacks        9739513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total             9739513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::writebacks        9739513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::switch_cpus0.data        35409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::switch_cpus2.data    186085160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           195860081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                            0                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                          nan                       # Average gap between requests
system.mem_ctrls2.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.bytes_read::switch_cpus0.inst         1216                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus0.data      1530368                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus1.data         5952                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus2.inst      1395008                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus2.data    164202944                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus3.inst          896                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::switch_cpus3.data        25664                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::tsunami.ide        73664                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total         167235712                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus0.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus2.inst      1395008                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::switch_cpus3.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_inst_read::total      1397120                       # Number of instructions bytes read from this memory
system.mem_ctrls3.bytes_written::writebacks     16260224                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total       16260224                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::switch_cpus0.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus0.data        23912                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus1.data           93                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus2.inst        21797                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus2.data      2565671                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::switch_cpus3.data          401                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::tsunami.ide         1151                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total            2613058                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::writebacks       254066                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total            254066                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::switch_cpus0.inst         1752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus0.data      2204929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus1.data         8576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus2.inst      2009905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus2.data    236580915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus3.inst         1291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::switch_cpus3.data        36976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::tsunami.ide         106134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            240950477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus0.inst         1752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus2.inst      2009905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::switch_cpus3.inst         1291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_inst_read::total         2012948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::writebacks       23427465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            23427465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::writebacks       23427465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus0.inst         1752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus0.data      2204929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus1.data         8576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus2.inst      2009905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus2.data    236580915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus3.inst         1291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::switch_cpus3.data        36976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::tsunami.ide        106134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           264377942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                            0                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                          nan                       # Average gap between requests
system.mem_ctrls3.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     724                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     52387                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   21726     43.30%     43.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      0.18%     43.48% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    710      1.41%     44.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      5      0.01%     44.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  27647     55.10%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               50180                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    21724     49.09%     49.09% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      0.21%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     710      1.60%     50.91% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       5      0.01%     50.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   21719     49.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                44250                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            691744914000     99.66%     99.66% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.00%     99.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               34790000      0.01%     99.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 560000      0.00%     99.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2284286500      0.33%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        694071450500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999908                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.785583                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.881825                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.01%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   63      0.12%      0.13% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      0.13% # number of callpals executed
system.cpu0.kern.callpal::swpipl                48467     95.13%     95.27% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1487      2.92%     98.18% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%     98.19% # number of callpals executed
system.cpu0.kern.callpal::rti                     906      1.78%     99.96% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.03%     99.99% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 50946                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              968                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.099174                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.181221                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      693999093000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            75501500      0.01%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      63                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            58036                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          444.530540                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3008670                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            58548                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            51.388092                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   444.530540                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.868224                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.868224                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          463                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          6166096                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         6166096                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2090669                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2090669                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       787248                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        787248                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        48204                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        48204                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        46318                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        46318                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2877917                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2877917                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2877917                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2877917                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        53026                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        53026                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        16891                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        16891                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         3030                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3030                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         3976                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3976                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        69917                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         69917                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        69917                       # number of overall misses
system.cpu0.dcache.overall_misses::total        69917                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2143695                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2143695                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       804139                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       804139                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        51234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        51234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        50294                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        50294                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2947834                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2947834                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2947834                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2947834                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024736                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024736                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.021005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.021005                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.059140                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.059140                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.079055                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.079055                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.023718                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.023718                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.023718                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.023718                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        31434                       # number of writebacks
system.cpu0.dcache.writebacks::total            31434                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            47075                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999930                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          133057086                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            47586                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2796.139327                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999930                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18756988                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18756988                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      9307880                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9307880                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      9307880                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9307880                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      9307880                       # number of overall hits
system.cpu0.icache.overall_hits::total        9307880                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        47076                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        47076                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        47076                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         47076                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        47076                       # number of overall misses
system.cpu0.icache.overall_misses::total        47076                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      9354956                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9354956                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      9354956                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9354956                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      9354956                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9354956                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.005032                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005032                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.005032                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005032                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.005032                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005032                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        47075                       # number of writebacks
system.cpu0.icache.writebacks::total            47075                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     711                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     12261                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2853     26.32%     26.32% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    710      6.55%     32.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.01%     32.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   7274     67.12%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               10838                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2853     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     710     11.07%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.02%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2852     44.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 6416                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            693466604500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               34790000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              367202500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        693868761500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.392081                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.591991                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpctx                    2      0.02%      0.02% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 9416     81.52%     81.54% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1421     12.30%     93.84% # number of callpals executed
system.cpu1.kern.callpal::rti                     711      6.16%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 11550                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                712                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  1                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.001404                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.002805                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel           1548500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         53986084500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       2                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2101                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          432.663253                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             387847                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2506                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           154.767358                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   432.663253                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.845045                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.845045                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           711783                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          711783                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       223006                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         223006                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       122760                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        122760                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2158                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2158                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2037                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2037                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       345766                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          345766                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       345766                       # number of overall hits
system.cpu1.dcache.overall_hits::total         345766                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3484                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3484                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          474                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          474                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           13                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          132                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          132                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         3958                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3958                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         3958                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3958                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       226490                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       226490                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       123234                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       123234                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2169                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2169                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       349724                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       349724                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       349724                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       349724                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015383                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015383                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.003846                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003846                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.005988                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005988                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.060858                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.060858                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011317                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011317                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011317                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011317                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          244                       # number of writebacks
system.cpu1.dcache.writebacks::total              244                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3856                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          108926978                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4368                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         24937.494963                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2075700                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2075700                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1032066                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1032066                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1032066                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1032066                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1032066                       # number of overall hits
system.cpu1.icache.overall_hits::total        1032066                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         3856                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3856                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         3856                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3856                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         3856                       # number of overall misses
system.cpu1.icache.overall_misses::total         3856                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1035922                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1035922                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1035922                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1035922                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1035922                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1035922                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003722                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003722                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003722                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003722                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003722                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003722                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         3856                       # number of writebacks
system.cpu1.icache.writebacks::total             3856                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     830                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   5580115                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  545655     48.72%     48.72% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    278      0.02%     48.75% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    710      0.06%     48.81% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     48.81% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 573272     51.19%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total             1119916                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   545655     49.95%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     278      0.03%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     710      0.07%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  545654     49.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total              1092298                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            663243901500     95.59%     95.59% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               19877000      0.00%     95.59% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               34790000      0.01%     95.60% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     95.60% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            30559077500      4.40%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        693857810500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.951824                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.975339                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::4                    376528     99.80%     99.80% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.00%     99.80% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.00%     99.80% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.00%     99.80% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.00%     99.80% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.00%     99.80% # number of syscalls executed
system.cpu2.kern.syscall::74                      758      0.20%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::124                       1      0.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                377295                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    5      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 1399      0.06%      0.06% # number of callpals executed
system.cpu2.kern.callpal::tbi                       9      0.00%      0.06% # number of callpals executed
system.cpu2.kern.callpal::swpipl               739759     29.52%     29.58% # number of callpals executed
system.cpu2.kern.callpal::rdps                  61549      2.46%     32.03% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     32.03% # number of callpals executed
system.cpu2.kern.callpal::rti                  379168     15.13%     47.17% # number of callpals executed
system.cpu2.kern.callpal::callsys              377304     15.06%     62.22% # number of callpals executed
system.cpu2.kern.callpal::imb                      12      0.00%     62.22% # number of callpals executed
system.cpu2.kern.callpal::rdunique             946646     37.78%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               2505852                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel           380568                       # number of protection mode switches
system.cpu2.kern.mode_switch::user             378472                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel             378473                      
system.cpu2.kern.mode_good::user               378472                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.994495                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.997240                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      494667951500     71.30%     71.30% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        199121154000     28.70%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    1399                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         13704522                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.848566                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          430567725                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         13704957                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            31.416934                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.848566                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999704                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999704                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          435                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        901905646                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       901905646                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    261680858                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      261680858                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    155347286                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     155347286                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      6597195                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      6597195                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      6744337                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      6744337                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    417028144                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       417028144                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    417028144                       # number of overall hits
system.cpu2.dcache.overall_hits::total      417028144                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     11249282                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     11249282                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      2295078                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2295078                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       173862                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       173862                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         8454                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         8454                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     13544360                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13544360                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     13544360                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13544360                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    272930140                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    272930140                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    157642364                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    157642364                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      6771057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      6771057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      6752791                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      6752791                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    430572504                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    430572504                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    430572504                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    430572504                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.041217                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.041217                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.014559                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.014559                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.025677                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.025677                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001252                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001252                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.031457                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.031457                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.031457                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.031457                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      4273739                       # number of writebacks
system.cpu2.dcache.writebacks::total          4273739                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements         18639551                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999934                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1453013020                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         18640063                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            77.951079                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999934                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       2791134186                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      2791134186                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   1367607759                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1367607759                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   1367607759                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1367607759                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   1367607759                       # number of overall hits
system.cpu2.icache.overall_hits::total     1367607759                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst     18639556                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     18639556                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst     18639556                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      18639556                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst     18639556                       # number of overall misses
system.cpu2.icache.overall_misses::total     18639556                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   1386247315                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1386247315                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   1386247315                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1386247315                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   1386247315                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1386247315                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.013446                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.013446                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.013446                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.013446                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.013446                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.013446                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks     18639551                       # number of writebacks
system.cpu2.icache.writebacks::total         18639551                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     712                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     13230                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    3002     26.76%     26.76% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    710      6.33%     33.08% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.03%     33.11% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   7505     66.89%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               11220                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     3002     44.70%     44.70% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     710     10.57%     55.27% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.04%     55.32% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    3001     44.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 6716                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            693458335000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               34790000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              375329500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        693868806000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.399867                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.598574                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   60      0.50%      0.51% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.04%      0.55% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 9729     81.03%     81.58% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1422     11.84%     93.42% # number of callpals executed
system.cpu3.kern.callpal::rti                     779      6.49%     99.91% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.07%     99.98% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.02%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 12007                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              839                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.079857                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.147903                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      698676726000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      60                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             4560                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          475.100686                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             425799                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             5023                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            84.769859                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   475.100686                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.927931                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.927931                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          463                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           822503                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          822503                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       254997                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         254997                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       140707                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        140707                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2602                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2602                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2501                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2501                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       395704                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          395704                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       395704                       # number of overall hits
system.cpu3.dcache.overall_hits::total         395704                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5726                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5726                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1204                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1204                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           55                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          151                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         6930                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6930                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         6930                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6930                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       260723                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       260723                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       141911                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       141911                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         2652                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2652                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       402634                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       402634                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       402634                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       402634                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021962                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021962                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.008484                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008484                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.020700                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.020700                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.056938                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.056938                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.017212                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.017212                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.017212                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.017212                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1264                       # number of writebacks
system.cpu3.dcache.writebacks::total             1264                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5968                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           84245414                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6480                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         13000.835494                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          464                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2464918                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2464918                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1223507                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1223507                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1223507                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1223507                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1223507                       # number of overall hits
system.cpu3.icache.overall_hits::total        1223507                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         5968                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5968                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         5968                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5968                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         5968                       # number of overall misses
system.cpu3.icache.overall_misses::total         5968                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1229475                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1229475                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1229475                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1229475                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1229475                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1229475                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.004854                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004854                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.004854                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004854                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.004854                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004854                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         5968                       # number of writebacks
system.cpu3.icache.writebacks::total             5968                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                 4143                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                  33988608                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                        4155                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  13                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   126976                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         18                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq               535620                       # Transaction distribution
system.iobus.trans_dist::ReadResp              535620                       # Transaction distribution
system.iobus.trans_dist::WriteReq               10113                       # Transaction distribution
system.iobus.trans_dist::WriteResp              10113                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         7568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          680                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          940                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        13344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        23268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      1068198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      1068198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1091466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        30272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2720                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          470                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         7506                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        41980                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     34123928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     34123928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 34165908                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               534094                       # number of replacements
system.iocache.tags.tagsinuse               15.893571                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               534110                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide    15.893571                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.993348                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.993348                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              4806891                       # Number of tag accesses
system.iocache.tags.data_accesses             4806891                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide       532115                       # number of ReadReq misses
system.iocache.ReadReq_misses::total           532115                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1984                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1984                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide       532115                       # number of demand (read+write) misses
system.iocache.demand_misses::total            532115                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide       532115                       # number of overall misses
system.iocache.overall_misses::total           532115                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide       532115                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total         532115                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1984                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1984                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide       532115                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          532115                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide       532115                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         532115                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1979                       # number of writebacks
system.iocache.writebacks::total                 1979                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests        229110                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests       114664                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops          141485                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops       141485                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 571                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp             103703                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1142                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1142                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        31434                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        47072                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict            26590                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             5575                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           3976                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            9551                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq             11316                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp            11316                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          47076                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         56056                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       141224                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       215296                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 356520                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      6025472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      6331623                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                12357095                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         20606897                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          20823266                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.006796                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.082158                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                20681747     99.32%     99.32% # Request fanout histogram
system.l2bus0.snoop_fanout::1                  141519      0.68%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               1                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            20823266                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         13916                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests         6405                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          214223                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       214223                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp               7353                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                711                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               711                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty          244                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3856                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             1857                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              316                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            132                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             448                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq               158                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp              158                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           3856                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          3497                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu1.icache.mem_side::system.l2cache1.cpu_side        11568                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu1.dcache.mem_side::system.l2cache1.cpu_side        11729                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  23297                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu1.icache.mem_side::system.l2cache1.cpu_side       493568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu1.dcache.mem_side::system.l2cache1.cpu_side       255224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                  748792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         18074079                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          18087134                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.011844                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.108183                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                17872911     98.82%     98.82% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  214223      1.18%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               1                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            18087134                       # Request fanout histogram
system.l2bus2.snoop_filter.tot_requests      64710305                       # Total number of requests made to the snoop filter.
system.l2bus2.snoop_filter.hit_single_requests     32357812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus2.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus2.snoop_filter.tot_snoops         6224237                       # Total number of snoops made to the snoop filter.
system.l2bus2.snoop_filter.hit_single_snoops      6224227                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus2.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus2.trans_dist::ReadReq                2934                       # Transaction distribution
system.l2bus2.trans_dist::ReadResp           30065634                       # Transaction distribution
system.l2bus2.trans_dist::WriteReq               5563                       # Transaction distribution
system.l2bus2.trans_dist::WriteResp              5563                       # Transaction distribution
system.l2bus2.trans_dist::WritebackDirty      4273739                       # Transaction distribution
system.l2bus2.trans_dist::WritebackClean     18639545                       # Transaction distribution
system.l2bus2.trans_dist::CleanEvict          9430781                       # Transaction distribution
system.l2bus2.trans_dist::UpgradeReq             5280                       # Transaction distribution
system.l2bus2.trans_dist::SCUpgradeReq           8454                       # Transaction distribution
system.l2bus2.trans_dist::UpgradeResp           13734                       # Transaction distribution
system.l2bus2.trans_dist::ReadExReq           2289798                       # Transaction distribution
system.l2bus2.trans_dist::ReadExResp          2289798                       # Transaction distribution
system.l2bus2.trans_dist::ReadCleanReq       18639556                       # Transaction distribution
system.l2bus2.trans_dist::ReadSharedReq      11423144                       # Transaction distribution
system.l2bus2.pkt_count_system.cpu2.icache.mem_side::system.l2cache2.cpu_side     55918657                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count_system.cpu2.dcache.mem_side::system.l2cache2.cpu_side     41174866                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_count::total               97093523                       # Packet count per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu2.icache.mem_side::system.l2cache2.cpu_side   2385862464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size_system.cpu2.dcache.mem_side::system.l2cache2.cpu_side   1151170133                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.pkt_size::total              3537032597                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus2.snoops                         19064927                       # Total snoops (count)
system.l2bus2.snoop_fanout::samples          83771725                       # Request fanout histogram
system.l2bus2.snoop_fanout::mean             0.074300                       # Request fanout histogram
system.l2bus2.snoop_fanout::stdev            0.262259                       # Request fanout histogram
system.l2bus2.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus2.snoop_fanout::0                77547467     92.57%     92.57% # Request fanout histogram
system.l2bus2.snoop_fanout::1                 6224248      7.43%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::2                      10      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus2.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus2.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus2.snoop_fanout::total            83771725                       # Request fanout histogram
system.l2bus3.snoop_filter.tot_requests         23632                       # Total number of requests made to the snoop filter.
system.l2bus3.snoop_filter.hit_single_requests        11047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus3.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus3.snoop_filter.tot_snoops          200945                       # Total number of snoops made to the snoop filter.
system.l2bus3.snoop_filter.hit_single_snoops       200919                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus3.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus3.trans_dist::ReadResp              11749                       # Transaction distribution
system.l2bus3.trans_dist::WriteReq                713                       # Transaction distribution
system.l2bus3.trans_dist::WriteResp               713                       # Transaction distribution
system.l2bus3.trans_dist::WritebackDirty         1264                       # Transaction distribution
system.l2bus3.trans_dist::WritebackClean         5963                       # Transaction distribution
system.l2bus3.trans_dist::CleanEvict             3280                       # Transaction distribution
system.l2bus3.trans_dist::UpgradeReq              368                       # Transaction distribution
system.l2bus3.trans_dist::SCUpgradeReq            151                       # Transaction distribution
system.l2bus3.trans_dist::UpgradeResp             519                       # Transaction distribution
system.l2bus3.trans_dist::ReadExReq               836                       # Transaction distribution
system.l2bus3.trans_dist::ReadExResp              836                       # Transaction distribution
system.l2bus3.trans_dist::ReadCleanReq           5968                       # Transaction distribution
system.l2bus3.trans_dist::ReadSharedReq          5781                       # Transaction distribution
system.l2bus3.pkt_count_system.cpu3.icache.mem_side::system.l2cache3.cpu_side        17899                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count_system.cpu3.dcache.mem_side::system.l2cache3.cpu_side        20242                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_count::total                  38141                       # Packet count per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu3.icache.mem_side::system.l2cache3.cpu_side       763584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size_system.cpu3.dcache.mem_side::system.l2cache3.cpu_side       510088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.pkt_size::total                 1273672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus3.snoops                         17759745                       # Total snoops (count)
system.l2bus3.snoop_fanout::samples          17782527                       # Request fanout histogram
system.l2bus3.snoop_fanout::mean             0.011304                       # Request fanout histogram
system.l2bus3.snoop_fanout::stdev            0.105731                       # Request fanout histogram
system.l2bus3.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus3.snoop_fanout::0                17581540     98.87%     98.87% # Request fanout histogram
system.l2bus3.snoop_fanout::1                  200961      1.13%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::2                      26      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus3.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus3.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus3.snoop_fanout::total            17782527                       # Request fanout histogram
system.l2cache0.tags.replacements               34691                       # number of replacements
system.l2cache0.tags.tagsinuse            3707.780247                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                354864                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               38653                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                9.180762                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   999.465912                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   708.301355                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data  2000.012979                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.244010                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.172925                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.488284                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.905220                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3962                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          881                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2915                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.967285                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses             1894993                       # Number of tag accesses
system.l2cache0.tags.data_accesses            1894993                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        31434                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        31434                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        47072                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        47072                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data         1141                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            1141                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst        41799                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        41799                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data        22871                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total        22871                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst        41799                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data        24012                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              65811                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst        41799                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data        24012                       # number of overall hits
system.l2cache0.overall_hits::total             65811                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         5574                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         5574                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data         3976                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         3976                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data        10175                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total         10175                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         5277                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         5277                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data        33185                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total        33185                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         5277                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data        43360                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            48637                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         5277                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data        43360                       # number of overall misses
system.l2cache0.overall_misses::total           48637                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        31434                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        31434                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        47072                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        47072                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         5575                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         5575                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data         3976                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         3976                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data        11316                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total        11316                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst        47076                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        47076                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data        56056                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        56056                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst        47076                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data        67372                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total         114448                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst        47076                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data        67372                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total        114448                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.999821                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.999821                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.899169                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.899169                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.112095                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.112095                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.591997                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.591997                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.112095                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.643591                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.424970                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.112095                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.643591                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.424970                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks          16039                       # number of writebacks
system.l2cache0.writebacks::total               16039                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                 250                       # number of replacements
system.l2cache1.tags.tagsinuse            3924.550261                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                469788                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                4103                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs              114.498660                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  2404.150739                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus1.inst   930.016562                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus1.data   590.382960                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.586951                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus1.inst     0.227055                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus1.data     0.144136                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.958142                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3853                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3850                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.940674                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              113442                       # Number of tag accesses
system.l2cache1.tags.data_accesses             113442                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks          244                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total          244                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3856                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3856                       # number of WritebackClean hits
system.l2cache1.ReadExReq_hits::switch_cpus1.data           13                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total              13                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus1.inst         3678                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         3678                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus1.data         1925                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         1925                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus1.inst         3678                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus1.data         1938                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               5616                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus1.inst         3678                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus1.data         1938                       # number of overall hits
system.l2cache1.overall_hits::total              5616                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus1.data          316                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          316                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus1.data          132                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          132                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus1.data          145                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total           145                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus1.inst          178                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total          178                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus1.data         1572                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         1572                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus1.inst          178                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus1.data         1717                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             1895                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus1.inst          178                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus1.data         1717                       # number of overall misses
system.l2cache1.overall_misses::total            1895                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks          244                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total          244                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3856                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3856                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus1.data          316                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          316                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus1.data          132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus1.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total          158                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus1.inst         3856                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         3856                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus1.data         3497                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         3497                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus1.inst         3856                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus1.data         3655                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total           7511                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus1.inst         3856                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus1.data         3655                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total          7511                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus1.data     0.917722                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.917722                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus1.inst     0.046162                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.046162                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus1.data     0.449528                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.449528                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus1.inst     0.046162                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus1.data     0.469767                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.252297                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus1.inst     0.046162                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus1.data     0.469767                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.252297                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks            193                       # number of writebacks
system.l2cache1.writebacks::total                 193                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache2.tags.replacements             6960739                       # number of replacements
system.l2cache2.tags.tagsinuse            4026.282768                       # Cycle average of tags in use
system.l2cache2.tags.total_refs              57068891                       # Total number of references to valid blocks.
system.l2cache2.tags.sampled_refs             6963550                       # Sample count of references to valid blocks.
system.l2cache2.tags.avg_refs                8.195373                       # Average number of references to valid blocks.
system.l2cache2.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache2.tags.occ_blocks::writebacks   930.885491                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus2.inst   223.034687                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_blocks::switch_cpus2.data  2872.362590                       # Average occupied blocks per requestor
system.l2cache2.tags.occ_percent::writebacks     0.227267                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus2.inst     0.054452                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::switch_cpus2.data     0.701260                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_percent::total      0.982979                       # Average percentage of cache occupancy
system.l2cache2.tags.occ_task_id_blocks::1024         2811                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::2         2796                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2cache2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2cache2.tags.occ_task_id_percent::1024     0.686279                       # Percentage of cache occupancy per task id
system.l2cache2.tags.tag_accesses           526948569                       # Number of tag accesses
system.l2cache2.tags.data_accesses          526948569                       # Number of data accesses
system.l2cache2.WritebackDirty_hits::writebacks      4273739                       # number of WritebackDirty hits
system.l2cache2.WritebackDirty_hits::total      4273739                       # number of WritebackDirty hits
system.l2cache2.WritebackClean_hits::writebacks     18639545                       # number of WritebackClean hits
system.l2cache2.WritebackClean_hits::total     18639545                       # number of WritebackClean hits
system.l2cache2.ReadExReq_hits::switch_cpus2.data       755950                       # number of ReadExReq hits
system.l2cache2.ReadExReq_hits::total          755950                       # number of ReadExReq hits
system.l2cache2.ReadCleanReq_hits::switch_cpus2.inst     18493696                       # number of ReadCleanReq hits
system.l2cache2.ReadCleanReq_hits::total     18493696                       # number of ReadCleanReq hits
system.l2cache2.ReadSharedReq_hits::switch_cpus2.data      6260629                       # number of ReadSharedReq hits
system.l2cache2.ReadSharedReq_hits::total      6260629                       # number of ReadSharedReq hits
system.l2cache2.demand_hits::switch_cpus2.inst     18493696                       # number of demand (read+write) hits
system.l2cache2.demand_hits::switch_cpus2.data      7016579                       # number of demand (read+write) hits
system.l2cache2.demand_hits::total           25510275                       # number of demand (read+write) hits
system.l2cache2.overall_hits::switch_cpus2.inst     18493696                       # number of overall hits
system.l2cache2.overall_hits::switch_cpus2.data      7016579                       # number of overall hits
system.l2cache2.overall_hits::total          25510275                       # number of overall hits
system.l2cache2.UpgradeReq_misses::switch_cpus2.data         5280                       # number of UpgradeReq misses
system.l2cache2.UpgradeReq_misses::total         5280                       # number of UpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::switch_cpus2.data         8454                       # number of SCUpgradeReq misses
system.l2cache2.SCUpgradeReq_misses::total         8454                       # number of SCUpgradeReq misses
system.l2cache2.ReadExReq_misses::switch_cpus2.data      1533848                       # number of ReadExReq misses
system.l2cache2.ReadExReq_misses::total       1533848                       # number of ReadExReq misses
system.l2cache2.ReadCleanReq_misses::switch_cpus2.inst       145860                       # number of ReadCleanReq misses
system.l2cache2.ReadCleanReq_misses::total       145860                       # number of ReadCleanReq misses
system.l2cache2.ReadSharedReq_misses::switch_cpus2.data      5162515                       # number of ReadSharedReq misses
system.l2cache2.ReadSharedReq_misses::total      5162515                       # number of ReadSharedReq misses
system.l2cache2.demand_misses::switch_cpus2.inst       145860                       # number of demand (read+write) misses
system.l2cache2.demand_misses::switch_cpus2.data      6696363                       # number of demand (read+write) misses
system.l2cache2.demand_misses::total          6842223                       # number of demand (read+write) misses
system.l2cache2.overall_misses::switch_cpus2.inst       145860                       # number of overall misses
system.l2cache2.overall_misses::switch_cpus2.data      6696363                       # number of overall misses
system.l2cache2.overall_misses::total         6842223                       # number of overall misses
system.l2cache2.WritebackDirty_accesses::writebacks      4273739                       # number of WritebackDirty accesses(hits+misses)
system.l2cache2.WritebackDirty_accesses::total      4273739                       # number of WritebackDirty accesses(hits+misses)
system.l2cache2.WritebackClean_accesses::writebacks     18639545                       # number of WritebackClean accesses(hits+misses)
system.l2cache2.WritebackClean_accesses::total     18639545                       # number of WritebackClean accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::switch_cpus2.data         5280                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.UpgradeReq_accesses::total         5280                       # number of UpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::switch_cpus2.data         8454                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.SCUpgradeReq_accesses::total         8454                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache2.ReadExReq_accesses::switch_cpus2.data      2289798                       # number of ReadExReq accesses(hits+misses)
system.l2cache2.ReadExReq_accesses::total      2289798                       # number of ReadExReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::switch_cpus2.inst     18639556                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadCleanReq_accesses::total     18639556                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::switch_cpus2.data     11423144                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.ReadSharedReq_accesses::total     11423144                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache2.demand_accesses::switch_cpus2.inst     18639556                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::switch_cpus2.data     13712942                       # number of demand (read+write) accesses
system.l2cache2.demand_accesses::total       32352498                       # number of demand (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus2.inst     18639556                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::switch_cpus2.data     13712942                       # number of overall (read+write) accesses
system.l2cache2.overall_accesses::total      32352498                       # number of overall (read+write) accesses
system.l2cache2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache2.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache2.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache2.ReadExReq_miss_rate::switch_cpus2.data     0.669862                       # miss rate for ReadExReq accesses
system.l2cache2.ReadExReq_miss_rate::total     0.669862                       # miss rate for ReadExReq accesses
system.l2cache2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.007825                       # miss rate for ReadCleanReq accesses
system.l2cache2.ReadCleanReq_miss_rate::total     0.007825                       # miss rate for ReadCleanReq accesses
system.l2cache2.ReadSharedReq_miss_rate::switch_cpus2.data     0.451935                       # miss rate for ReadSharedReq accesses
system.l2cache2.ReadSharedReq_miss_rate::total     0.451935                       # miss rate for ReadSharedReq accesses
system.l2cache2.demand_miss_rate::switch_cpus2.inst     0.007825                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::switch_cpus2.data     0.488324                       # miss rate for demand accesses
system.l2cache2.demand_miss_rate::total      0.211490                       # miss rate for demand accesses
system.l2cache2.overall_miss_rate::switch_cpus2.inst     0.007825                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::switch_cpus2.data     0.488324                       # miss rate for overall accesses
system.l2cache2.overall_miss_rate::total     0.211490                       # miss rate for overall accesses
system.l2cache2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache2.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache2.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache2.fast_writes                         0                       # number of fast writes performed
system.l2cache2.cache_copies                        0                       # number of cache copies performed
system.l2cache2.writebacks::writebacks        2007948                       # number of writebacks
system.l2cache2.writebacks::total             2007948                       # number of writebacks
system.l2cache2.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache3.tags.replacements                2087                       # number of replacements
system.l2cache3.tags.tagsinuse            3972.787872                       # Cycle average of tags in use
system.l2cache3.tags.total_refs                708204                       # Total number of references to valid blocks.
system.l2cache3.tags.sampled_refs                5829                       # Sample count of references to valid blocks.
system.l2cache3.tags.avg_refs              121.496655                       # Average number of references to valid blocks.
system.l2cache3.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache3.tags.occ_blocks::writebacks  2116.925021                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus3.inst   992.830414                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_blocks::switch_cpus3.data   863.032437                       # Average occupied blocks per requestor
system.l2cache3.tags.occ_percent::writebacks     0.516827                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus3.inst     0.242390                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::switch_cpus3.data     0.210701                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_percent::total      0.969919                       # Average percentage of cache occupancy
system.l2cache3.tags.occ_task_id_blocks::1024         3742                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::2         1864                       # Occupied blocks per task id
system.l2cache3.tags.age_task_id_blocks_1024::4         1878                       # Occupied blocks per task id
system.l2cache3.tags.occ_task_id_percent::1024     0.913574                       # Percentage of cache occupancy per task id
system.l2cache3.tags.tag_accesses              194192                       # Number of tag accesses
system.l2cache3.tags.data_accesses             194192                       # Number of data accesses
system.l2cache3.WritebackDirty_hits::writebacks         1264                       # number of WritebackDirty hits
system.l2cache3.WritebackDirty_hits::total         1264                       # number of WritebackDirty hits
system.l2cache3.WritebackClean_hits::writebacks         5963                       # number of WritebackClean hits
system.l2cache3.WritebackClean_hits::total         5963                       # number of WritebackClean hits
system.l2cache3.ReadExReq_hits::switch_cpus3.data          321                       # number of ReadExReq hits
system.l2cache3.ReadExReq_hits::total             321                       # number of ReadExReq hits
system.l2cache3.ReadCleanReq_hits::switch_cpus3.inst         5158                       # number of ReadCleanReq hits
system.l2cache3.ReadCleanReq_hits::total         5158                       # number of ReadCleanReq hits
system.l2cache3.ReadSharedReq_hits::switch_cpus3.data         2814                       # number of ReadSharedReq hits
system.l2cache3.ReadSharedReq_hits::total         2814                       # number of ReadSharedReq hits
system.l2cache3.demand_hits::switch_cpus3.inst         5158                       # number of demand (read+write) hits
system.l2cache3.demand_hits::switch_cpus3.data         3135                       # number of demand (read+write) hits
system.l2cache3.demand_hits::total               8293                       # number of demand (read+write) hits
system.l2cache3.overall_hits::switch_cpus3.inst         5158                       # number of overall hits
system.l2cache3.overall_hits::switch_cpus3.data         3135                       # number of overall hits
system.l2cache3.overall_hits::total              8293                       # number of overall hits
system.l2cache3.UpgradeReq_misses::switch_cpus3.data          368                       # number of UpgradeReq misses
system.l2cache3.UpgradeReq_misses::total          368                       # number of UpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::switch_cpus3.data          151                       # number of SCUpgradeReq misses
system.l2cache3.SCUpgradeReq_misses::total          151                       # number of SCUpgradeReq misses
system.l2cache3.ReadExReq_misses::switch_cpus3.data          515                       # number of ReadExReq misses
system.l2cache3.ReadExReq_misses::total           515                       # number of ReadExReq misses
system.l2cache3.ReadCleanReq_misses::switch_cpus3.inst          810                       # number of ReadCleanReq misses
system.l2cache3.ReadCleanReq_misses::total          810                       # number of ReadCleanReq misses
system.l2cache3.ReadSharedReq_misses::switch_cpus3.data         2967                       # number of ReadSharedReq misses
system.l2cache3.ReadSharedReq_misses::total         2967                       # number of ReadSharedReq misses
system.l2cache3.demand_misses::switch_cpus3.inst          810                       # number of demand (read+write) misses
system.l2cache3.demand_misses::switch_cpus3.data         3482                       # number of demand (read+write) misses
system.l2cache3.demand_misses::total             4292                       # number of demand (read+write) misses
system.l2cache3.overall_misses::switch_cpus3.inst          810                       # number of overall misses
system.l2cache3.overall_misses::switch_cpus3.data         3482                       # number of overall misses
system.l2cache3.overall_misses::total            4292                       # number of overall misses
system.l2cache3.WritebackDirty_accesses::writebacks         1264                       # number of WritebackDirty accesses(hits+misses)
system.l2cache3.WritebackDirty_accesses::total         1264                       # number of WritebackDirty accesses(hits+misses)
system.l2cache3.WritebackClean_accesses::writebacks         5963                       # number of WritebackClean accesses(hits+misses)
system.l2cache3.WritebackClean_accesses::total         5963                       # number of WritebackClean accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::switch_cpus3.data          368                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.UpgradeReq_accesses::total          368                       # number of UpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::switch_cpus3.data          151                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.SCUpgradeReq_accesses::total          151                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::switch_cpus3.data          836                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadExReq_accesses::total          836                       # number of ReadExReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::switch_cpus3.inst         5968                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadCleanReq_accesses::total         5968                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::switch_cpus3.data         5781                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.ReadSharedReq_accesses::total         5781                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache3.demand_accesses::switch_cpus3.inst         5968                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::switch_cpus3.data         6617                       # number of demand (read+write) accesses
system.l2cache3.demand_accesses::total          12585                       # number of demand (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus3.inst         5968                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::switch_cpus3.data         6617                       # number of overall (read+write) accesses
system.l2cache3.overall_accesses::total         12585                       # number of overall (read+write) accesses
system.l2cache3.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache3.ReadExReq_miss_rate::switch_cpus3.data     0.616029                       # miss rate for ReadExReq accesses
system.l2cache3.ReadExReq_miss_rate::total     0.616029                       # miss rate for ReadExReq accesses
system.l2cache3.ReadCleanReq_miss_rate::switch_cpus3.inst     0.135724                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadCleanReq_miss_rate::total     0.135724                       # miss rate for ReadCleanReq accesses
system.l2cache3.ReadSharedReq_miss_rate::switch_cpus3.data     0.513233                       # miss rate for ReadSharedReq accesses
system.l2cache3.ReadSharedReq_miss_rate::total     0.513233                       # miss rate for ReadSharedReq accesses
system.l2cache3.demand_miss_rate::switch_cpus3.inst     0.135724                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::switch_cpus3.data     0.526220                       # miss rate for demand accesses
system.l2cache3.demand_miss_rate::total      0.341041                       # miss rate for demand accesses
system.l2cache3.overall_miss_rate::switch_cpus3.inst     0.135724                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::switch_cpus3.data     0.526220                       # miss rate for overall accesses
system.l2cache3.overall_miss_rate::total     0.341041                       # miss rate for overall accesses
system.l2cache3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache3.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache3.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache3.fast_writes                         0                       # number of fast writes performed
system.l2cache3.cache_copies                        0                       # number of cache copies performed
system.l2cache3.writebacks::writebacks           1228                       # number of writebacks
system.l2cache3.writebacks::total                1228                       # number of writebacks
system.l2cache3.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               3505                       # Transaction distribution
system.membus0.trans_dist::ReadResp            861853                       # Transaction distribution
system.membus0.trans_dist::WriteReq              8129                       # Transaction distribution
system.membus0.trans_dist::WriteResp             8129                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       155921                       # Transaction distribution
system.membus0.trans_dist::CleanEvict          632365                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            6799                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          8711                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          15307                       # Transaction distribution
system.membus0.trans_dist::ReadExReq            61072                       # Transaction distribution
system.membus0.trans_dist::ReadExResp           60957                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq       858348                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq         1984                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp         1984                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        39925                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       105270                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         3426                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total       148621                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       914322                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        19842                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total       934164                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port          192                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      1602087                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      1602279                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total               2685064                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       950528                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      3185856                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         8039                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      4144423                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     30496064                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        33941                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     30530005                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     34177920                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     34182016                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total               68856444                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        18906507                       # Total snoops (count)
system.membus0.snoop_fanout::samples         20650296                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.914879                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.279062                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                1757777      8.51%      8.51% # Request fanout histogram
system.membus0.snoop_fanout::3               18892519     91.49%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           20650296                       # Request fanout histogram
system.membus1.trans_dist::ReadResp           1006573                       # Transaction distribution
system.membus1.trans_dist::WriteReq               711                       # Transaction distribution
system.membus1.trans_dist::WriteResp              711                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      1523024                       # Transaction distribution
system.membus1.trans_dist::CleanEvict          893403                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             321                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           132                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            452                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          1410188                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         1409953                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      1006573                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port          180                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         6178                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total         6358                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      7245683                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total      7245683                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total               7252041                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port        11520                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       127800                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       139320                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    251997568                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    251997568                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              252136888                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                        13243185                       # Total snoops (count)
system.membus1.snoop_fanout::samples         18075561                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.732545                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.442632                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                4834405     26.75%     26.75% # Request fanout histogram
system.membus1.snoop_fanout::2               13241156     73.25%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           18075561                       # Request fanout histogram
system.membus2.trans_dist::ReadReq               2934                       # Transaction distribution
system.membus2.trans_dist::ReadResp           5311309                       # Transaction distribution
system.membus2.trans_dist::WriteReq              5563                       # Transaction distribution
system.membus2.trans_dist::WriteResp             5563                       # Transaction distribution
system.membus2.trans_dist::WritebackDirty      2008006                       # Transaction distribution
system.membus2.trans_dist::CleanEvict         4824187                       # Transaction distribution
system.membus2.trans_dist::UpgradeReq            5765                       # Transaction distribution
system.membus2.trans_dist::SCUpgradeReq          8454                       # Transaction distribution
system.membus2.trans_dist::UpgradeResp          14219                       # Transaction distribution
system.membus2.trans_dist::ReadExReq          1533747                       # Transaction distribution
system.membus2.trans_dist::ReadExResp         1533747                       # Transaction distribution
system.membus2.trans_dist::ReadSharedReq      5308375                       # Transaction distribution
system.membus2.pkt_count_system.l2cache2.mem_side::system.mem_ctrls2.port      6055880                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.l2cache2.mem_side::system.numa_caches_downward2.cpu_side     14505135                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.l2cache2.mem_side::total     20561015                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.numa_caches_upward2.mem_side::system.mem_ctrls2.port          854                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count_system.numa_caches_upward2.mem_side::total          854                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_count::total              20561869                       # Packet count per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::system.mem_ctrls2.port    135928384                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::system.numa_caches_downward2.cpu_side    430474069                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.l2cache2.mem_side::total    566402453                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.numa_caches_upward2.mem_side::system.mem_ctrls2.port        28288                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size_system.numa_caches_upward2.mem_side::total        28288                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.pkt_size::total              566430741                       # Cumulative packet size per connected master and slave (bytes)
system.membus2.snoops                        12106408                       # Total snoops (count)
system.membus2.snoop_fanout::samples         25789104                       # Request fanout histogram
system.membus2.snoop_fanout::mean            1.468869                       # Request fanout histogram
system.membus2.snoop_fanout::stdev           0.499030                       # Request fanout histogram
system.membus2.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus2.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus2.snoop_fanout::1               13697390     53.11%     53.11% # Request fanout histogram
system.membus2.snoop_fanout::2               12091714     46.89%    100.00% # Request fanout histogram
system.membus2.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus2.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus2.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus2.snoop_fanout::total           25789104                       # Request fanout histogram
system.membus3.trans_dist::ReadResp           2538312                       # Transaction distribution
system.membus3.trans_dist::WriteReq               713                       # Transaction distribution
system.membus3.trans_dist::WriteResp              713                       # Transaction distribution
system.membus3.trans_dist::WritebackDirty       255142                       # Transaction distribution
system.membus3.trans_dist::CleanEvict         2318902                       # Transaction distribution
system.membus3.trans_dist::UpgradeReq            9135                       # Transaction distribution
system.membus3.trans_dist::SCUpgradeReq          6543                       # Transaction distribution
system.membus3.trans_dist::UpgradeResp           8709                       # Transaction distribution
system.membus3.trans_dist::ReadExReq            80949                       # Transaction distribution
system.membus3.trans_dist::ReadExResp           79760                       # Transaction distribution
system.membus3.trans_dist::ReadSharedReq      2538312                       # Transaction distribution
system.membus3.pkt_count_system.l2cache3.mem_side::system.mem_ctrls3.port         1803                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.l2cache3.mem_side::system.numa_caches_downward3.cpu_side        11017                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.l2cache3.mem_side::total        12820                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.numa_caches_upward3.mem_side::system.mem_ctrls3.port      7824370                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count_system.numa_caches_upward3.mem_side::total      7824370                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_count::total               7837190                       # Packet count per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::system.mem_ctrls3.port        47232                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::system.numa_caches_downward3.cpu_side       311560                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.l2cache3.mem_side::total       358792                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.numa_caches_upward3.mem_side::system.mem_ctrls3.port    183532608                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size_system.numa_caches_upward3.mem_side::total    183532608                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.pkt_size::total              183891400                       # Cumulative packet size per connected master and slave (bytes)
system.membus3.snoops                        12545615                       # Total snoops (count)
system.membus3.snoop_fanout::samples         17763655                       # Request fanout histogram
system.membus3.snoop_fanout::mean            1.706182                       # Request fanout histogram
system.membus3.snoop_fanout::stdev           0.455510                       # Request fanout histogram
system.membus3.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus3.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus3.snoop_fanout::1                5219290     29.38%     29.38% # Request fanout histogram
system.membus3.snoop_fanout::2               12544365     70.62%    100.00% # Request fanout histogram
system.membus3.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus3.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus3.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus3.snoop_fanout::total           17763655                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements       569211                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.997363                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs         2669                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs       569227                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.004689                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    12.753986                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.000023                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.292994                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     2.950361                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.797124                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000001                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.018312                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.184398                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.999835                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses      9645361                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses      9645361                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks        17110                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total        17110                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data            4                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data            6                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data           10                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           10                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data           10                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           10                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data         3563                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total         3563                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data         2400                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total         2400                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         9635                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         9635                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst           19                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data        24984                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide       532037                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total       557040                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         1984                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         1984                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data        34619                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide       532037                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total       566675                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data        34619                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide       532037                       # number of overall misses
system.numa_caches_downward0.overall_misses::total       566675                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks        17110                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total        17110                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data         3563                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total         3563                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data         2400                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total         2400                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         9639                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         9639                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst           19                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data        24990                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide       532037                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total       557046                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         1984                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         1984                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst           19                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data        34629                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide       532037                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total       566685                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst           19                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data        34629                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide       532037                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total       566685                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.999585                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999585                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999760                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999989                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999711                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999982                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999711                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999982                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        17101                       # number of writebacks
system.numa_caches_downward0.writebacks::total        17101                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements          258                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     6.298424                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           67                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs          262                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.255725                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.599391                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus1.inst     3.853676                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus1.data     1.845358                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.037462                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus1.inst     0.240855                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus1.data     0.115335                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.393652                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024            4                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        21212                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        21212                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks           13                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total           13                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus1.data          316                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          316                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus1.data          132                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          132                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus1.data          145                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          145                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus1.inst          178                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus1.data         1572                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         1750                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus1.inst          178                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus1.data         1717                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         1895                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus1.inst          178                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus1.data         1717                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         1895                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks           13                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total           13                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus1.data          316                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          316                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus1.data          132                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          132                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus1.data          145                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          145                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus1.inst          178                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus1.data         1572                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         1750                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus1.inst          178                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus1.data         1717                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         1895                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus1.inst          178                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus1.data         1717                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         1895                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks           13                       # number of writebacks
system.numa_caches_downward1.writebacks::total           13                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward2.tags.replacements      5182024                       # number of replacements
system.numa_caches_downward2.tags.tagsinuse    15.876027                       # Cycle average of tags in use
system.numa_caches_downward2.tags.total_refs         8672                       # Total number of references to valid blocks.
system.numa_caches_downward2.tags.sampled_refs      5182037                       # Sample count of references to valid blocks.
system.numa_caches_downward2.tags.avg_refs     0.001673                       # Average number of references to valid blocks.
system.numa_caches_downward2.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward2.tags.occ_blocks::writebacks     6.136553                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus2.inst     0.205991                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_blocks::switch_cpus2.data     9.533482                       # Average occupied blocks per requestor
system.numa_caches_downward2.tags.occ_percent::writebacks     0.383535                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus2.inst     0.012874                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::switch_cpus2.data     0.595843                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_percent::total     0.992252                       # Average percentage of cache occupancy
system.numa_caches_downward2.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward2.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward2.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward2.tags.tag_accesses     83928713                       # Number of tag accesses
system.numa_caches_downward2.tags.data_accesses     83928713                       # Number of data accesses
system.numa_caches_downward2.WritebackDirty_hits::writebacks      1902383                       # number of WritebackDirty hits
system.numa_caches_downward2.WritebackDirty_hits::total      1902383                       # number of WritebackDirty hits
system.numa_caches_downward2.ReadExReq_hits::switch_cpus2.data          214                       # number of ReadExReq hits
system.numa_caches_downward2.ReadExReq_hits::total          214                       # number of ReadExReq hits
system.numa_caches_downward2.ReadSharedReq_hits::switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward2.ReadSharedReq_hits::switch_cpus2.data          962                       # number of ReadSharedReq hits
system.numa_caches_downward2.ReadSharedReq_hits::total          963                       # number of ReadSharedReq hits
system.numa_caches_downward2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward2.demand_hits::switch_cpus2.data         1176                       # number of demand (read+write) hits
system.numa_caches_downward2.demand_hits::total         1177                       # number of demand (read+write) hits
system.numa_caches_downward2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.numa_caches_downward2.overall_hits::switch_cpus2.data         1176                       # number of overall hits
system.numa_caches_downward2.overall_hits::total         1177                       # number of overall hits
system.numa_caches_downward2.UpgradeReq_misses::switch_cpus2.data         5753                       # number of UpgradeReq misses
system.numa_caches_downward2.UpgradeReq_misses::total         5753                       # number of UpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::switch_cpus2.data         8454                       # number of SCUpgradeReq misses
system.numa_caches_downward2.SCUpgradeReq_misses::total         8454                       # number of SCUpgradeReq misses
system.numa_caches_downward2.ReadExReq_misses::switch_cpus2.data      1531779                       # number of ReadExReq misses
system.numa_caches_downward2.ReadExReq_misses::total      1531779                       # number of ReadExReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus2.inst       145859                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::switch_cpus2.data      3144607                       # number of ReadSharedReq misses
system.numa_caches_downward2.ReadSharedReq_misses::total      3290466                       # number of ReadSharedReq misses
system.numa_caches_downward2.demand_misses::switch_cpus2.inst       145859                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::switch_cpus2.data      4676386                       # number of demand (read+write) misses
system.numa_caches_downward2.demand_misses::total      4822245                       # number of demand (read+write) misses
system.numa_caches_downward2.overall_misses::switch_cpus2.inst       145859                       # number of overall misses
system.numa_caches_downward2.overall_misses::switch_cpus2.data      4676386                       # number of overall misses
system.numa_caches_downward2.overall_misses::total      4822245                       # number of overall misses
system.numa_caches_downward2.WritebackDirty_accesses::writebacks      1902383                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward2.WritebackDirty_accesses::total      1902383                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::switch_cpus2.data         5753                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.UpgradeReq_accesses::total         5753                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::switch_cpus2.data         8454                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.SCUpgradeReq_accesses::total         8454                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward2.ReadExReq_accesses::switch_cpus2.data      1531993                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward2.ReadExReq_accesses::total      1531993                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus2.inst       145860                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::switch_cpus2.data      3145569                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.ReadSharedReq_accesses::total      3291429                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward2.demand_accesses::switch_cpus2.inst       145860                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::switch_cpus2.data      4677562                       # number of demand (read+write) accesses
system.numa_caches_downward2.demand_accesses::total      4823422                       # number of demand (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus2.inst       145860                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::switch_cpus2.data      4677562                       # number of overall (read+write) accesses
system.numa_caches_downward2.overall_accesses::total      4823422                       # number of overall (read+write) accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward2.ReadExReq_miss_rate::switch_cpus2.data     0.999860                       # miss rate for ReadExReq accesses
system.numa_caches_downward2.ReadExReq_miss_rate::total     0.999860                       # miss rate for ReadExReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999993                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::switch_cpus2.data     0.999694                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.ReadSharedReq_miss_rate::total     0.999707                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus2.inst     0.999993                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::switch_cpus2.data     0.999749                       # miss rate for demand accesses
system.numa_caches_downward2.demand_miss_rate::total     0.999756                       # miss rate for demand accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus2.inst     0.999993                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::switch_cpus2.data     0.999749                       # miss rate for overall accesses
system.numa_caches_downward2.overall_miss_rate::total     0.999756                       # miss rate for overall accesses
system.numa_caches_downward2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward2.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward2.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward2.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward2.writebacks::writebacks      1901191                       # number of writebacks
system.numa_caches_downward2.writebacks::total      1901191                       # number of writebacks
system.numa_caches_downward2.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward3.tags.replacements         2527                       # number of replacements
system.numa_caches_downward3.tags.tagsinuse     6.273875                       # Cycle average of tags in use
system.numa_caches_downward3.tags.total_refs          101                       # Total number of references to valid blocks.
system.numa_caches_downward3.tags.sampled_refs         2542                       # Sample count of references to valid blocks.
system.numa_caches_downward3.tags.avg_refs     0.039732                       # Average number of references to valid blocks.
system.numa_caches_downward3.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward3.tags.occ_blocks::writebacks     3.487823                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus3.inst     0.967133                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_blocks::switch_cpus3.data     1.818919                       # Average occupied blocks per requestor
system.numa_caches_downward3.tags.occ_percent::writebacks     0.217989                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus3.inst     0.060446                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::switch_cpus3.data     0.113682                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_percent::total     0.392117                       # Average percentage of cache occupancy
system.numa_caches_downward3.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward3.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.numa_caches_downward3.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward3.tags.tag_accesses        48318                       # Number of tag accesses
system.numa_caches_downward3.tags.data_accesses        48318                       # Number of data accesses
system.numa_caches_downward3.WritebackDirty_hits::writebacks         1076                       # number of WritebackDirty hits
system.numa_caches_downward3.WritebackDirty_hits::total         1076                       # number of WritebackDirty hits
system.numa_caches_downward3.ReadExReq_hits::switch_cpus3.data           13                       # number of ReadExReq hits
system.numa_caches_downward3.ReadExReq_hits::total           13                       # number of ReadExReq hits
system.numa_caches_downward3.demand_hits::switch_cpus3.data           13                       # number of demand (read+write) hits
system.numa_caches_downward3.demand_hits::total           13                       # number of demand (read+write) hits
system.numa_caches_downward3.overall_hits::switch_cpus3.data           13                       # number of overall hits
system.numa_caches_downward3.overall_hits::total           13                       # number of overall hits
system.numa_caches_downward3.UpgradeReq_misses::switch_cpus3.data          303                       # number of UpgradeReq misses
system.numa_caches_downward3.UpgradeReq_misses::total          303                       # number of UpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::switch_cpus3.data          141                       # number of SCUpgradeReq misses
system.numa_caches_downward3.SCUpgradeReq_misses::total          141                       # number of SCUpgradeReq misses
system.numa_caches_downward3.ReadExReq_misses::switch_cpus3.data          371                       # number of ReadExReq misses
system.numa_caches_downward3.ReadExReq_misses::total          371                       # number of ReadExReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus3.inst          796                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::switch_cpus3.data         2523                       # number of ReadSharedReq misses
system.numa_caches_downward3.ReadSharedReq_misses::total         3319                       # number of ReadSharedReq misses
system.numa_caches_downward3.demand_misses::switch_cpus3.inst          796                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::switch_cpus3.data         2894                       # number of demand (read+write) misses
system.numa_caches_downward3.demand_misses::total         3690                       # number of demand (read+write) misses
system.numa_caches_downward3.overall_misses::switch_cpus3.inst          796                       # number of overall misses
system.numa_caches_downward3.overall_misses::switch_cpus3.data         2894                       # number of overall misses
system.numa_caches_downward3.overall_misses::total         3690                       # number of overall misses
system.numa_caches_downward3.WritebackDirty_accesses::writebacks         1076                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward3.WritebackDirty_accesses::total         1076                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward3.UpgradeReq_accesses::switch_cpus3.data          303                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.UpgradeReq_accesses::total          303                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::switch_cpus3.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.SCUpgradeReq_accesses::total          141                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward3.ReadExReq_accesses::switch_cpus3.data          384                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward3.ReadExReq_accesses::total          384                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus3.inst          796                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::switch_cpus3.data         2523                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.ReadSharedReq_accesses::total         3319                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward3.demand_accesses::switch_cpus3.inst          796                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::switch_cpus3.data         2907                       # number of demand (read+write) accesses
system.numa_caches_downward3.demand_accesses::total         3703                       # number of demand (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus3.inst          796                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::switch_cpus3.data         2907                       # number of overall (read+write) accesses
system.numa_caches_downward3.overall_accesses::total         3703                       # number of overall (read+write) accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward3.ReadExReq_miss_rate::switch_cpus3.data     0.966146                       # miss rate for ReadExReq accesses
system.numa_caches_downward3.ReadExReq_miss_rate::total     0.966146                       # miss rate for ReadExReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::switch_cpus3.data     0.995528                       # miss rate for demand accesses
system.numa_caches_downward3.demand_miss_rate::total     0.996489                       # miss rate for demand accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::switch_cpus3.data     0.995528                       # miss rate for overall accesses
system.numa_caches_downward3.overall_miss_rate::total     0.996489                       # miss rate for overall accesses
system.numa_caches_downward3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward3.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward3.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward3.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward3.writebacks::writebacks         1072                       # number of writebacks
system.numa_caches_downward3.writebacks::total         1072                       # number of writebacks
system.numa_caches_downward3.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements       421584                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.842926                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs        12413                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs       421599                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.029443                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     4.462106                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus1.inst     0.003541                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus1.data     0.028541                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     5.095548                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     6.086943                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.003262                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     0.162984                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.278882                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus1.inst     0.000221                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus1.data     0.001784                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.318472                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.380434                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.000204                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.010187                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.990183                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      5254379                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      5254379                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks       141077                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total       141077                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data         1712                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total         1712                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus1.inst           16                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus1.data          931                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.inst          711                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data         1874                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.inst            7                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data          716                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total         4255                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus1.inst           16                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus1.data          931                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.inst          711                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data         3586                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.inst            7                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data          716                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total         5967                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus1.inst           16                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus1.data          931                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.inst          711                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data         3586                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.inst            7                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data          716                       # number of overall hits
system.numa_caches_upward0.overall_hits::total         5967                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus1.data          312                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data          439                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data          295                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         1046                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus1.data          124                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data         4428                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data          114                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         4666                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data        50737                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data           90                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        50827                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus1.inst          162                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus1.data          128                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst       123225                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data       162370                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst          789                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data         1097                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total       287771                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus1.inst          162                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus1.data          128                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst       123225                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data       213107                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst          789                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data         1187                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total       338598                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus1.inst          162                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus1.data          128                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst       123225                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data       213107                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst          789                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data         1187                       # number of overall misses
system.numa_caches_upward0.overall_misses::total       338598                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks       141077                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total       141077                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus1.data          312                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data          439                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data          295                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         1046                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus1.data          124                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data         4428                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data          114                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         4666                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data        52449                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data           90                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total        52539                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus1.inst          178                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus1.data         1059                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst       123936                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data       164244                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst          796                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data         1813                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total       292026                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus1.inst          178                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus1.data         1059                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst       123936                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data       216693                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst          796                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data         1903                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total       344565                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus1.inst          178                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus1.data         1059                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst       123936                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data       216693                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst          796                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data         1903                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total       344565                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.967359                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.967415                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus1.inst     0.910112                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.120869                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.994263                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.988590                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst     0.991206                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.605074                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.985429                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus1.inst     0.910112                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus1.data     0.120869                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst     0.994263                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.983451                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst     0.991206                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.623752                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.982683                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus1.inst     0.910112                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus1.data     0.120869                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst     0.994263                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.983451                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst     0.991206                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.623752                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.982683                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks       137903                       # number of writebacks
system.numa_caches_upward0.writebacks::total       137903                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      2528146                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.885959                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs         1366                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      2528162                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000540                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.781193                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.000165                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     4.007689                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.096911                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.736325                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.000010                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.250481                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.006057                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.992872                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     42595465                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     42595465                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      1523482                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      1523482                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data           10                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data          147                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total          157                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data          495                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          495                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data           10                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data          642                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total          652                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data           10                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data          642                       # number of overall hits
system.numa_caches_upward1.overall_hits::total          652                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data            4                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total            4                       # number of UpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         2180                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data      1405648                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data          252                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         1728                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      1409808                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst          120                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data       474590                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide       530112                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      1004823                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         2181                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst          120                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data      1880238                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data          252                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       531840                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      2414631                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         2181                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst          120                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data      1880238                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data          252                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       531840                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      2414631                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      1523482                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      1523482                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         2190                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data      1405795                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data          252                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         1728                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      1409965                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst          120                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data       475085                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide       530112                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      1005318                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         2191                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst          120                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data      1880880                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data          252                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       531840                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      2415283                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         2191                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst          120                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data      1880880                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data          252                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       531840                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      2415283                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.995434                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.999895                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999889                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.998958                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999508                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.995436                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999659                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999730                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.995436                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999659                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999730                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      1522831                       # number of writebacks
system.numa_caches_upward1.writebacks::total      1522831                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward2.tags.replacements           58                       # number of replacements
system.numa_caches_upward2.tags.tagsinuse    15.868607                       # Cycle average of tags in use
system.numa_caches_upward2.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward2.tags.sampled_refs           73                       # Sample count of references to valid blocks.
system.numa_caches_upward2.tags.avg_refs            0                       # Average number of references to valid blocks.
system.numa_caches_upward2.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward2.tags.occ_blocks::writebacks    15.868607                       # Average occupied blocks per requestor
system.numa_caches_upward2.tags.occ_percent::writebacks     0.991788                       # Average percentage of cache occupancy
system.numa_caches_upward2.tags.occ_percent::total     0.991788                       # Average percentage of cache occupancy
system.numa_caches_upward2.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_upward2.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.numa_caches_upward2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward2.tags.tag_accesses         4238                       # Number of tag accesses
system.numa_caches_upward2.tags.data_accesses         4238                       # Number of data accesses
system.numa_caches_upward2.WritebackDirty_hits::writebacks           62                       # number of WritebackDirty hits
system.numa_caches_upward2.WritebackDirty_hits::total           62                       # number of WritebackDirty hits
system.numa_caches_upward2.ReadExReq_misses::switch_cpus0.data          384                       # number of ReadExReq misses
system.numa_caches_upward2.ReadExReq_misses::total          384                       # number of ReadExReq misses
system.numa_caches_upward2.demand_misses::switch_cpus0.data          384                       # number of demand (read+write) misses
system.numa_caches_upward2.demand_misses::total          384                       # number of demand (read+write) misses
system.numa_caches_upward2.overall_misses::switch_cpus0.data          384                       # number of overall misses
system.numa_caches_upward2.overall_misses::total          384                       # number of overall misses
system.numa_caches_upward2.WritebackDirty_accesses::writebacks           62                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward2.WritebackDirty_accesses::total           62                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward2.ReadExReq_accesses::switch_cpus0.data          384                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward2.ReadExReq_accesses::total          384                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward2.demand_accesses::switch_cpus0.data          384                       # number of demand (read+write) accesses
system.numa_caches_upward2.demand_accesses::total          384                       # number of demand (read+write) accesses
system.numa_caches_upward2.overall_accesses::switch_cpus0.data          384                       # number of overall (read+write) accesses
system.numa_caches_upward2.overall_accesses::total          384                       # number of overall (read+write) accesses
system.numa_caches_upward2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward2.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward2.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward2.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward2.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward2.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward2.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward2.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward2.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward2.writebacks::writebacks           58                       # number of writebacks
system.numa_caches_upward2.writebacks::total           58                       # number of writebacks
system.numa_caches_upward2.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward3.tags.replacements      2788897                       # number of replacements
system.numa_caches_upward3.tags.tagsinuse    15.914366                       # Cycle average of tags in use
system.numa_caches_upward3.tags.total_refs         1044                       # Total number of references to valid blocks.
system.numa_caches_upward3.tags.sampled_refs      2788913                       # Sample count of references to valid blocks.
system.numa_caches_upward3.tags.avg_refs     0.000374                       # Average number of references to valid blocks.
system.numa_caches_upward3.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward3.tags.occ_blocks::writebacks     3.095169                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus0.inst     0.000033                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus0.data     0.048774                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus1.data     0.000046                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus2.inst     0.040237                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::switch_cpus2.data    12.730029                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_blocks::tsunami.ide     0.000077                       # Average occupied blocks per requestor
system.numa_caches_upward3.tags.occ_percent::writebacks     0.193448                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus0.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus0.data     0.003048                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus1.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus2.inst     0.002515                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::switch_cpus2.data     0.795627                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::tsunami.ide     0.000005                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_percent::total     0.994648                       # Average percentage of cache occupancy
system.numa_caches_upward3.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward3.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward3.tags.tag_accesses     44510639                       # Number of tag accesses
system.numa_caches_upward3.tags.data_accesses     44510639                       # Number of data accesses
system.numa_caches_upward3.WritebackDirty_hits::writebacks       254756                       # number of WritebackDirty hits
system.numa_caches_upward3.WritebackDirty_hits::total       254756                       # number of WritebackDirty hits
system.numa_caches_upward3.ReadExReq_hits::switch_cpus2.data          225                       # number of ReadExReq hits
system.numa_caches_upward3.ReadExReq_hits::total          225                       # number of ReadExReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus0.data            9                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus2.inst            6                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::switch_cpus2.data          602                       # number of ReadSharedReq hits
system.numa_caches_upward3.ReadSharedReq_hits::total          617                       # number of ReadSharedReq hits
system.numa_caches_upward3.demand_hits::switch_cpus0.data            9                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus2.inst            6                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::switch_cpus2.data          827                       # number of demand (read+write) hits
system.numa_caches_upward3.demand_hits::total          842                       # number of demand (read+write) hits
system.numa_caches_upward3.overall_hits::switch_cpus0.data            9                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus2.inst            6                       # number of overall hits
system.numa_caches_upward3.overall_hits::switch_cpus2.data          827                       # number of overall hits
system.numa_caches_upward3.overall_hits::total          842                       # number of overall hits
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus0.data         1850                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus1.data            2                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::switch_cpus2.data         2959                       # number of UpgradeReq misses
system.numa_caches_upward3.UpgradeReq_misses::total         4811                       # number of UpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus0.data         1159                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::switch_cpus2.data         2213                       # number of SCUpgradeReq misses
system.numa_caches_upward3.SCUpgradeReq_misses::total         3373                       # number of SCUpgradeReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus0.data         6729                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus1.data           72                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::switch_cpus2.data        72195                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::tsunami.ide          255                       # number of ReadExReq misses
system.numa_caches_upward3.ReadExReq_misses::total        79251                       # number of ReadExReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus0.inst           19                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus0.data        17293                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus1.data           21                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus2.inst        21797                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::switch_cpus2.data      2494509                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::tsunami.ide          896                       # number of ReadSharedReq misses
system.numa_caches_upward3.ReadSharedReq_misses::total      2534535                       # number of ReadSharedReq misses
system.numa_caches_upward3.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus0.data        24022                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus1.data           93                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus2.inst        21797                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::switch_cpus2.data      2566704                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::tsunami.ide         1151                       # number of demand (read+write) misses
system.numa_caches_upward3.demand_misses::total      2613786                       # number of demand (read+write) misses
system.numa_caches_upward3.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus0.data        24022                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus1.data           93                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus2.inst        21797                       # number of overall misses
system.numa_caches_upward3.overall_misses::switch_cpus2.data      2566704                       # number of overall misses
system.numa_caches_upward3.overall_misses::tsunami.ide         1151                       # number of overall misses
system.numa_caches_upward3.overall_misses::total      2613786                       # number of overall misses
system.numa_caches_upward3.WritebackDirty_accesses::writebacks       254756                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward3.WritebackDirty_accesses::total       254756                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus0.data         1850                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::switch_cpus2.data         2959                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.UpgradeReq_accesses::total         4811                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus0.data         1159                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::switch_cpus2.data         2213                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.SCUpgradeReq_accesses::total         3373                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus0.data         6729                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus1.data           72                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::switch_cpus2.data        72420                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::tsunami.ide          255                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadExReq_accesses::total        79476                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus0.inst           19                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus0.data        17302                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus1.data           21                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus2.inst        21803                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::switch_cpus2.data      2495111                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::tsunami.ide          896                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.ReadSharedReq_accesses::total      2535152                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward3.demand_accesses::switch_cpus0.inst           19                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus0.data        24031                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus1.data           93                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus2.inst        21803                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::switch_cpus2.data      2567531                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::tsunami.ide         1151                       # number of demand (read+write) accesses
system.numa_caches_upward3.demand_accesses::total      2614628                       # number of demand (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus0.inst           19                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus0.data        24031                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus1.data           93                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus2.inst        21803                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::switch_cpus2.data      2567531                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::tsunami.ide         1151                       # number of overall (read+write) accesses
system.numa_caches_upward3.overall_accesses::total      2614628                       # number of overall (read+write) accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::switch_cpus2.data     0.996893                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadExReq_miss_rate::total     0.997169                       # miss rate for ReadExReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus0.data     0.999480                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999725                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::switch_cpus2.data     0.999759                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.ReadSharedReq_miss_rate::total     0.999757                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus0.data     0.999625                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus2.inst     0.999725                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::switch_cpus2.data     0.999678                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward3.demand_miss_rate::total     0.999678                       # miss rate for demand accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus0.data     0.999625                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus2.inst     0.999725                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::switch_cpus2.data     0.999678                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward3.overall_miss_rate::total     0.999678                       # miss rate for overall accesses
system.numa_caches_upward3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward3.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward3.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward3.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward3.writebacks::writebacks       253914                       # number of writebacks
system.numa_caches_upward3.writebacks::total       253914                       # number of writebacks
system.numa_caches_upward3.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits             2194798                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             855579                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             3050377                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             666259                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         666411                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1388143958                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            9354474                       # Number of instructions committed
system.switch_cpus0.committedOps              9354474                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      9039807                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          5129                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             287325                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts      1364033                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             9039807                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 5129                       # number of float instructions
system.switch_cpus0.num_int_register_reads     11935541                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      6774386                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2697                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2692                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs              3052468                       # number of memory refs
system.switch_cpus0.num_load_insts            2195871                       # Number of load instructions
system.switch_cpus0.num_store_insts            856597                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1378789504.381909                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      9354453.618092                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.006739                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.993261                       # Percentage of idle cycles
system.switch_cpus0.Branches                  1779106                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        50546      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          5928776     63.38%     63.92% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           23431      0.25%     64.17% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.17% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           2033      0.02%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.19% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         2276758     24.34%     88.53% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         858106      9.17%     97.70% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        215079      2.30%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           9354956                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              228651                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             126109                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              354760                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             146676                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         146676                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1387738234                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            1035922                       # Number of instructions committed
system.switch_cpus1.committedOps              1035922                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       989978                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           134                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              43430                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        71253                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              989978                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  134                       # number of float instructions
system.switch_cpus1.num_int_register_reads      1352382                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       784549                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               355487                       # number of memory refs
system.switch_cpus1.num_load_insts             228661                       # Number of load instructions
system.switch_cpus1.num_store_insts            126826                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1386703317.756938                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1034916.243062                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000746                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999254                       # Percentage of idle cycles
system.switch_cpus1.Branches                   136627                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         6630      0.64%      0.64% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           615634     59.43%     60.07% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            4002      0.39%     60.45% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              4      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          233053     22.50%     82.95% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         126828     12.24%     95.20% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         49771      4.80%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1035922                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           277102550                       # DTB read hits
system.switch_cpus2.dtb.read_misses           3019435                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        74554839                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          164774984                       # DTB write hits
system.switch_cpus2.dtb.write_misses            46065                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       21010654                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           441877534                       # DTB hits
system.switch_cpus2.dtb.data_misses           3065500                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        95565493                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          416743530                       # ITB hits
system.switch_cpus2.itb.fetch_misses             7762                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      416751292                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1387716189                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         1383181803                       # Number of instructions committed
system.switch_cpus2.committedOps           1383181803                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   1313368590                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       2952231                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           55669993                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    145002548                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          1313368590                       # number of integer instructions
system.switch_cpus2.num_fp_insts              2952231                       # number of float instructions
system.switch_cpus2.num_int_register_reads   1768338396                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    981670179                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      1946195                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      1946587                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            447549540                       # number of memory refs
system.switch_cpus2.num_load_insts          282723566                       # Number of load instructions
system.switch_cpus2.num_store_insts         164825974                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      1878660.575696                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1385837528.424304                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.998646                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.001354                       # Percentage of idle cycles
system.switch_cpus2.Branches                216196307                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     36078004      2.60%      2.60% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        844836006     60.94%     63.55% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          984967      0.07%     63.62% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.62% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         990277      0.07%     63.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     63.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt         578906      0.04%     63.73% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     63.73% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         192983      0.01%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       297245248     21.44%     85.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      165038425     11.91%     97.09% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      40302497      2.91%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1386247315                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              262824                       # DTB read hits
system.switch_cpus3.dtb.read_misses               327                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             145164                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              407988                       # DTB hits
system.switch_cpus3.dtb.data_misses               365                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             171449                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         171574                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              1387738324                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts            1229089                       # Number of instructions committed
system.switch_cpus3.committedOps              1229089                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses      1176792                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           431                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              47903                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        93389                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts             1176792                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  431                       # number of float instructions
system.switch_cpus3.num_int_register_reads      1606531                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       928242                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          219                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          223                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               409823                       # number of memory refs
system.switch_cpus3.num_load_insts             263719                       # Number of load instructions
system.switch_cpus3.num_store_insts            146104                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1386509785.823160                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      1228538.176840                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000885                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999115                       # Percentage of idle cycles
system.switch_cpus3.Branches                   164969                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9562      0.78%      0.78% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           743367     60.46%     61.24% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            4309      0.35%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             29      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          269211     21.90%     83.49% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         146116     11.88%     95.37% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         56878      4.63%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           1229475                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq            2934                       # Transaction distribution
system.system_bus.trans_dist::ReadResp        3855509                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           6987                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          6987                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      1919377                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      3326646                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         9946                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        11127                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp        21073                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       1543903                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      1543903                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      3852575                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1602670                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward2.cpu_side          797                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward3.cpu_side       101886                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      1705353                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         5899                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward2.cpu_side           11                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward3.cpu_side          251                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total         6161                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward0.cpu_side       955381                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward1.cpu_side      5643737                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::system.numa_caches_upward3.cpu_side      7779536                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward2.mem_side::total     14378654                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::system.numa_caches_upward0.cpu_side         9210                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::system.numa_caches_upward1.cpu_side         1539                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::system.numa_caches_upward2.cpu_side           50                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward3.mem_side::total        10799                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           16100967                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     34465792                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward2.cpu_side        26240                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward3.cpu_side      2996608                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total     37488640                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       120760                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward3.cpu_side         6912                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       127800                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward0.cpu_side     30867157                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward1.cpu_side    217548416                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::system.numa_caches_upward3.cpu_side    181906176                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward2.mem_side::total    430321749                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::system.numa_caches_upward0.cpu_side       225928                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::system.numa_caches_upward1.cpu_side        82368                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::system.numa_caches_upward2.cpu_side         2176                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward3.mem_side::total       310472                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           468248661                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      9809367                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      20604771                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         3.475919                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499420                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::2                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::3            10798579     52.41%     52.41% # Request fanout histogram
system.system_bus.snoop_fanout::4             9806192     47.59%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            3                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            4                       # Request fanout histogram
system.system_bus.snoop_fanout::total        20604771                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
