<html>
 <head>
  <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
  <title>@DOC_TITLE@</title>
  <link href="doxygen.css" rel="stylesheet" type="text/css">
</head>
<body>

<table width="100%" height="10%" bgcolor="#FFFFFF">
  <tr>
    <td colspan="2"><p><A href=http://www.atmel.com ><img src="atmel.jpg"/ border=0></A></p><br /></td>
    <td colspan="2"> <strong><font face="Helvetica" color="#000000" size="+3">Xmega Application Note</font></strong></td>
    <td colspan="2"><p><A href=http://www.atmel.com/products/AVR><img src="AVR_logo_blue.gif"/ border=0></A></p><br /></td>
  </tr>
  <tr>
    <td colspan="6" height="1" background="blue.gif"></td>
  </tr>
</table>
<!-- Generated by Doxygen 1.6.3 -->
  <div class="navpath"><a class="el" href="dir_78e98c194406f0564c155dc4e3a65e25.html">asf</a>&nbsp;&raquo;&nbsp;<a class="el" href="dir_1bfdd21ed7956c05b9d05e75709f878b.html">xmega</a>&nbsp;&raquo;&nbsp;<a class="el" href="dir_6df56000e9397a0e5b9a9ad92f20af68.html">services</a>&nbsp;&raquo;&nbsp;<a class="el" href="dir_a98c422f485acdaa3b23c4a99b4cb711.html">basic</a>&nbsp;&raquo;&nbsp;<a class="el" href="dir_7052404ef7b2aa53538a0cd5b3cede05.html">clock</a>&nbsp;&raquo;&nbsp;<a class="el" href="dir_64a75f7bd2df0ce56752a86201cce5c8.html">xmega</a>
  </div>
<div class="contents">
<h1>sysclk.h File Reference</h1>
<p>Chip-specific system clock management functions.  
<a href="#_details">More...</a></p>
<code>#include &lt;<a class="el" href="board_8h_source.html">board.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="compiler_8h_source.html">compiler.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="parts_8h_source.html">parts.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="ccp_8h_source.html">ccp.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="xmega_2osc_8h_source.html">osc.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="xmega_2pll_8h_source.html">pll.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="asf__adc__example__polled_2conf__clock_8h_source.html">conf_clock.h</a>&gt;</code><br/>
<div class="dynheader">
Include dependency graph for sysclk.h:</div>
<div class="dynsection">
<div class="center"><img src="xmega_2sysclk_8h__incl.png" border="0" usemap="#asf_2xmega_2services_2basic_2clock_2xmega_2sysclk_8h_map" alt=""/></div>
</div>
<div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dynsection">
<div class="center"><img src="xmega_2sysclk_8h__dep__incl.png" border="0" usemap="#asf_2xmega_2services_2basic_2clock_2xmega_2sysclk_8hdep_map" alt=""/></div>
</div>

<p><a href="xmega_2sysclk_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmega_2sysclk_8h.html#aa98e9389a735f1d5ad6bbe0067f19a1f">CONFIG_SYSCLK_PSADIV</a>&nbsp;&nbsp;&nbsp;SYSCLK_PSADIV_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmega_2sysclk_8h.html#a6b438fe6703eb97e90a0feda21decde2">CONFIG_SYSCLK_PSBCDIV</a>&nbsp;&nbsp;&nbsp;SYSCLK_PSBCDIV_1_1</td></tr>
<tr><td colspan="2"><div class="groupHeader">Clocks on PORTA and PORTB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpf22f159d1bf7c80ed07d15fc3146f864"></a> </p>
<dl class="note"><dt><b>Note:</b></dt><dd>See the datasheet for available modules in the device. </dd></dl>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gacb129d5fc20d494debd5c72ae5459f18">SYSCLK_AC</a>&nbsp;&nbsp;&nbsp;PR_AC_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Analog Comparator.  <a href="group__sysclk__group.html#gacb129d5fc20d494debd5c72ae5459f18"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga4c530814a371c788f9608e46b81feb93">SYSCLK_ADC</a>&nbsp;&nbsp;&nbsp;PR_ADC_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A/D Converter.  <a href="group__sysclk__group.html#ga4c530814a371c788f9608e46b81feb93"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga1a906a79658f393a0735f668f9ff2e5f">SYSCLK_DAC</a>&nbsp;&nbsp;&nbsp;PR_DAC_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">D/A Converter.  <a href="group__sysclk__group.html#ga1a906a79658f393a0735f668f9ff2e5f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Clocks not associated with any port</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd76b914abe2af93cd70050cd78a17adb"></a> </p>
<dl class="note"><dt><b>Note:</b></dt><dd>See the datasheet for available modules in the device. </dd></dl>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaf5277864953c6741dba18c3dc180dd1e">SYSCLK_AES</a>&nbsp;&nbsp;&nbsp;PR_AES_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AES Module.  <a href="group__sysclk__group.html#gaf5277864953c6741dba18c3dc180dd1e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae6300bff0b95a94a293c343359d29b29">SYSCLK_DMA</a>&nbsp;&nbsp;&nbsp;PR_DMA_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DMA Controller.  <a href="group__sysclk__group.html#gae6300bff0b95a94a293c343359d29b29"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga30be147da40e89c8ea7fa6fd0ed30129">SYSCLK_EBI</a>&nbsp;&nbsp;&nbsp;PR_EBI_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ext Bus Interface.  <a href="group__sysclk__group.html#ga30be147da40e89c8ea7fa6fd0ed30129"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaed9d475401acb4d84ff99e799085fcf8">SYSCLK_EVSYS</a>&nbsp;&nbsp;&nbsp;PR_EVSYS_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Event System.  <a href="group__sysclk__group.html#gaed9d475401acb4d84ff99e799085fcf8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga23965e6672f9e02ad222f104261acd1a">SYSCLK_RTC</a>&nbsp;&nbsp;&nbsp;PR_RTC_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Real-Time Counter.  <a href="group__sysclk__group.html#ga23965e6672f9e02ad222f104261acd1a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga0acdf4ca4b306373eb79b5fbc7409be7">SYSCLK_USB</a>&nbsp;&nbsp;&nbsp;PR_USB_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USB Module.  <a href="group__sysclk__group.html#ga0acdf4ca4b306373eb79b5fbc7409be7"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Clocks on PORTC, PORTD, PORTE and PORTF</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7d6eb06061f900c08ee04b134c9a102f"></a> </p>
<dl class="note"><dt><b>Note:</b></dt><dd>See the datasheet for available modules in the device. </dd></dl>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga60f56ce5bec478e5ea847e48f64ea3b3">SYSCLK_HIRES</a>&nbsp;&nbsp;&nbsp;PR_HIRES_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Hi-Res Extension.  <a href="group__sysclk__group.html#ga60f56ce5bec478e5ea847e48f64ea3b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga4941f8bf9c260e3d982e281fd463fe26">SYSCLK_SPI</a>&nbsp;&nbsp;&nbsp;PR_SPI_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI controller.  <a href="group__sysclk__group.html#ga4941f8bf9c260e3d982e281fd463fe26"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gabe7aa477c7c5b3887df1d762a750b04a">SYSCLK_TC0</a>&nbsp;&nbsp;&nbsp;PR_TC0_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/Counter 0.  <a href="group__sysclk__group.html#gabe7aa477c7c5b3887df1d762a750b04a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga03be785696a3e76b1b3c6ea6104ac630">SYSCLK_TC1</a>&nbsp;&nbsp;&nbsp;PR_TC1_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Timer/Counter 1.  <a href="group__sysclk__group.html#ga03be785696a3e76b1b3c6ea6104ac630"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae6761c065555d454a6e104909f151289">SYSCLK_TWI</a>&nbsp;&nbsp;&nbsp;PR_TWI_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TWI controller.  <a href="group__sysclk__group.html#gae6761c065555d454a6e104909f151289"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaeeea970aa1d68f0726f6ac7b19882491">SYSCLK_USART0</a>&nbsp;&nbsp;&nbsp;PR_USART0_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 0.  <a href="group__sysclk__group.html#gaeeea970aa1d68f0726f6ac7b19882491"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga1acb0cc02d975a6d9d4e92e56a2438a0">SYSCLK_USART1</a>&nbsp;&nbsp;&nbsp;PR_USART1_bm</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART 1.  <a href="group__sysclk__group.html#ga1acb0cc02d975a6d9d4e92e56a2438a0"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Prescaler A Setting (relative to CLKsys)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpdf2ef0a8bc05fc6631f38cd25d82b47f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gad1605f1a9c61fd1d5172b9fa771d03e1">SYSCLK_PSADIV_1</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_1_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Do not prescale.  <a href="group__sysclk__group.html#gad1605f1a9c61fd1d5172b9fa771d03e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gac310ecad318bfabac4e12e9d26fd9299">SYSCLK_PSADIV_128</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_128_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 128.  <a href="group__sysclk__group.html#gac310ecad318bfabac4e12e9d26fd9299"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga5e5c2c9e0f47f5ab828015dfc7fa67f3">SYSCLK_PSADIV_16</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_16_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 16.  <a href="group__sysclk__group.html#ga5e5c2c9e0f47f5ab828015dfc7fa67f3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga925a1e16ae43da42a686be8a2bc27061">SYSCLK_PSADIV_2</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_2_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 2.  <a href="group__sysclk__group.html#ga925a1e16ae43da42a686be8a2bc27061"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga13928e63a38dac7deeff7462eb9704d6">SYSCLK_PSADIV_256</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_256_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 256.  <a href="group__sysclk__group.html#ga13928e63a38dac7deeff7462eb9704d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae54816aed8d1357a29b81c139e816137">SYSCLK_PSADIV_32</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_32_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 32.  <a href="group__sysclk__group.html#gae54816aed8d1357a29b81c139e816137"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga373868a29537f1e64d3b53dcd6f8ca7e">SYSCLK_PSADIV_4</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_4_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 4.  <a href="group__sysclk__group.html#ga373868a29537f1e64d3b53dcd6f8ca7e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga1772eea4b1fda142fbf0d1edd7ca899c">SYSCLK_PSADIV_512</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_512_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 512.  <a href="group__sysclk__group.html#ga1772eea4b1fda142fbf0d1edd7ca899c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga2851cc86bc4c0ae1487794bed0eeafd3">SYSCLK_PSADIV_64</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_64_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 64.  <a href="group__sysclk__group.html#ga2851cc86bc4c0ae1487794bed0eeafd3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaca6f6c0e9e295a77add8a146ea3e7dc8">SYSCLK_PSADIV_8</a>&nbsp;&nbsp;&nbsp;CLK_PSADIV_8_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper4 by 8.  <a href="group__sysclk__group.html#gaca6f6c0e9e295a77add8a146ea3e7dc8"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Prescaler B and C Setting (relative to CLKper4)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpc9744685234c413a7876c221fb990458"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaebcff7ccf9f9c8294c7859166e574a34">SYSCLK_PSBCDIV_1_1</a>&nbsp;&nbsp;&nbsp;CLK_PSBCDIV_1_1_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Do not prescale.  <a href="group__sysclk__group.html#gaebcff7ccf9f9c8294c7859166e574a34"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga7b696388bc190bd206159796fe0c8eeb">SYSCLK_PSBCDIV_1_2</a>&nbsp;&nbsp;&nbsp;CLK_PSBCDIV_1_2_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper and CLKcpu by 2.  <a href="group__sysclk__group.html#ga7b696388bc190bd206159796fe0c8eeb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga35a93bb11c0b72203a45d88761207cff">SYSCLK_PSBCDIV_2_2</a>&nbsp;&nbsp;&nbsp;CLK_PSBCDIV_2_2_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper2 by 2, CLKper and CLKcpu by 4.  <a href="group__sysclk__group.html#ga35a93bb11c0b72203a45d88761207cff"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gab0810cd332a616817a9e7b78c2cf6dd1">SYSCLK_PSBCDIV_4_1</a>&nbsp;&nbsp;&nbsp;CLK_PSBCDIV_4_1_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prescale CLKper2, CLKper and CLKcpu by 4.  <a href="group__sysclk__group.html#gab0810cd332a616817a9e7b78c2cf6dd1"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">System Clock Sources</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe08e5f084221ea785558c7e70a06be62"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae4e485c90dca4752f087c0975a9e3498">SYSCLK_SRC_PLL</a>&nbsp;&nbsp;&nbsp;CLK_SCLKSEL_PLL_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Phase-Locked Loop.  <a href="group__sysclk__group.html#gae4e485c90dca4752f087c0975a9e3498"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaaa8edbb5a577a618143af56c1949c3df">SYSCLK_SRC_RC2MHZ</a>&nbsp;&nbsp;&nbsp;CLK_SCLKSEL_RC2M_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal 2 MHz RC oscillator.  <a href="group__sysclk__group.html#gaaa8edbb5a577a618143af56c1949c3df"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga0775e9de5d25b08f9c02e292d4506d42">SYSCLK_SRC_RC32KHZ</a>&nbsp;&nbsp;&nbsp;CLK_SCLKSEL_RC32K_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal 32 KHz RC oscillator.  <a href="group__sysclk__group.html#ga0775e9de5d25b08f9c02e292d4506d42"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gad7a4daac37122837b0a892f7d6e19742">SYSCLK_SRC_RC32MHZ</a>&nbsp;&nbsp;&nbsp;CLK_SCLKSEL_RC32M_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal 32 MHz RC oscillator.  <a href="group__sysclk__group.html#gad7a4daac37122837b0a892f7d6e19742"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga5f3a380af0ad95a5bcf337bb30fd8f96">SYSCLK_SRC_XOSC</a>&nbsp;&nbsp;&nbsp;CLK_SCLKSEL_XOSC_gc</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External oscillator.  <a href="group__sysclk__group.html#ga5f3a380af0ad95a5bcf337bb30fd8f96"></a><br/></td></tr>
<tr><td colspan="2"><h2>Enumerations</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">System Clock Port Numbers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp285c2c16170061a81528dd867a557b33"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga8e29b46d7670875f4c509efd7a8d5f1a">sysclk_port_id</a> { <br/>
&nbsp;&nbsp;<a class="el" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aa787f868cf57fe4e70ddcf6acd29966bf">SYSCLK_PORT_GEN</a>, 
<a class="el" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aa744d171e8cf8b80e39530a1cbf1ad1fc">SYSCLK_PORT_A</a>, 
<a class="el" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aaee61629f64b5bda1067fa608309d8c97">SYSCLK_PORT_B</a>, 
<a class="el" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aadc3231d4c5c8161f3c6c3cb8d8a87bff">SYSCLK_PORT_C</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aa953a41943eb2d157ee9edcfcd431ce46">SYSCLK_PORT_D</a>, 
<a class="el" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aae6b44c82892e0c04436ce802e41b9687">SYSCLK_PORT_E</a>, 
<a class="el" href="group__sysclk__group.html#gga8e29b46d7670875f4c509efd7a8d5f1aa40d0f8eb5de4c1e25eb5a18e65d713a4">SYSCLK_PORT_F</a>
<br/>
 }</td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga242399e48a97739c88b4d0c00f6101de">sysclk_init</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialize the synchronous clock system.  <a href="group__sysclk__group.html#ga242399e48a97739c88b4d0c00f6101de"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Enabling and disabling synchronous clocks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe7659beb9107dfc4e19a30a589dee67d"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaa2610ab0fbb9f2d68c7415c7c15b7008">sysclk_disable_module</a> (enum <a class="el" href="group__sysclk__group.html#ga8e29b46d7670875f4c509efd7a8d5f1a">sysclk_port_id</a> port, uint8_t id)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable the clock to peripheral <em>id</em> on port <em>port</em>.  <a href="group__sysclk__group.html#gaa2610ab0fbb9f2d68c7415c7c15b7008"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gac31edbbb1296f1eb737401b7b2b4e352">sysclk_enable_module</a> (enum <a class="el" href="group__sysclk__group.html#ga8e29b46d7670875f4c509efd7a8d5f1a">sysclk_port_id</a> port, uint8_t id)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable the clock to peripheral <em>id</em> on port <em>port</em>.  <a href="group__sysclk__group.html#gac31edbbb1296f1eb737401b7b2b4e352"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="compiler_8h.html#a97a80ca1602ebf2303258971a2c938e2">bool</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga643034e46f6b57636aba93aaf81feb25">sysclk_module_is_enabled</a> (enum <a class="el" href="group__sysclk__group.html#ga8e29b46d7670875f4c509efd7a8d5f1a">sysclk_port_id</a> port, uint8_t id)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Check if the synchronous clock is enabled for a module.  <a href="group__sysclk__group.html#ga643034e46f6b57636aba93aaf81feb25"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Querying the system clock and its derived clocks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp8aa224b6ed350c7165d639c67278f981"></a> The following functions may be used to query the current frequency of the system clock and the CPU and bus clocks derived from it. <a class="el" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb" title="Return the current rate in Hz of the main system clock.">sysclk_get_main_hz()</a> and <a class="el" href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28" title="Return the current rate in Hz of the CPU clock.">sysclk_get_cpu_hz()</a> can be assumed to be available on all platforms, although some platforms may define additional accessors for various chip-internal bus clocks. These are usually not intended to be queried directly by generic code. </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28">sysclk_get_cpu_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of the CPU clock.  <a href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb">sysclk_get_main_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of the main system clock.  <a href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Querying the system clock and its derived clocks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp8aa224b6ed350c7165d639c67278f981"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae967404bbe240b2091922e4cc959c841">sysclk_get_per2_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of clk_PER2.  <a href="group__sysclk__group.html#gae967404bbe240b2091922e4cc959c841"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gac4cdbacb40ce2c3a9ddfb9ee2078720f">sysclk_get_per4_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of clk_PER4.  <a href="group__sysclk__group.html#gac4cdbacb40ce2c3a9ddfb9ee2078720f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae1a556fa8d3fb23bf1a6359c38c7c24f">sysclk_get_per_hz</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the current rate in Hz of clk_PER.  <a href="group__sysclk__group.html#gae1a556fa8d3fb23bf1a6359c38c7c24f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">System Clock Source and Prescaler configuration</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp35fa041f1fe7c78454b0b1754bd09671"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga3ea62e0efda849abfbf58c6eaee53980">sysclk_lock</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Lock the system clock configuration.  <a href="group__sysclk__group.html#ga3ea62e0efda849abfbf58c6eaee53980"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga2df0c7419c8747f6e8c5bc6665eeb104">sysclk_set_prescalers</a> (uint8_t psadiv, uint8_t psbcdiv)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set system clock prescaler configuration.  <a href="group__sysclk__group.html#ga2df0c7419c8747f6e8c5bc6665eeb104"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga79caa7a3bb0d8a95c2ce0317713f4ed0">sysclk_set_source</a> (uint8_t src)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Change the source of the main system clock.  <a href="group__sysclk__group.html#ga79caa7a3bb0d8a95c2ce0317713f4ed0"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Chip-specific system clock management functions. </p>
<p>Copyright (C) 2010 Atmel Corporation. All rights reserved. </p>

<p>Definition in file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="aa98e9389a735f1d5ad6bbe0067f19a1f"></a><!-- doxytag: member="sysclk.h::CONFIG_SYSCLK_PSADIV" ref="aa98e9389a735f1d5ad6bbe0067f19a1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_SYSCLK_PSADIV&nbsp;&nbsp;&nbsp;SYSCLK_PSADIV_1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00061">61</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="xmega_2sysclk_8h_source.html#l00253">sysclk_get_per4_hz()</a>, and <a class="el" href="xmega_2sysclk_8c_source.html#l00078">sysclk_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a6b438fe6703eb97e90a0feda21decde2"></a><!-- doxytag: member="sysclk.h::CONFIG_SYSCLK_PSBCDIV" ref="a6b438fe6703eb97e90a0feda21decde2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_SYSCLK_PSBCDIV&nbsp;&nbsp;&nbsp;SYSCLK_PSBCDIV_1_1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="xmega_2sysclk_8h_source.html#l00065">65</a> of file <a class="el" href="xmega_2sysclk_8h_source.html">sysclk.h</a>.</p>

<p>Referenced by <a class="el" href="xmega_2sysclk_8h_source.html#l00269">sysclk_get_per2_hz()</a>, <a class="el" href="xmega_2sysclk_8h_source.html#l00293">sysclk_get_per_hz()</a>, and <a class="el" href="xmega_2sysclk_8c_source.html#l00078">sysclk_init()</a>.</p>

</div>
</div>
</div>
<html>
 <head>
  <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
  <title>@DOC_TITLE@</title>
  <link href="doxygen.css" rel="stylesheet" type="text/css">
</head>
<body>

<table width="100%" height="10%" bgcolor="#FFFFFF">
  <tr>
    <td colspan="6" height="1" background="blue.gif"></td>
  </tr>

  <tr>
    <td colspan="6">
    <address style="align: right;"><small>
Generated on Fri Oct 22 12:15:25 2010 for AVR1300 Using the Xmega ADC by <a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border=0></a> 1.6.3</small></address>
    </td>
  </tr>

</table>
