
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# design_vision script for the synthesis
# Variables
# Increment version as you do new synthesis to avoid overwriting old reports
variable version $SYN_VERSION
# Analyze the VHDL files from the src folder
analyze -f vhdl -lib WORK ../../src/fpmul_mbe/$ENTITY_NAME.vhd
Running PRESTO HDLC
Compiling Entity Declaration FPMUL
Compiling Architecture PIPELINE of FPMUL
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb'
1
analyze -f vhdl -lib WORK ../../src/fpmul_mbe/fpmul_stage1_struct.vhd
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE1
Compiling Architecture STRUCT of FPMUL_STAGE1
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/fpmul_mbe/fpmul_stage2_struct.vhd
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE2
Compiling Architecture STRUCT of FPMUL_STAGE2
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/fpmul_mbe/fpmul_stage3_struct.vhd
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE3
Compiling Architecture STRUCT of FPMUL_STAGE3
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/fpmul_mbe/fpmul_stage4_struct.vhd
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE4
Compiling Architecture STRUCT of FPMUL_STAGE4
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/fpmul_mbe/bru.vhd
Running PRESTO HDLC
Compiling Entity Declaration BRU
Compiling Architecture STRUCTURAL of BRU
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/fpmul_mbe/dadda_tree.vhd
Running PRESTO HDLC
Compiling Entity Declaration DADDA_TREE
Compiling Architecture STRUCTURAL of DADDA_TREE
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/fpmul_mbe/full_adder.vhd
Running PRESTO HDLC
Compiling Entity Declaration FULL_ADDER
Compiling Architecture STRUCTURAL of FULL_ADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/fpmul_mbe/half_adder.vhd
Running PRESTO HDLC
Compiling Entity Declaration HALF_ADDER
Compiling Architecture STRUCTURAL of HALF_ADDER
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/fpmul_mbe/pp_generation.vhd
Running PRESTO HDLC
Compiling Entity Declaration PP_GENERATION
Compiling Architecture STRUCTURAL of PP_GENERATION
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/fpmul_mbe/rca.vhd
Running PRESTO HDLC
Compiling Entity Declaration RCA
Compiling Architecture STRUCTURAL of RCA
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/fpmul_mbe/mbe_mult.vhd
Running PRESTO HDLC
Compiling Entity Declaration MBE_MULT
Compiling Architecture STRUCTURAL of MBE_MULT
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/common/fpnormalize_fpnormalize.vhd
Running PRESTO HDLC
Compiling Entity Declaration FPNORMALIZE
Compiling Architecture FPNORMALIZE of FPNORMALIZE
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/common/fpround_fpround.vhd
Running PRESTO HDLC
Compiling Entity Declaration FPROUND
Compiling Architecture FPROUND of FPROUND
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/common/packfp_packfp.vhd
Running PRESTO HDLC
Compiling Entity Declaration PACKFP
Compiling Architecture PACKFP of PACKFP
Presto compilation completed successfully.
1
analyze -f vhdl -lib WORK ../../src/common/unpackfp_unpackfp.vhd
Running PRESTO HDLC
Compiling Entity Declaration UNPACKFP
Compiling Architecture UNPACKFP of UNPACKFP
Presto compilation completed successfully.
1
# Preserve rtl names to ease the procedure for power consumption estimation
set power_preserve_rtl_hier_names true
true
# Elaborate the architecture
elaborate $ENTITY_NAME -lib WORK
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/gtech.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine FPmul line 162 in file
		'../../src/fpmul_mbe/FPmul.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    FP_A_reg_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    FP_B_reg_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPmul'.
Information: Building the design 'FPmul_stage1'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage1 line 104 in file
		'../../src/fpmul_mbe/fpmul_stage1_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| SIGN_out_stage1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      A_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      A_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      B_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      B_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage2'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage2 line 103 in file
		'../../src/fpmul_mbe/fpmul_stage2_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| EXP_in_int_reg_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     EXP_in_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| SIG_in_int_reg_reg  | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
|     SIG_in_reg      | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
| EXP_pos_int_reg_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EXP_pos_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EXP_neg_int_reg_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EXP_neg_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 122 in file
		'../../src/fpmul_mbe/fpmul_stage2_struct.vhd'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|  isINF_stage1_reg_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    isINF_stage2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_reg_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    isNaN_stage2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_reg_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   isZ_tab_stage2_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage1_reg_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   SIGN_out_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage3'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage3 line 104 in file
		'../../src/fpmul_mbe/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  EXP_out_round_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  SIG_out_round_reg  | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage3 line 114 in file
		'../../src/fpmul_mbe/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    isINF_tab_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      isNaN_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     isZ_tab_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    SIGN_out_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_pos_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_neg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage4'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage4 line 128 in file
		'../../src/fpmul_mbe/fpmul_stage4_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FP_Z_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UnpackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mbe_mult'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPnormalize' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPround' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'pp_generation'. (HDL-193)

Inferred memory devices in process
	in routine pp_generation line 68 in file
		'../../src/fpmul_mbe/pp_generation.vhd'.
============================================================================
|    Register Name     | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
============================================================================
| int_multiplicand_reg | Latch |  561  |  Y  | N  | N  | N  | -  | -  | -  |
============================================================================
Presto compilation completed successfully.
Information: Building the design 'dadda_tree'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rca'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'bru'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'half_adder'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'full_adder'. (HDL-193)
Presto compilation completed successfully.
1
uniquify
Information: Uniquified 2 instances of design 'UnpackFP'. (OPT-1056)
Information: Uniquified 2 instances of design 'FPnormalize_SIG_width28'. (OPT-1056)
Information: Uniquified 17 instances of design 'bru'. (OPT-1056)
Information: Uniquified 44 instances of design 'half_adder'. (OPT-1056)
Information: Uniquified 544 instances of design 'full_adder'. (OPT-1056)
1
link

  Linking design 'FPmul'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (620 designs)             /home/isa16_2021_2022/GIT/lab_isa_group16/lab2/syn/fpmul_mbe/FPmul.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb

1
# Set constraints
# Create a clock whose period is set in the variable at the beginning of this document
create_clock -name MY_CLK -period $PERIOD clk
1
report_clock > reports/clock_report_$version.txt
set_dont_touch_network MY_CLK
1
set_fix_hold MY_CLK
1
#set_fix_hold MY_CLK
# Set clock uncertainty
set_clock_uncertainty 0.07 [get_clocks MY_CLK]
1
set_input_delay 0.5 -max -clock MY_CLK [remove_from_collection [all_inputs] clk]
1
set_output_delay 0.5 -max -clock MY_CLK [all_outputs]
1
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
3.40189
set_load $OLOAD [all_outputs]
1
# Synthesize
ungroup -all -flatten
1
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================


Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPmul'
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][31]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][30]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][31]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][29]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][28]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][30]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][27]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][31]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][29]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][30]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][28]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][26]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[12][31]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][29]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][27]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][25]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[12][30]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][28]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][26]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][24]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[11][31]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[12][29]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][27]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][25]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][23]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[11][30]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[12][28]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][26]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][24]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][22]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[10][31]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[11][29]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[12][27]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][25]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][23]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][21]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[10][30]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[11][28]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[12][26]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][24]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][22]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][20]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[11][27]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[12][25]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][23]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][21]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][19]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[9][31]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[10][29]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[12][24]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][22]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][20]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][18]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[9][30]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[10][28]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[11][26]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][32]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][32]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][32]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[12][32]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[11][32]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[10][32]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[9][32]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[8][32]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][16]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][17]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][18]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][19]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][20]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][21]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][22]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][23]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][24]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][25]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][26]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][27]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][28]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][29]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][30]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][31]' will be removed. (OPT-1207)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][32]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[2]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[1]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[0]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[1]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_int_reg_reg[1]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[0]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_int_reg_reg[0]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[11][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[10][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[10][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[10][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[9][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[9][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[9][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[9][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[9][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[8][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[8][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[8][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[8][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[8][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[8][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[8][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[7][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[7][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[7][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[7][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[7][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[7][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[7][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[6][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[6][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[6][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[6][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[6][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[6][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[6][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[5][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[5][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[5][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[5][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[5][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[5][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[5][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[4][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[4][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[4][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[4][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[4][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[4][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[4][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[3][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[3][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[3][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[3][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[3][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[3][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[3][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[2][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[2][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[2][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[2][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[2][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[2][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[2][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[1][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[1][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[1][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[1][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[1][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[1][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[1][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[0][31]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FPmul_DW01_add_0'
  Processing 'FPmul_DW01_inc_0'
  Processing 'FPmul_DW01_add_1'
  Processing 'FPmul_DW01_add_2'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[0][32]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[1][32]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[2][32]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[3][32]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[4][32]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[5][32]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[6][32]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[7][32]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[13][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[14][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[15][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'I2/MBE/PP_gen/int_multiplicand_reg[16][0]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:19    7261.8      0.68      11.2       6.1                                0.00  
    0:02:21    7256.5      0.72      12.2       6.1                                0.00  
    0:02:21    7256.5      0.72      12.2       6.1                                0.00  
    0:02:21    7256.5      0.72      12.2       6.1                                0.00  
    0:02:22    7256.5      0.72      12.2       6.1                                0.00  
    0:02:32    6773.4      0.73      11.9       0.0                                0.00  
    0:02:34    6767.8      0.67      10.6       0.0                                0.00  
    0:02:36    6769.2      0.65      10.5       0.0                                0.00  
    0:02:37    6772.4      0.65      10.3       0.0                                0.00  
    0:02:38    6774.0      0.63      10.3       0.0                                0.00  
    0:02:39    6776.3      0.63      10.1       0.0                                0.00  
    0:02:39    6775.8      0.62       9.8       0.0                                0.00  
    0:02:40    6775.8      0.61       9.7       0.0                                0.00  
    0:02:40    6775.8      0.61       9.7       0.0                                0.00  
    0:02:40    6775.8      0.61       9.7       0.0                                0.00  
    0:02:40    6775.8      0.61       9.7       0.0                                0.00  
    0:02:40    6775.8      0.61       9.7       0.0                                0.00  
    0:02:40    6775.8      0.61       9.7       0.0                                0.00  
    0:02:40    6775.8      0.61       9.7       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:40    6775.8      0.61       9.7       0.0                                0.00  
    0:02:41    6781.1      0.59       9.3       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:02:42    6786.7      0.57       9.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:02:42    6794.7      0.54       8.5       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:02:44    6800.0      0.54       8.3       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:02:45    6806.9      0.52       8.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:02:47    6812.3      0.51       7.7       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:02:48    6813.9      0.51       7.6       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:02:50    6818.9      0.50       7.4       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:02:51    6819.4      0.50       7.3       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:02:52    6823.4      0.49       7.3       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:02:53    6825.0      0.49       7.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:02:54    6829.8      0.48       7.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:02:55    6834.3      0.48       7.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:02:56    6837.8      0.47       6.9       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:02:57    6839.7      0.47       6.9       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:02:57    6842.6      0.47       6.6       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:02:59    6845.0      0.45       6.6       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:00    6847.9      0.45       6.4       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:01    6851.6      0.44       6.3       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:03    6855.6      0.44       6.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:04    6859.1      0.44       6.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:05    6858.8      0.43       6.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:06    6863.6      0.43       6.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:07    6868.4      0.43       6.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:09    6872.1      0.43       5.9       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:10    6873.7      0.42       5.9       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:11    6877.4      0.42       5.8       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:12    6882.2      0.42       5.8       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:13    6884.6      0.41       5.7       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:14    6886.5      0.41       5.6       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:14    6889.1      0.41       5.5       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:14    6891.0      0.40       5.5       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:16    6895.5      0.40       5.4       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:16    6896.3      0.40       5.4       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:17    6897.9      0.40       5.4       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:18    6902.4      0.40       5.3       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:18    6907.2      0.39       5.3       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:19    6907.8      0.39       5.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:20    6910.9      0.39       5.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:21    6916.8      0.39       5.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:22    6921.6      0.39       5.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:23    6922.6      0.39       5.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:24    6925.8      0.38       5.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:24    6927.4      0.38       5.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:26    6934.4      0.37       4.9       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:27    6937.0      0.37       4.9       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:28    6937.5      0.36       4.8       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:29    6939.9      0.36       4.7       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:30    6940.5      0.36       4.7       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:32    6941.3      0.36       4.6       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:33    6952.4      0.35       4.5       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:34    6954.0      0.35       4.5       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:35    6959.6      0.35       4.4       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:36    6959.4      0.35       4.4       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:37    6960.4      0.35       4.4       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:38    6963.6      0.34       4.4       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:39    6965.7      0.34       4.3       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:40    6967.1      0.34       4.3       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:41    6970.8      0.34       4.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:42    6971.3      0.34       4.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:43    6973.5      0.34       4.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:44    6981.2      0.34       4.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:44    6981.2      0.34       4.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:45    6987.3      0.33       4.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:47    6987.6      0.33       4.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:47    6990.2      0.33       4.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:48    6991.0      0.33       4.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:49    6992.6      0.33       4.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:50    6992.9      0.33       4.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:51    6995.0      0.33       4.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:52    6999.5      0.33       4.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:53    7001.4      0.33       4.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:53    7003.0      0.33       4.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:55    7004.6      0.33       4.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:03:56    7004.6      0.33       4.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:04:00    7006.7      0.32       4.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:04:00    7009.1      0.31       4.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:04:01    7011.8      0.31       4.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:04:02    7021.1      0.31       4.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:04:09    7023.2      0.31       4.0       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:04:19    7021.1      0.30       3.9       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:04:27    7021.6      0.30       3.8       0.0                                0.00  
    0:04:32    7021.6      0.30       3.8       0.0                                0.00  
    0:04:35    7026.4      0.30       3.8       0.0                                0.00  
    0:04:37    7032.8      0.29       3.7       0.0                                0.00  
    0:04:38    7042.1      0.29       3.7       0.0                                0.00  
    0:04:39    7050.9      0.29       3.6       0.0                                0.00  
    0:04:40    7052.5      0.29       3.6       0.0                                0.00  
    0:04:42    7054.1      0.28       3.6       0.0                                0.00  
    0:04:42    7054.6      0.28       3.6       0.0                                0.00  
    0:04:44    7055.1      0.28       3.6       0.0                                0.00  
    0:04:45    7058.8      0.28       3.6       0.0                                0.00  
    0:04:46    7061.8      0.28       3.5       0.0                                0.00  
    0:04:47    7061.5      0.28       3.5       0.0                                0.00  
    0:04:48    7064.2      0.28       3.5       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:04:48    7064.2      0.28       3.5       0.0                                0.00  
    0:04:48    7064.2      0.28       3.5       0.0                                0.00  
    0:04:52    7019.5      0.28       3.5       0.0                                0.00  
    0:04:53    7016.0      0.28       3.5       0.0                                0.00  
    0:04:54    7015.0      0.29       3.5       0.0                                0.00  
    0:04:54    7014.4      0.29       3.5       0.0                                0.00  
    0:04:54    7013.9      0.29       3.5       0.0                                0.00  
    0:04:54    7013.9      0.29       3.5       0.0                                0.00  
    0:04:54    7013.9      0.29       3.5       0.0                                0.00  
    0:04:55    6999.8      0.29       3.5       0.0                                0.00  
    0:04:55    6998.7      0.29       3.5       0.0                                0.00  
    0:04:55    6998.7      0.29       3.5       0.0                                0.00  
    0:04:55    6998.7      0.29       3.5       0.0                                0.00  
    0:04:55    6998.7      0.29       3.5       0.0                                0.00  
    0:04:55    6998.7      0.29       3.5       0.0                                0.00  
    0:04:56    6998.7      0.29       3.5       0.0                                0.00  
    0:04:58    6999.5      0.28       3.5       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:04:59    6999.5      0.28       3.4       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:00    7001.1      0.28       3.4       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:02    7001.7      0.28       3.4       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:05    7001.9      0.28       3.4       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:07    7002.7      0.28       3.4       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:08    7004.3      0.28       3.4       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:09    7004.6      0.28       3.3       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:10    7005.9      0.28       3.3       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:12    7006.4      0.28       3.3       0.0                                0.00  
    0:05:13    7000.3      0.28       3.3       0.0                                0.00  
    0:05:14    6988.1      0.28       3.3       0.0                                0.00  
    0:05:16    6980.4      0.28       3.3       0.0                                0.00  
    0:05:16    6976.1      0.27       3.3       0.0                                0.00  
    0:05:17    6976.1      0.27       3.3       0.0                                0.00  
    0:05:18    6976.9      0.27       3.3       0.0                                0.00  
    0:05:19    6978.5      0.27       3.3       0.0                                0.00  
    0:05:21    6978.5      0.27       3.3       0.0                                0.00  
    0:05:22    6978.5      0.27       3.2       0.0                                0.00  
    0:05:23    6980.4      0.27       3.2       0.0                                0.00  
    0:05:24    6981.2      0.27       3.2       0.0                                0.00  
    0:05:25    6981.7      0.27       3.2       0.0                                0.00  
    0:05:26    6984.4      0.27       3.2       0.0                                0.00  
    0:05:27    6985.2      0.27       3.2       0.0                                0.00  
    0:05:30    6986.8      0.27       3.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:31    6987.6      0.27       3.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:33    6991.0      0.27       3.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:35    6991.0      0.27       3.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:36    6991.5      0.27       3.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:37    6993.1      0.27       3.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:38    6998.2      0.27       3.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:39    6998.7      0.27       3.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:40    7000.3      0.27       3.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:42    7004.3      0.27       3.2       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:42    7007.5      0.27       3.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:43    7009.9      0.27       3.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:46    7010.2      0.27       3.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:46    7011.0      0.27       3.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:47    7014.2      0.27       3.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:48    7015.5      0.27       3.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:50    7016.3      0.26       3.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:51    7016.8      0.26       3.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:53    7017.3      0.26       3.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:57    7019.2      0.26       3.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:05:59    7022.1      0.26       3.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:06:00    7023.5      0.26       3.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:06:01    7026.1      0.26       3.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:06:03    7028.5      0.26       3.1       0.0 I2/SIG_in_int_reg_reg[27]/D      0.00  
    0:06:11    6741.0      0.26       3.1       0.0                                0.00  
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
optimize_registers
  Loading design 'FPmul'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming FPmul (top)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[0][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[1][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[2][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[3][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[4][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[5][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[6][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[7][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[8][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[9][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[10][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][24]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[11][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][23]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][22]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][21]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][20]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][19]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][18]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][17]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][16]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][15]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][14]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][13]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][12]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][11]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][10]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][9]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][8]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][7]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][6]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][5]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][4]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][3]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][2]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][1]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][0]'. (RTDC-5)
Warning: No clock net driving clock pin of cell 'I2/MBE/PP_gen/int_multiplicand_reg[12][0]'. (RTDC-5)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04


  Retiming base-clock MY_CLK, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% 80% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.50
  Critical path length = 1.50
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)
Warning: Design 'FPmul' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

  Retiming complete
  -----------------
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 5 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ecsm_nowlm.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:22    6791.2      0.09       0.6       0.0                           148361.9375      0.00  
    0:00:22    6791.2      0.09       0.6       0.0                           148361.9375      0.00  

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'FPmul_DW01_add_2' (cell 'add_1_root_I2/add_156_2') will take longer. (SYNH-22)
    0:00:31    6704.8      0.02       0.0       0.0                           146459.3281      0.00  

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:31    6704.8      0.02       0.0       0.0                           146459.3281      0.00  
    0:00:54    5839.5      0.00       0.0       0.0                           133004.2656      0.00  
    0:00:57    5808.6      0.00       0.0       0.0                           131318.0781      0.00  
    0:00:58    5808.6      0.00       0.0       0.0                           131318.0781      0.00  
    0:00:58    5808.6      0.00       0.0       0.0                           131318.0781      0.00  
    0:00:58    5808.6      0.00       0.0       0.0                           131318.0781      0.00  
    0:00:58    5808.6      0.00       0.0       0.0                           131318.0781      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:00:58    5808.6      0.00       0.0       0.0                           131318.0781      0.00  
    0:00:58    5808.6      0.00       0.0       0.0                           131318.0781      0.00  
    0:00:58    5808.6      0.00       0.0       0.0                           131318.0781      0.00  
    0:00:58    5808.6      0.00       0.0       0.0                           131318.0781      0.00  
    0:00:58    5808.6      0.00       0.0       0.0                           131318.0781      0.00  
    0:00:59    5807.8      0.00       0.0       0.0                           131289.3750      0.00  
    0:00:59    5807.8      0.00       0.0       0.0                           131289.3750      0.00  
    0:01:03    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:03    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:03    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:03    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:03    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:03    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:03    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:03    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:03    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:03    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:07    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:07    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:07    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:07    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:07    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:07    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:07    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:07    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:07    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:08    5806.8      0.00       0.0       0.0                           131221.7344      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:08    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:11    5806.8      0.00       0.0       0.0                           131221.7344      0.00  
    0:01:32    5453.8      0.00       0.0       0.0                           120215.6016      0.00  
    0:01:32    5453.8      0.00       0.0       0.0                           120215.6016      0.00  
    0:01:34    5450.6      0.00       0.0       0.0                           120170.0312      0.00  
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_resources > reports/report_resources.txt
# Print reports
report_timing -delay max > reports/timing_report_setup_$version.txt
report_timing -delay min > reports/timing_report_hold_$version.txt
report_area > reports/area_report_$version.txt
report_power > reports/power_report_noswitching_$version.txt
# Save files for switching-activity-based power estimation
change_names -hierarchy -rules verilog
1
#write_sdf ../netlist/$ENTITY_NAME.sdf
write -f verilog -hierarchy -output ../../netlist/$ENTITY_NAME.v
Writing verilog file '/home/isa16_2021_2022/GIT/lab_isa_group16/lab2/netlist/FPmul.v'.
1
#write_sdc ../netlist/$ENTITY_NAME.sdc
quit

Thank you...
