{
  "module_name": "clk-mt8188-apmixedsys.c",
  "hash_id": "5f0ce8068b5a20297d7d5d670f314316ebaa16d6380a081249441975545f3d54",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8188-apmixedsys.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mediatek,mt8188-clk.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n#include \"clk-pll.h\"\n\nstatic const struct mtk_gate_regs apmixed_cg_regs = {\n\t.set_ofs = 0x8,\n\t.clr_ofs = 0x8,\n\t.sta_ofs = 0x8,\n};\n\n#define GATE_APMIXED(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &apmixed_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)\n\nstatic const struct mtk_gate apmixed_clks[] = {\n\tGATE_APMIXED(CLK_APMIXED_PLL_SSUSB26M_EN, \"pll_ssusb26m_en\", \"clk26m\", 1),\n};\n\n#define MT8188_PLL_FMAX\t\t(3800UL * MHZ)\n#define MT8188_PLL_FMIN\t\t(1500UL * MHZ)\n#define MT8188_INTEGER_BITS\t8\n\n#define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags,\t\t\\\n\t    _rst_bar_mask, _pcwbits, _pd_reg, _pd_shift,\t\t\\\n\t    _tuner_reg, _tuner_en_reg, _tuner_en_bit,\t\t\t\\\n\t    _pcw_reg, _pcw_shift, _pcw_chg_reg,\t\t\t\t\\\n\t    _en_reg, _pll_en_bit) {\t\t\t\t\t\\\n\t\t.id = _id,\t\t\t\t\t\t\\\n\t\t.name = _name,\t\t\t\t\t\t\\\n\t\t.reg = _reg,\t\t\t\t\t\t\\\n\t\t.pwr_reg = _pwr_reg,\t\t\t\t\t\\\n\t\t.en_mask = _en_mask,\t\t\t\t\t\\\n\t\t.flags = _flags,\t\t\t\t\t\\\n\t\t.rst_bar_mask = _rst_bar_mask,\t\t\t\t\\\n\t\t.fmax = MT8188_PLL_FMAX,\t\t\t\t\\\n\t\t.fmin = MT8188_PLL_FMIN,\t\t\t\t\\\n\t\t.pcwbits = _pcwbits,\t\t\t\t\t\\\n\t\t.pcwibits = MT8188_INTEGER_BITS,\t\t\t\\\n\t\t.pd_reg = _pd_reg,\t\t\t\t\t\\\n\t\t.pd_shift = _pd_shift,\t\t\t\t\t\\\n\t\t.tuner_reg = _tuner_reg,\t\t\t\t\\\n\t\t.tuner_en_reg = _tuner_en_reg,\t\t\t\t\\\n\t\t.tuner_en_bit = _tuner_en_bit,\t\t\t\t\\\n\t\t.pcw_reg = _pcw_reg,\t\t\t\t\t\\\n\t\t.pcw_shift = _pcw_shift,\t\t\t\t\\\n\t\t.pcw_chg_reg = _pcw_chg_reg,\t\t\t\t\\\n\t\t.en_reg = _en_reg,\t\t\t\t\t\\\n\t\t.pll_en_bit = _pll_en_bit,\t\t\t\t\\\n\t}\n\nstatic const struct mtk_pll_data plls[] = {\n\tPLL(CLK_APMIXED_ETHPLL, \"ethpll\", 0x044C, 0x0458, 0,\n\t    0, 0, 22, 0x0450, 24, 0, 0, 0, 0x0450, 0, 0, 0, 9),\n\tPLL(CLK_APMIXED_MSDCPLL, \"msdcpll\", 0x0514, 0x0520, 0,\n\t    0, 0, 22, 0x0518, 24, 0, 0, 0, 0x0518, 0, 0, 0, 9),\n\tPLL(CLK_APMIXED_TVDPLL1, \"tvdpll1\", 0x0524, 0x0530, 0,\n\t    0, 0, 22, 0x0528, 24, 0, 0, 0, 0x0528, 0, 0, 0, 9),\n\tPLL(CLK_APMIXED_TVDPLL2, \"tvdpll2\", 0x0534, 0x0540, 0,\n\t    0, 0, 22, 0x0538, 24, 0, 0, 0, 0x0538, 0, 0, 0, 9),\n\tPLL(CLK_APMIXED_MMPLL, \"mmpll\", 0x0544, 0x0550, 0xff000000,\n\t    HAVE_RST_BAR, BIT(23), 22, 0x0548, 24, 0, 0, 0, 0x0548, 0, 0, 0, 9),\n\tPLL(CLK_APMIXED_MAINPLL, \"mainpll\", 0x045C, 0x0468, 0xff000000,\n\t    HAVE_RST_BAR, BIT(23), 22, 0x0460, 24, 0, 0, 0, 0x0460, 0, 0, 0, 9),\n\tPLL(CLK_APMIXED_IMGPLL, \"imgpll\", 0x0554, 0x0560, 0,\n\t    0, 0, 22, 0x0558, 24, 0, 0, 0, 0x0558, 0, 0, 0, 9),\n\tPLL(CLK_APMIXED_UNIVPLL, \"univpll\", 0x0504, 0x0510, 0xff000000,\n\t    HAVE_RST_BAR, BIT(23), 22, 0x0508, 24, 0, 0, 0, 0x0508, 0, 0, 0, 9),\n\tPLL(CLK_APMIXED_ADSPPLL, \"adsppll\", 0x042C, 0x0438, 0,\n\t    0, 0, 22, 0x0430, 24, 0, 0, 0, 0x0430, 0, 0, 0, 9),\n\tPLL(CLK_APMIXED_APLL1, \"apll1\", 0x0304, 0x0314, 0,\n\t    0, 0, 32, 0x0308, 24, 0x0034, 0x0000, 12, 0x030C, 0, 0, 0, 9),\n\tPLL(CLK_APMIXED_APLL2, \"apll2\", 0x0318, 0x0328, 0,\n\t    0, 0, 32, 0x031C, 24, 0x0038, 0x0000, 13, 0x0320, 0, 0, 0, 9),\n\tPLL(CLK_APMIXED_APLL3, \"apll3\", 0x032C, 0x033C, 0,\n\t    0, 0, 32, 0x0330, 24, 0x003C, 0x0000, 14, 0x0334, 0, 0, 0, 9),\n\tPLL(CLK_APMIXED_APLL4, \"apll4\", 0x0404, 0x0414, 0,\n\t    0, 0, 32, 0x0408, 24, 0x0040, 0x0000, 15, 0x040C, 0, 0, 0, 9),\n\tPLL(CLK_APMIXED_APLL5, \"apll5\", 0x0418, 0x0428, 0,\n\t    0, 0, 32, 0x041C, 24, 0x0044, 0x0000, 16, 0x0420, 0, 0, 0, 9),\n\tPLL(CLK_APMIXED_MFGPLL, \"mfgpll\", 0x0340, 0x034C, 0,\n\t    0, 0, 22, 0x0344, 24, 0, 0, 0, 0x0344, 0, 0, 0, 9),\n};\n\nstatic const struct of_device_id of_match_clk_mt8188_apmixed[] = {\n\t{ .compatible = \"mediatek,mt8188-apmixedsys\" },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8188_apmixed);\n\nstatic int clk_mt8188_apmixed_probe(struct platform_device *pdev)\n{\n\tstruct clk_hw_onecell_data *clk_data;\n\tstruct device_node *node = pdev->dev.of_node;\n\tint r;\n\n\tclk_data = mtk_alloc_clk_data(CLK_APMIXED_NR_CLK);\n\tif (!clk_data)\n\t\treturn -ENOMEM;\n\n\tr = mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data);\n\tif (r)\n\t\tgoto free_apmixed_data;\n\n\tr = mtk_clk_register_gates(&pdev->dev, node, apmixed_clks,\n\t\t\t\t   ARRAY_SIZE(apmixed_clks), clk_data);\n\tif (r)\n\t\tgoto unregister_plls;\n\n\tr = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);\n\tif (r)\n\t\tgoto unregister_gates;\n\n\tplatform_set_drvdata(pdev, clk_data);\n\n\treturn 0;\n\nunregister_gates:\n\tmtk_clk_unregister_gates(apmixed_clks, ARRAY_SIZE(apmixed_clks), clk_data);\nunregister_plls:\n\tmtk_clk_unregister_plls(plls, ARRAY_SIZE(plls), clk_data);\nfree_apmixed_data:\n\tmtk_free_clk_data(clk_data);\n\treturn r;\n}\n\nstatic void clk_mt8188_apmixed_remove(struct platform_device *pdev)\n{\n\tstruct device_node *node = pdev->dev.of_node;\n\tstruct clk_hw_onecell_data *clk_data = platform_get_drvdata(pdev);\n\n\tof_clk_del_provider(node);\n\tmtk_clk_unregister_gates(apmixed_clks, ARRAY_SIZE(apmixed_clks), clk_data);\n\tmtk_clk_unregister_plls(plls, ARRAY_SIZE(plls), clk_data);\n\tmtk_free_clk_data(clk_data);\n}\n\nstatic struct platform_driver clk_mt8188_apmixed_drv = {\n\t.probe = clk_mt8188_apmixed_probe,\n\t.remove_new = clk_mt8188_apmixed_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8188-apmixed\",\n\t\t.of_match_table = of_match_clk_mt8188_apmixed,\n\t},\n};\nmodule_platform_driver(clk_mt8188_apmixed_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}