<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.10.16.14:43:57"
 outputDirectory="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex 7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB027R24C2E3V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="3"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BUS_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BUS_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BUS_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clock_reset" kind="reset" start="0">
   <property name="associatedClock" value="clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="areset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="bus_clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="bus_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="bus_clock_reset" kind="reset" start="0">
   <property name="associatedClock" value="bus_clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="bus_areset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="bus" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="65536" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="bus_clock" />
   <property name="associatedReset" value="bus_clock_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="1" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port name="busIn_address" direction="input" role="address" width="14" />
   <port name="busIn_read" direction="input" role="read" width="1" />
   <port name="busIn_write" direction="input" role="write" width="1" />
   <port name="busIn_writedata" direction="input" role="writedata" width="32" />
   <port name="busOut_readdata" direction="output" role="readdata" width="32" />
   <port
       name="busOut_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="busOut_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="exp" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="DUC_Valid_l1_s"
       direction="input"
       role="valid_DUC_Valid_l1_s"
       width="1" />
   <port
       name="DUC_Chan_l1_s"
       direction="input"
       role="channel_DUC_Chan_l1_s"
       width="8" />
   <port
       name="DUC_Data_l1_0im"
       direction="input"
       role="data_DUC_Data_l1_0im"
       width="16" />
   <port
       name="DUC_Data_l1_0re"
       direction="input"
       role="data_DUC_Data_l1_0re"
       width="16" />
   <port
       name="DUC_Data_l1_1im"
       direction="input"
       role="data_DUC_Data_l1_1im"
       width="16" />
   <port
       name="DUC_Data_l1_1re"
       direction="input"
       role="data_DUC_Data_l1_1re"
       width="16" />
   <port
       name="DUC_Data_l1_2im"
       direction="input"
       role="data_DUC_Data_l1_2im"
       width="16" />
   <port
       name="DUC_Data_l1_2re"
       direction="input"
       role="data_DUC_Data_l1_2re"
       width="16" />
   <port
       name="DUC_Data_l1_3im"
       direction="input"
       role="data_DUC_Data_l1_3im"
       width="16" />
   <port
       name="DUC_Data_l1_3re"
       direction="input"
       role="data_DUC_Data_l1_3re"
       width="16" />
   <port
       name="DUC_Valid_l2_s"
       direction="input"
       role="valid_DUC_Valid_l2_s"
       width="1" />
   <port
       name="DUC_Chan_l2_s"
       direction="input"
       role="channel_DUC_Chan_l2_s"
       width="8" />
   <port
       name="DUC_Data_l2_0im"
       direction="input"
       role="data_DUC_Data_l2_0im"
       width="16" />
   <port
       name="DUC_Data_l2_0re"
       direction="input"
       role="data_DUC_Data_l2_0re"
       width="16" />
   <port
       name="DUC_Data_l2_1im"
       direction="input"
       role="data_DUC_Data_l2_1im"
       width="16" />
   <port
       name="DUC_Data_l2_1re"
       direction="input"
       role="data_DUC_Data_l2_1re"
       width="16" />
   <port
       name="DUC_Data_l2_2im"
       direction="input"
       role="data_DUC_Data_l2_2im"
       width="16" />
   <port
       name="DUC_Data_l2_2re"
       direction="input"
       role="data_DUC_Data_l2_2re"
       width="16" />
   <port
       name="DUC_Data_l2_3im"
       direction="input"
       role="data_DUC_Data_l2_3im"
       width="16" />
   <port
       name="DUC_Data_l2_3re"
       direction="input"
       role="data_DUC_Data_l2_3re"
       width="16" />
   <port
       name="DUC_Valid_Out_s"
       direction="output"
       role="valid_DUC_Valid_Out_s"
       width="1" />
   <port
       name="DUC_Chan_Out_s"
       direction="output"
       role="channel_DUC_Chan_Out_s"
       width="8" />
   <port
       name="DUC_Ant_Data_Out_0im"
       direction="output"
       role="data_DUC_Ant_Data_Out_0im"
       width="16" />
   <port
       name="DUC_Ant_Data_Out_0re"
       direction="output"
       role="data_DUC_Ant_Data_Out_0re"
       width="16" />
   <port
       name="DUC_Ant_Data_Out_1im"
       direction="output"
       role="data_DUC_Ant_Data_Out_1im"
       width="16" />
   <port
       name="DUC_Ant_Data_Out_1re"
       direction="output"
       role="data_DUC_Ant_Data_Out_1re"
       width="16" />
   <port
       name="DUC_Ant_Data_Out_2im"
       direction="output"
       role="data_DUC_Ant_Data_Out_2im"
       width="16" />
   <port
       name="DUC_Ant_Data_Out_2re"
       direction="output"
       role="data_DUC_Ant_Data_Out_2re"
       width="16" />
   <port
       name="DUC_Ant_Data_Out_3im"
       direction="output"
       role="data_DUC_Ant_Data_Out_3im"
       width="16" />
   <port
       name="DUC_Ant_Data_Out_3re"
       direction="output"
       role="data_DUC_Ant_Data_Out_3re"
       width="16" />
   <port
       name="DUC_Ant_Data_Out_4im"
       direction="output"
       role="data_DUC_Ant_Data_Out_4im"
       width="16" />
   <port
       name="DUC_Ant_Data_Out_4re"
       direction="output"
       role="data_DUC_Ant_Data_Out_4re"
       width="16" />
   <port
       name="DUC_Ant_Data_Out_5im"
       direction="output"
       role="data_DUC_Ant_Data_Out_5im"
       width="16" />
   <port
       name="DUC_Ant_Data_Out_5re"
       direction="output"
       role="data_DUC_Ant_Data_Out_5re"
       width="16" />
   <port
       name="DUC_Ant_Data_Out_6im"
       direction="output"
       role="data_DUC_Ant_Data_Out_6im"
       width="16" />
   <port
       name="DUC_Ant_Data_Out_6re"
       direction="output"
       role="data_DUC_Ant_Data_Out_6re"
       width="16" />
   <port
       name="DUC_Ant_Data_Out_7im"
       direction="output"
       role="data_DUC_Ant_Data_Out_7im"
       width="16" />
   <port
       name="DUC_Ant_Data_Out_7re"
       direction="output"
       role="data_DUC_Ant_Data_Out_7re"
       width="16" />
   <port
       name="summer_vout_s"
       direction="output"
       role="valid_summer_vout_s"
       width="1" />
   <port
       name="summer_cout_s"
       direction="output"
       role="channel_summer_cout_s"
       width="8" />
   <port
       name="summer_dout_0im"
       direction="output"
       role="data_summer_dout_0im"
       width="16" />
   <port
       name="summer_dout_0re"
       direction="output"
       role="data_summer_dout_0re"
       width="16" />
   <port
       name="summer_dout_1im"
       direction="output"
       role="data_summer_dout_1im"
       width="16" />
   <port
       name="summer_dout_1re"
       direction="output"
       role="data_summer_dout_1re"
       width="16" />
   <port
       name="summer_dout_2im"
       direction="output"
       role="data_summer_dout_2im"
       width="16" />
   <port
       name="summer_dout_2re"
       direction="output"
       role="data_summer_dout_2re"
       width="16" />
   <port
       name="summer_dout_3im"
       direction="output"
       role="data_summer_dout_3im"
       width="16" />
   <port
       name="summer_dout_3re"
       direction="output"
       role="data_summer_dout_3re"
       width="16" />
  </interface>
 </perimeter>
 <entity
   kind="dxc_ss_top_ca_interp_DUT_0"
   version="1.0"
   name="dxc_ss_top_ca_interp_DUT_0">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_BUS_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB027R24C2E2VR2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_BUS_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_BUS_CLOCK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/synth/dxc_ss_top_ca_interp_DUT_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/synth/dxc_ss_top_ca_interp_DUT_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/dspba/rtl/ca_interp_rtl/ca_interp/ca_interp_DUT_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="dxc_ss_top_ca_interp_DUT_0">"Generating: dxc_ss_top_ca_interp_DUT_0"</message>
   <message level="Info" culprit="dxc_ss_top_ca_interp_DUT_0">"Generating: ca_interp_DUT"</message>
  </messages>
 </entity>
 <entity kind="ca_interp_DUT" version="1.0" name="ca_interp_DUT">
  <generatedFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/dspba_library_ver.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_safe_path_flat_ver.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_safe_path_flat.vhd"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/busFabric_ca_interp_DUT_2ouiflr06j62696x6u0qu5xajz.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Poly_phase_Interp.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_im.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_re.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_im.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_re.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Subsystem.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Summer.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/dspba_library_ver.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_safe_path_flat_ver.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_safe_path_flat.vhd"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/busFabric_ca_interp_DUT_2ouiflr06j62696x6u0qu5xajz.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Poly_phase_Interp.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_im.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Poly_phase_Interp_hb3_re.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_im.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Poly_phase_Interp_scale_HB3_re.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Subsystem.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Summer.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain.sv"
       attributes="" />
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0/ca_interp_DUT_10/synth/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/dspba/rtl/ca_interp_rtl/ca_interp/ca_interp_DUT_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dxc_ss_top_ca_interp_DUT_0" as="ca_interp_DUT_0" />
  <messages>
   <message level="Info" culprit="dxc_ss_top_ca_interp_DUT_0">"Generating: ca_interp_DUT"</message>
  </messages>
 </entity>
</deploy>
