# StopWatch

Stopwatch verilog project designed for use on the MAX10 DE-Lite board

Circuit diagrams for some modules:

### StopwatchLogic 

![StopwatchLogic Circuit](https://user-images.githubusercontent.com/75081535/128391671-cd8c1d53-e979-4ec5-9701-2f828959c679.png)

### SevenSegmentEncoder

![SevenSegmentEncoder Plan](https://user-images.githubusercontent.com/75081535/128391637-2b8d062a-c510-43d9-a45d-d0701fde67af.png)

### Timer 

![Timer](https://user-images.githubusercontent.com/75081535/128391767-d18c208d-a8ee-4572-87c4-2aab75544397.png)

