<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Test unpacked arrays operations support (slice equality)
should_fail: 0
tags: 7.4.3
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-7/arrays/unpacked
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../../../tests/chapter-7/arrays/unpacked/slice-equality.sv.html" target="file-frame">tests/chapter-7/arrays/unpacked/slice-equality.sv</a>
time_elapsed: 0.094s
ram usage: 11636 KB
</pre>
<pre class="log">

%Error: Internal Error: <a href="../../../../../tests/chapter-7/arrays/unpacked/slice-equality.sv.html#l-21" target="file-frame">tests/chapter-7/arrays/unpacked/slice-equality.sv:21</a>: ../V3EmitC.cpp:868: Unknown node type reached emitter: SLICESEL
 $display(&#34;:assert: (%d == 1)&#34;, (arr_a[7:4] == arr_b[3:0]));
                                      ^
                        ... See the manual and http://www.veripool.org/verilator for more assistance.
scr.sh: 3: scr.sh: ./vbuild/vmain: not found

</pre>
</body>