

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    1 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
328a61d178d3e8b45ddd3c2e89e11ce0  /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP > _cuobjdump_complete_output_cBAkKo"
Parsing file _cuobjdump_complete_output_cBAkKo
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x40483d, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42747_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Hc7bbw"
Running: cat _ptx_Hc7bbw | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_lMAlCD
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_lMAlCD --output-file  /dev/null 2> _ptx_Hc7bbwinfo"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Hc7bbw _ptx2_lMAlCD _ptx_Hc7bbwinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x40483d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 46080 (ipc=92.2) sim_rate=46080 (inst/sec) elapsed = 0:0:00:01 / Wed May  1 12:43:19 2019
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(49,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(57,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(9,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(63,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(79,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(63,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 660032 (ipc=440.0) sim_rate=330016 (inst/sec) elapsed = 0:0:00:02 / Wed May  1 12:43:21 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(5,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(46,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(7,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 951584 (ipc=317.2) sim_rate=317194 (inst/sec) elapsed = 0:0:00:03 / Wed May  1 12:43:22 2019
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(56,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1081632 (ipc=216.3) sim_rate=270408 (inst/sec) elapsed = 0:0:00:04 / Wed May  1 12:43:23 2019
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(37,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(36,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1238208 (ipc=176.9) sim_rate=247641 (inst/sec) elapsed = 0:0:00:05 / Wed May  1 12:43:24 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(39,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(11,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1414368 (ipc=166.4) sim_rate=235728 (inst/sec) elapsed = 0:0:00:06 / Wed May  1 12:43:25 2019
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(16,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 1569696 (ipc=157.0) sim_rate=224242 (inst/sec) elapsed = 0:0:00:07 / Wed May  1 12:43:26 2019
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(30,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(52,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 1774944 (ipc=147.9) sim_rate=221868 (inst/sec) elapsed = 0:0:00:08 / Wed May  1 12:43:27 2019
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(88,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(53,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 1941248 (ipc=143.8) sim_rate=215694 (inst/sec) elapsed = 0:0:00:09 / Wed May  1 12:43:28 2019
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(20,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 2145312 (ipc=138.4) sim_rate=214531 (inst/sec) elapsed = 0:0:00:10 / Wed May  1 12:43:29 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(12,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(24,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 2311712 (ipc=136.0) sim_rate=210155 (inst/sec) elapsed = 0:0:00:11 / Wed May  1 12:43:30 2019
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(64,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(48,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 2532448 (ipc=133.3) sim_rate=211037 (inst/sec) elapsed = 0:0:00:12 / Wed May  1 12:43:31 2019
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(54,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(53,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 2676960 (ipc=130.6) sim_rate=205920 (inst/sec) elapsed = 0:0:00:13 / Wed May  1 12:43:32 2019
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(35,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 2833824 (ipc=128.8) sim_rate=202416 (inst/sec) elapsed = 0:0:00:14 / Wed May  1 12:43:33 2019
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(54,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(89,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 3017184 (ipc=125.7) sim_rate=201145 (inst/sec) elapsed = 0:0:00:15 / Wed May  1 12:43:34 2019
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(21,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 3172512 (ipc=124.4) sim_rate=198282 (inst/sec) elapsed = 0:0:00:16 / Wed May  1 12:43:35 2019
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(73,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(55,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 3389728 (ipc=123.3) sim_rate=199395 (inst/sec) elapsed = 0:0:00:17 / Wed May  1 12:43:36 2019
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(1,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(49,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 3533632 (ipc=121.8) sim_rate=196312 (inst/sec) elapsed = 0:0:00:18 / Wed May  1 12:43:37 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(36,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 3698560 (ipc=121.3) sim_rate=194661 (inst/sec) elapsed = 0:0:00:19 / Wed May  1 12:43:38 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(2,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(8,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(12,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(16,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 4002640 (ipc=123.2) sim_rate=200132 (inst/sec) elapsed = 0:0:00:20 / Wed May  1 12:43:39 2019
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(64,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(36,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 4235806 (ipc=124.6) sim_rate=201705 (inst/sec) elapsed = 0:0:00:21 / Wed May  1 12:43:40 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(38,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(11,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 4510143 (ipc=127.0) sim_rate=205006 (inst/sec) elapsed = 0:0:00:22 / Wed May  1 12:43:41 2019
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(17,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(39,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(17,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 4768018 (ipc=128.9) sim_rate=207305 (inst/sec) elapsed = 0:0:00:23 / Wed May  1 12:43:42 2019
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(78,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(28,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 4983951 (ipc=129.5) sim_rate=207664 (inst/sec) elapsed = 0:0:00:24 / Wed May  1 12:43:43 2019
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(50,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(3,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(60,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 5260115 (ipc=129.9) sim_rate=210404 (inst/sec) elapsed = 0:0:00:25 / Wed May  1 12:43:44 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(45,0,0) tid=(160,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(18,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(76,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 5567156 (ipc=132.6) sim_rate=214121 (inst/sec) elapsed = 0:0:00:26 / Wed May  1 12:43:45 2019
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(9,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(0,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(51,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 5839423 (ipc=134.2) sim_rate=216274 (inst/sec) elapsed = 0:0:00:27 / Wed May  1 12:43:46 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(20,0,0) tid=(48,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(43,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(36,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 6105793 (ipc=135.7) sim_rate=218064 (inst/sec) elapsed = 0:0:00:28 / Wed May  1 12:43:47 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(25,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(22,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(11,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 6389951 (ipc=137.4) sim_rate=220343 (inst/sec) elapsed = 0:0:00:29 / Wed May  1 12:43:48 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(26,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(10,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(30,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 6760338 (ipc=139.4) sim_rate=225344 (inst/sec) elapsed = 0:0:00:30 / Wed May  1 12:43:49 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(18,0,0) tid=(236,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(37,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(37,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 7008163 (ipc=140.2) sim_rate=226069 (inst/sec) elapsed = 0:0:00:31 / Wed May  1 12:43:50 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(22,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 7231780 (ipc=140.4) sim_rate=225993 (inst/sec) elapsed = 0:0:00:32 / Wed May  1 12:43:51 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(82,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(8,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(53,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 7505149 (ipc=141.6) sim_rate=227428 (inst/sec) elapsed = 0:0:00:33 / Wed May  1 12:43:52 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(30,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(76,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(40,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 7787463 (ipc=141.6) sim_rate=229043 (inst/sec) elapsed = 0:0:00:34 / Wed May  1 12:43:53 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(24,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(37,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 8015748 (ipc=141.9) sim_rate=229021 (inst/sec) elapsed = 0:0:00:35 / Wed May  1 12:43:54 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(40,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(32,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(30,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 8249494 (ipc=142.2) sim_rate=229152 (inst/sec) elapsed = 0:0:00:36 / Wed May  1 12:43:55 2019
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(27,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(32,0,0) tid=(130,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(30,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(45,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 8626948 (ipc=143.8) sim_rate=233160 (inst/sec) elapsed = 0:0:00:37 / Wed May  1 12:43:56 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(37,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(61,0,0) tid=(238,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(32,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 8891191 (ipc=144.6) sim_rate=233978 (inst/sec) elapsed = 0:0:00:38 / Wed May  1 12:43:57 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(25,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(34,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (62786,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(62787,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 9103314 (ipc=144.5) sim_rate=233418 (inst/sec) elapsed = 0:0:00:39 / Wed May  1 12:43:58 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (63127,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(63128,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(39,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(21,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(25,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 9403880 (ipc=145.8) sim_rate=235097 (inst/sec) elapsed = 0:0:00:40 / Wed May  1 12:43:59 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(64,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(14,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (65574,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(65575,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(20,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 9683213 (ipc=146.7) sim_rate=236175 (inst/sec) elapsed = 0:0:00:41 / Wed May  1 12:44:00 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(21,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(9,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (66681,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(66682,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(57,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (67205,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(67206,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (67413,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(67414,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 10003255 (ipc=148.2) sim_rate=238172 (inst/sec) elapsed = 0:0:00:42 / Wed May  1 12:44:01 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(44,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (67619,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(67620,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (67635,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(67636,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(74,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(92,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 10272441 (ipc=148.9) sim_rate=238893 (inst/sec) elapsed = 0:0:00:43 / Wed May  1 12:44:02 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(27,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(7,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(7,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(36,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 10640213 (ipc=150.9) sim_rate=241823 (inst/sec) elapsed = 0:0:00:44 / Wed May  1 12:44:03 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(27,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (70658,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(70659,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (70782,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(70783,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(3,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (71075,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(71076,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(33,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 10963622 (ipc=153.3) sim_rate=243636 (inst/sec) elapsed = 0:0:00:45 / Wed May  1 12:44:04 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(19,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (71773,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(71774,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(51,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (72110,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(72111,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(66,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (72244,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(72245,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (72340,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(72341,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(18,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 11260563 (ipc=155.3) sim_rate=244794 (inst/sec) elapsed = 0:0:00:46 / Wed May  1 12:44:05 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (72504,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(72505,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (72749,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(72750,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(58,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (73070,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(73071,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(10,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (73660,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(73661,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(68,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 11587757 (ipc=156.6) sim_rate=246548 (inst/sec) elapsed = 0:0:00:47 / Wed May  1 12:44:06 2019
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(108,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(57,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (74820,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(74821,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (75068,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(75069,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 11828740 (ipc=156.7) sim_rate=246432 (inst/sec) elapsed = 0:0:00:48 / Wed May  1 12:44:07 2019
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(57,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (76091,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(76092,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(96,0,0) tid=(138,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(40,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 12063875 (ipc=156.7) sim_rate=246201 (inst/sec) elapsed = 0:0:00:49 / Wed May  1 12:44:08 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(38,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (77477,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(77478,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (77763,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(77764,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(79,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (77886,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(77887,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(59,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 12362468 (ipc=157.5) sim_rate=247249 (inst/sec) elapsed = 0:0:00:50 / Wed May  1 12:44:09 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(96,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(44,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(105,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (79951,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(79952,0)
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 12627753 (ipc=157.8) sim_rate=247603 (inst/sec) elapsed = 0:0:00:51 / Wed May  1 12:44:10 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (80301,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(80302,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(105,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (80565,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(80566,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(27,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 12857145 (ipc=157.8) sim_rate=247252 (inst/sec) elapsed = 0:0:00:52 / Wed May  1 12:44:11 2019
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(39,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(99,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (82649,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(82650,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(55,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 13100829 (ipc=157.8) sim_rate=247185 (inst/sec) elapsed = 0:0:00:53 / Wed May  1 12:44:12 2019
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(51,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(79,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (83930,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(83931,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 13300253 (ipc=158.3) sim_rate=246300 (inst/sec) elapsed = 0:0:00:54 / Wed May  1 12:44:13 2019
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(58,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(25,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (84737,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(84738,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(114,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(120,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 13642678 (ipc=159.6) sim_rate=248048 (inst/sec) elapsed = 0:0:00:55 / Wed May  1 12:44:14 2019
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(79,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(69,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (86954,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(86955,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(47,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 13928947 (ipc=160.1) sim_rate=248731 (inst/sec) elapsed = 0:0:00:56 / Wed May  1 12:44:15 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (87214,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(87215,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(112,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (87521,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(87522,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(38,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (88210,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(88211,0)
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 14169356 (ipc=160.1) sim_rate=248585 (inst/sec) elapsed = 0:0:00:57 / Wed May  1 12:44:16 2019
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(39,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (89017,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(89018,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (89430,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(89431,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(62,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (89857,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(89858,0)
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 14396556 (ipc=160.0) sim_rate=248216 (inst/sec) elapsed = 0:0:00:58 / Wed May  1 12:44:17 2019
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(82,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(71,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(115,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 14651969 (ipc=160.1) sim_rate=248338 (inst/sec) elapsed = 0:0:00:59 / Wed May  1 12:44:18 2019
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(42,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(37,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (92318,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 14840188 (ipc=160.4) sim_rate=247336 (inst/sec) elapsed = 0:0:01:00 / Wed May  1 12:44:19 2019
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(114,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (93110,0), 5 CTAs running
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(80,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(97,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 15136971 (ipc=161.0) sim_rate=248147 (inst/sec) elapsed = 0:0:01:01 / Wed May  1 12:44:20 2019
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(106,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (94200,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (94297,0), 5 CTAs running
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(84,0,0) tid=(74,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(122,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (95354,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 15444106 (ipc=161.7) sim_rate=249098 (inst/sec) elapsed = 0:0:01:02 / Wed May  1 12:44:21 2019
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(85,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (95907,0), 4 CTAs running
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(67,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(60,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(48,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 15805033 (ipc=162.9) sim_rate=250873 (inst/sec) elapsed = 0:0:01:03 / Wed May  1 12:44:22 2019
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(88,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(60,0,0) tid=(148,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(82,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (98035,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (98346,0), 5 CTAs running
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(49,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 16134821 (ipc=163.8) sim_rate=252106 (inst/sec) elapsed = 0:0:01:04 / Wed May  1 12:44:23 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (98524,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (98529,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (98571,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (98663,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (98665,0), 3 CTAs running
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(124,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (99265,0), 4 CTAs running
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(74,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 16375535 (ipc=163.8) sim_rate=251931 (inst/sec) elapsed = 0:0:01:05 / Wed May  1 12:44:24 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (100030,0), 4 CTAs running
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(115,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(72,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (101054,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (101059,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 16589483 (ipc=163.4) sim_rate=251355 (inst/sec) elapsed = 0:0:01:06 / Wed May  1 12:44:25 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (101621,0), 5 CTAs running
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(104,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(74,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (102206,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (102650,0), 5 CTAs running
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(124,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 16839935 (ipc=163.5) sim_rate=251342 (inst/sec) elapsed = 0:0:01:07 / Wed May  1 12:44:26 2019
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(92,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(123,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(83,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(98,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 17184032 (ipc=164.4) sim_rate=252706 (inst/sec) elapsed = 0:0:01:08 / Wed May  1 12:44:27 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (104731,0), 4 CTAs running
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(74,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (105141,0), 3 CTAs running
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(126,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(59,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 17477791 (ipc=164.9) sim_rate=253301 (inst/sec) elapsed = 0:0:01:09 / Wed May  1 12:44:28 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (106359,0), 5 CTAs running
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(67,0,0) tid=(168,0,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(92,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(100,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 17775855 (ipc=165.4) sim_rate=253940 (inst/sec) elapsed = 0:0:01:10 / Wed May  1 12:44:29 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (107603,0), 5 CTAs running
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(69,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (108356,0), 3 CTAs running
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(76,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (108747,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (109224,0), 5 CTAs running
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(70,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 18057267 (ipc=164.9) sim_rate=254327 (inst/sec) elapsed = 0:0:01:11 / Wed May  1 12:44:30 2019
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(65,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(92,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 18288582 (ipc=164.0) sim_rate=254008 (inst/sec) elapsed = 0:0:01:12 / Wed May  1 12:44:31 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (111559,0), 4 CTAs running
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(94,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(113,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(115,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 18590767 (ipc=164.5) sim_rate=254668 (inst/sec) elapsed = 0:0:01:13 / Wed May  1 12:44:32 2019
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(62,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (113187,0), 2 CTAs running
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(117,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (113572,0), 3 CTAs running
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(70,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (114249,0), 4 CTAs running
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(63,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 18911595 (ipc=165.2) sim_rate=255562 (inst/sec) elapsed = 0:0:01:14 / Wed May  1 12:44:33 2019
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(89,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (115060,0), 2 CTAs running
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(75,0,0) tid=(166,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(81,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (115893,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (115931,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 19248334 (ipc=165.9) sim_rate=256644 (inst/sec) elapsed = 0:0:01:15 / Wed May  1 12:44:34 2019
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(101,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (116447,0), 3 CTAs running
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(114,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(81,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(66,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 19569299 (ipc=165.8) sim_rate=257490 (inst/sec) elapsed = 0:0:01:16 / Wed May  1 12:44:35 2019
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(127,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (118550,0), 3 CTAs running
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(104,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (118957,0), 4 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(114,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 19931519 (ipc=166.8) sim_rate=258850 (inst/sec) elapsed = 0:0:01:17 / Wed May  1 12:44:36 2019
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(88,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(121,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (120081,0), 3 CTAs running
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(86,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(86,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (121200,0), 3 CTAs running
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(94,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 20363477 (ipc=167.6) sim_rate=261070 (inst/sec) elapsed = 0:0:01:18 / Wed May  1 12:44:37 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (121757,0), 4 CTAs running
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(118,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(92,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (122341,0), 2 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(70,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 20683029 (ipc=168.2) sim_rate=261810 (inst/sec) elapsed = 0:0:01:19 / Wed May  1 12:44:38 2019
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(92,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (123175,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (123335,0), 2 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(106,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (123773,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (123922,0), 4 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(118,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (124222,0), 3 CTAs running
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(124,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(81,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 125000  inst.: 21095405 (ipc=168.8) sim_rate=263692 (inst/sec) elapsed = 0:0:01:20 / Wed May  1 12:44:39 2019
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(103,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (125541,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (125598,0), 4 CTAs running
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(101,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(119,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 21446124 (ipc=169.5) sim_rate=264766 (inst/sec) elapsed = 0:0:01:21 / Wed May  1 12:44:40 2019
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(101,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(117,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (127659,0), 1 CTAs running
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(115,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(75,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(75,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 21881659 (ipc=170.3) sim_rate=266849 (inst/sec) elapsed = 0:0:01:22 / Wed May  1 12:44:41 2019
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(113,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(85,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(86,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (129472,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (129483,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (129486,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (129547,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (129614,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (129866,0), 3 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(105,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 22238526 (ipc=171.1) sim_rate=267934 (inst/sec) elapsed = 0:0:01:23 / Wed May  1 12:44:42 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (130120,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(99,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (130780,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (131099,0), 3 CTAs running
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(124,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(99,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 22590949 (ipc=170.5) sim_rate=268939 (inst/sec) elapsed = 0:0:01:24 / Wed May  1 12:44:43 2019
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(120,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (133202,0), 3 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(89,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (133944,0), 2 CTAs running
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(127,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (134346,0), 2 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(105,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 22919840 (ipc=170.4) sim_rate=269645 (inst/sec) elapsed = 0:0:01:25 / Wed May  1 12:44:44 2019
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(120,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(102,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (135388,0), 2 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(117,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (135712,0), 2 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(119,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (136107,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (136203,0), 2 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(106,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 23395920 (ipc=171.4) sim_rate=272045 (inst/sec) elapsed = 0:0:01:26 / Wed May  1 12:44:45 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (136516,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (136702,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (136749,0), 1 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(113,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (136993,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(98,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(125,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(123,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (137980,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (138013,0), 1 CTAs running
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(124,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (138092,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (138129,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(105,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 23956906 (ipc=173.0) sim_rate=275366 (inst/sec) elapsed = 0:0:01:27 / Wed May  1 12:44:46 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (138629,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (138836,0), 1 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(119,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (138935,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (139096,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (139171,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (139186,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (139323,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (139360,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (139399,0), 2 CTAs running
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(122,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (140162,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (140263,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(99,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (141140,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (141442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (142340,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 24325543 (ipc=170.7) sim_rate=276426 (inst/sec) elapsed = 0:0:01:28 / Wed May  1 12:44:47 2019
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(127,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (143925,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(123,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (145227,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (145324,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 4.
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 145325
gpu_sim_insn = 24441600
gpu_ipc =     168.1858
gpu_tot_sim_cycle = 145325
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     168.1858
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 265796
gpu_stall_icnt2sh    = 257
gpu_total_sim_rate=277745

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 465579
	L1I_total_cache_misses = 1963
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6746
L1D_cache:
	L1D_cache_core[0]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 110934
	L1D_cache_core[1]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90331
	L1D_cache_core[2]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94460
	L1D_cache_core[3]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98314
	L1D_cache_core[4]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 103555
	L1D_cache_core[5]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 97592
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109686
	L1D_cache_core[7]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102154
	L1D_cache_core[8]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 89426
	L1D_cache_core[9]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92652
	L1D_cache_core[10]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93919
	L1D_cache_core[11]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109897
	L1D_cache_core[12]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109816
	L1D_cache_core[13]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 94549
	L1D_cache_core[14]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100360
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1497645
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3593
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1496404
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1241
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 463616
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1963
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6746
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 1501238
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3593
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3593
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1497645
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2341414	W0_Idle:32747	W0_Scoreboard:977217	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 5411 
maxdqlatency = 0 
maxmflatency = 5960 
averagemflatency = 817 
max_icnt2mem_latency = 818 
max_icnt2sh_latency = 145324 
mrq_lat_table:30206 	502 	483 	870 	3167 	5843 	7828 	6387 	4126 	2854 	2220 	1054 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	120 	17676 	34907 	10506 	2431 	167 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	52515 	4001 	1841 	2477 	3432 	1499 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57296 	8211 	42 	2 	0 	0 	0 	0 	0 	0 	0 	0 	53 	166 	37 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	26 	259 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         6         5         5         7         6         6         6         6         5         7         6         6         5         6         6 
dram[1]:         5         6         5         6         5         5         6         6         6         4         6         6         5         6         6        10 
dram[2]:         6         6         4         6         6         6         6         6         5         6         8         6         5         6         6         6 
dram[3]:         6         5         6         4         5         5         6         6         5         6         6         6         5         6        10         6 
dram[4]:         5         8         6         4         5         6         6         6         6         4         6         6         6         4         6         6 
dram[5]:         5         6         5         6         5         4         6         6         6         5         6         6         6         6         6        11 
maximum service time to same row:
dram[0]:      2139      3756      1982      2053      1962      1956      2123      2435      2031      2022      2718      3731      3090      3308      2092      2986 
dram[1]:      1510      1994      1985      2043      1966      1960      2284      3225      2037      2026      2017      2955      2001      2429      2030      3304 
dram[2]:      4617      4054      1990      2016      1969      2143      2459      2380      2042      2008      1954      2430      2099      2032      2034      2300 
dram[3]:      2690      1993      1994      2020      1974      2001      2385      2967      2047      2010      2660      2033      2012      2037      3441      2387 
dram[4]:      2282      4797      2242      2025      1947      2006      1987      2364      2013      2013      3804      2020      2110      2248      1963      2029 
dram[5]:      1985      2096      2035      2028      1951      2013      2083      2605      2019      2018      5445      2707      2123      2138      1968      3649 
average row accesses per activate:
dram[0]:  1.303089  1.282443  1.253731  1.299807  1.309021  1.326848  1.768844  2.249201  1.275362  1.270758  1.320463  1.325626  1.344000  1.408805  1.537757  2.126582 
dram[1]:  1.276515  1.341317  1.299807  1.317647  1.299048  1.267658  1.777778  2.270968  1.287020  1.298893  1.330739  1.269373  1.360324  1.394191  1.651106  2.080495 
dram[2]:  1.298651  1.320236  1.267925  1.237569  1.277154  1.341177  1.641026  2.186335  1.273056  1.263914  1.259668  1.386179  1.349398  1.408805  1.611511  1.976471 
dram[3]:  1.274621  1.253731  1.244444  1.302326  1.267658  1.338552  1.696386  2.452962  1.270758  1.306122  1.266667  1.309021  1.302326  1.426752  1.623188  2.119874 
dram[4]:  1.371429  1.289827  1.260788  1.280000  1.301527  1.280899  1.614679  2.220820  1.275362  1.268468  1.369565  1.334638  1.317647  1.408805  1.464052  2.140127 
dram[5]:  1.275142  1.317647  1.304854  1.277567  1.324272  1.297913  1.618391  2.452962  1.330813  1.287020  1.338521  1.284369  1.365854  1.388430  1.639024  2.061350 
average row locality = 65573/46345 = 1.414888
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[2]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       673       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
total reads: 65552
bank skew: 704/672 = 1.05
chip skew: 10927/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         9         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0         0 
total reads: 21
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        744       708       759       733       801       821       961      1697       718       685       757       893       788       822       950      1752
dram[1]:        455       471       477       500       526       583       709      1420       449       466       481       599       520       585       663      1413
dram[2]:        448       599       472       624       519       723       645      1441       446       578       471       640       526       734       608      1507
dram[3]:        576       608       584       635       618       728       780      1664       550       576       600       626       646       712       727      1584
dram[4]:        827       820       862       853       901       937      1093      1843       801       803      1126       852       888       940      1058      1682
dram[5]:        700       689       736       731       781       816       971      1853       686       682       868       712       761       798       964      1484
maximum mf latency per bank:
dram[0]:       1403      1440      1362      1412      1421      1745      2408      5798      1292      1340      1310      4274      1617      1880      2596      5853
dram[1]:        919      1059       933      1160      1001      1384      1899      5603       981       991      1017      3173      1099      1397      1715      4576
dram[2]:       1038      1569      1074      1691      1227      2217      1794      5052      1143      1680       997      1800      1593      2352      1938      5505
dram[3]:       1067      1148      1163      1227      1281      1866      2270      5109      1027      1241      1479      1219      1813      1585      1855      5047
dram[4]:       1275      1378      1393      1491      1678      1915      2234      5063      1330      1338      4545      1609      1608      2213      2221      4541
dram[5]:       1293      1214      1367      1362      1863      1866      2337      5363      1126      1201      5960      1624      1561      1971      2532      4891

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=191828 n_nop=88986 n_act=7714 n_pre=7698 n_req=10931 n_rd=87416 n_write=14 bw_util=0.9115
n_activity=184067 dram_eff=0.95
bk0: 5400a 134396i bk1: 5376a 126379i bk2: 5376a 117507i bk3: 5376a 109905i bk4: 5456a 100446i bk5: 5456a 80505i bk6: 5632a 67956i bk7: 5632a 27623i bk8: 5632a 128183i bk9: 5632a 122458i bk10: 5472a 116995i bk11: 5472a 99463i bk12: 5376a 101505i bk13: 5376a 89359i bk14: 5376a 68125i bk15: 5376a 36015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3803
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=191828 n_nop=89076 n_act=7676 n_pre=7660 n_req=10930 n_rd=87408 n_write=8 bw_util=0.9114
n_activity=183654 dram_eff=0.952
bk0: 5392a 134374i bk1: 5376a 127086i bk2: 5376a 120015i bk3: 5376a 112139i bk4: 5456a 101818i bk5: 5456a 84268i bk6: 5632a 67762i bk7: 5632a 26980i bk8: 5632a 133074i bk9: 5632a 125896i bk10: 5472a 123852i bk11: 5472a 105437i bk12: 5376a 105129i bk13: 5376a 91343i bk14: 5376a 72801i bk15: 5376a 37890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1517
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=191828 n_nop=88890 n_act=7773 n_pre=7757 n_req=10926 n_rd=87408 n_write=0 bw_util=0.9113
n_activity=183927 dram_eff=0.9505
bk0: 5392a 134339i bk1: 5376a 127608i bk2: 5376a 120730i bk3: 5376a 111426i bk4: 5456a 100923i bk5: 5472a 85694i bk6: 5632a 71974i bk7: 5632a 35592i bk8: 5632a 133160i bk9: 5632a 126569i bk10: 5472a 121983i bk11: 5456a 113396i bk12: 5376a 106742i bk13: 5376a 87778i bk14: 5376a 76374i bk15: 5376a 36748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0533
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=191828 n_nop=88958 n_act=7743 n_pre=7727 n_req=10925 n_rd=87400 n_write=0 bw_util=0.9112
n_activity=183318 dram_eff=0.9535
bk0: 5384a 133433i bk1: 5376a 123292i bk2: 5376a 116554i bk3: 5376a 109668i bk4: 5456a 100254i bk5: 5472a 85490i bk6: 5632a 69788i bk7: 5632a 31544i bk8: 5632a 129410i bk9: 5632a 123322i bk10: 5472a 116464i bk11: 5456a 110856i bk12: 5376a 103899i bk13: 5376a 89183i bk14: 5376a 74443i bk15: 5376a 34631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2953
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=191828 n_nop=88894 n_act=7764 n_pre=7748 n_req=10933 n_rd=87392 n_write=30 bw_util=0.9115
n_activity=184074 dram_eff=0.9499
bk0: 5376a 132688i bk1: 5376a 125672i bk2: 5376a 116405i bk3: 5376a 109156i bk4: 5456a 96341i bk5: 5472a 81389i bk6: 5632a 64576i bk7: 5632a 24365i bk8: 5632a 132012i bk9: 5632a 124027i bk10: 5472a 98879i bk11: 5456a 108983i bk12: 5376a 99495i bk13: 5376a 87891i bk14: 5376a 66712i bk15: 5376a 37537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6327
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=191828 n_nop=89094 n_act=7675 n_pre=7659 n_req=10928 n_rd=87392 n_write=8 bw_util=0.9112
n_activity=183652 dram_eff=0.9518
bk0: 5376a 131328i bk1: 5376a 123682i bk2: 5376a 115650i bk3: 5376a 108235i bk4: 5456a 99453i bk5: 5472a 81515i bk6: 5632a 65315i bk7: 5632a 30167i bk8: 5632a 130844i bk9: 5632a 124510i bk10: 5472a 106311i bk11: 5456a 108841i bk12: 5376a 102398i bk13: 5376a 88112i bk14: 5376a 68677i bk15: 5376a 36682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5268

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 3596
L2_cache_bank[1]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 1, Reservation_fails = 71170
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 1486
L2_cache_bank[3]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 2, Reservation_fails = 15644
L2_cache_bank[4]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 2, Reservation_fails = 763
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34844
L2_cache_bank[6]: Access = 5477, Miss = 5463, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 1429
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55170
L2_cache_bank[8]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 5, Reservation_fails = 10643
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70353
L2_cache_bank[10]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 2, Reservation_fails = 3489
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 56865
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65552
L2_total_cache_miss_rate = 0.9945
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 325452
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 324198
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 238
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 666
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 83
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 465
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.150

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.72808
	minimum = 6
	maximum = 400
Network latency average = 9.59085
	minimum = 6
	maximum = 400
Slowest packet = 3027
Flit latency average = 7.19993
	minimum = 6
	maximum = 400
Slowest flit = 8137
Fragmentation average = 7.58587e-05
	minimum = 0
	maximum = 10
Injected packet rate average = 0.0335962
	minimum = 0.0283502 (at node 1)
	maximum = 0.0380114 (at node 16)
Accepted packet rate average = 0.0335962
	minimum = 0.0283502 (at node 1)
	maximum = 0.0380114 (at node 16)
Injected flit rate average = 0.100585
	minimum = 0.0284603 (at node 1)
	maximum = 0.189265 (at node 15)
Accepted flit rate average= 0.100585
	minimum = 0.0375847 (at node 20)
	maximum = 0.158927 (at node 0)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.72808 (1 samples)
	minimum = 6 (1 samples)
	maximum = 400 (1 samples)
Network latency average = 9.59085 (1 samples)
	minimum = 6 (1 samples)
	maximum = 400 (1 samples)
Flit latency average = 7.19993 (1 samples)
	minimum = 6 (1 samples)
	maximum = 400 (1 samples)
Fragmentation average = 7.58587e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 10 (1 samples)
Injected packet rate average = 0.0335962 (1 samples)
	minimum = 0.0283502 (1 samples)
	maximum = 0.0380114 (1 samples)
Accepted packet rate average = 0.0335962 (1 samples)
	minimum = 0.0283502 (1 samples)
	maximum = 0.0380114 (1 samples)
Injected flit rate average = 0.100585 (1 samples)
	minimum = 0.0284603 (1 samples)
	maximum = 0.189265 (1 samples)
Accepted flit rate average = 0.100585 (1 samples)
	minimum = 0.0375847 (1 samples)
	maximum = 0.158927 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 28 sec (88 sec)
gpgpu_simulation_rate = 277745 (inst/sec)
gpgpu_simulation_rate = 1651 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 87768.851562 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
