
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003663                       # Number of seconds simulated
sim_ticks                                  3663235746                       # Number of ticks simulated
final_tick                               530655674358                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 145325                       # Simulator instruction rate (inst/s)
host_op_rate                                   183771                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 263765                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889572                       # Number of bytes of host memory used
host_seconds                                 13888.27                       # Real time elapsed on the host
sim_insts                                  2018310610                       # Number of instructions simulated
sim_ops                                    2552260832                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       333440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       179200                       # Number of bytes read from this memory
system.physmem.bytes_read::total               523136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       189440                       # Number of bytes written to this memory
system.physmem.bytes_written::total            189440                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2605                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1400                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4087                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1480                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1480                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1467555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     91023353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1397671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     48918501                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               142807080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1467555                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1397671                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2865226                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51713843                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51713843                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51713843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1467555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     91023353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1397671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     48918501                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              194520923                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8784739                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3147559                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553659                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214252                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1293480                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1236461                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334900                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9227                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3291435                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17332175                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3147559                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1571361                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3658006                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1128165                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        627914                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1621511                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       100778                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8486377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.518626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4828371     56.90%     56.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228071      2.69%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259396      3.06%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          474180      5.59%     68.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          216761      2.55%     70.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328547      3.87%     74.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179534      2.12%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154515      1.82%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1817002     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8486377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358299                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.972987                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3472658                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       579915                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3491455                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35462                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        906886                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535464                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2121                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20643071                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4983                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        906886                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3663229                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         146388                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       172913                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3331975                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       264981                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19827799                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4139                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        142482                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77226                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1122                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27760294                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92357602                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92357602                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060676                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10699607                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4196                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2540                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           679189                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1851202                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       945024                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13291                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       346464                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18623356                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4203                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14983614                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29441                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6297804                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18871827                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          830                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8486377                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.765608                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.918532                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2995863     35.30%     35.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1777768     20.95%     56.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1243022     14.65%     70.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       849651     10.01%     80.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       700129      8.25%     89.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       383869      4.52%     93.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       375711      4.43%     98.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86190      1.02%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74174      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8486377                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108594     76.75%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15742     11.13%     87.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17146     12.12%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12496112     83.40%     83.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212230      1.42%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1492598      9.96%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       781024      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14983614                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.705641                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141484                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009443                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38624530                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24925524                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14550732                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15125098                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29697                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       725858                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          215                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239807                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        906886                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          56852                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9050                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18627564                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65476                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1851202                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       945024                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2521                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6579                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          172                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249828                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14701244                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393060                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       282370                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2145046                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082011                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            751986                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.673498                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14562246                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14550732                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9528167                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26737732                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.656365                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356357                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6345927                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3373                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216964                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7579491                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620384                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.158329                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3021406     39.86%     39.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049813     27.04%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       840432     11.09%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419117      5.53%     83.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       429961      5.67%     89.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       169560      2.24%     91.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       186161      2.46%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95277      1.26%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367764      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7579491                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125343                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765815                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367764                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25839174                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38162956                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4991                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 298362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.878474                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.878474                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.138338                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.138338                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66087480                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20117225                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19086168                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3368                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8784739                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3159070                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2571990                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211284                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1289170                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1220943                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          334394                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9401                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3149366                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17432044                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3159070                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1555337                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3835942                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1137858                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        678550                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1542396                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90042                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8586453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.512639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4750511     55.33%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          334323      3.89%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          273051      3.18%     62.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          657969      7.66%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          177228      2.06%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          237000      2.76%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163798      1.91%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           96957      1.13%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1895616     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8586453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359609                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.984355                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3287073                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       664125                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3689372                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23624                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        922249                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       536994                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20890834                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1628                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        922249                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3528171                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         110407                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       205499                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3466944                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       353174                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20150123                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          228                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141478                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       114836                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28161652                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94090738                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94090738                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17291746                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10869888                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4310                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2621                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           989096                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1897251                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       986031                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        20285                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       287822                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19028128                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4311                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15097348                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31060                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6548079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20160638                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          860                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8586453                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.758275                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898532                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3022788     35.20%     35.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1842154     21.45%     56.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1168902     13.61%     70.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       887535     10.34%     80.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       775903      9.04%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       402277      4.69%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       343396      4.00%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        68572      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74926      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8586453                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          89897     69.32%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         20030     15.45%     84.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19757     15.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12543950     83.09%     83.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       210586      1.39%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1685      0.01%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1508752      9.99%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       832375      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15097348                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.718588                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             129685                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008590                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38941893                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25580701                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14710479                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15227033                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        57669                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       751346                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          393                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       251222                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           39                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        922249                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60504                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8253                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19032444                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43108                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1897251                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       986031                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2592                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6670                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          187                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127101                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121668                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248769                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14858152                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1414553                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       239195                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2224864                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2093928                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            810311                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.691360                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14720691                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14710479                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9568325                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27178529                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.674549                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352055                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10134441                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12455947                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6576683                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3451                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214830                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7664204                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625211                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146015                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2990372     39.02%     39.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2116510     27.62%     66.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       855637     11.16%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       491619      6.41%     84.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       390131      5.09%     89.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       162515      2.12%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       191955      2.50%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95243      1.24%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       370222      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7664204                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10134441                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12455947                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1880710                       # Number of memory references committed
system.switch_cpus1.commit.loads              1145901                       # Number of loads committed
system.switch_cpus1.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1786578                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11226746                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       253911                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       370222                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26326430                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38988134                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3465                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 198286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10134441                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12455947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10134441                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.866820                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.866820                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.153642                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.153642                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66850884                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20304577                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19261836                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3446                       # number of misc regfile writes
system.l20.replacements                          2648                       # number of replacements
system.l20.tagsinuse                      4094.476138                       # Cycle average of tags in use
system.l20.total_refs                          343136                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6744                       # Sample count of references to valid blocks.
system.l20.avg_refs                         50.880190                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           44.227844                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    35.929163                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   977.501930                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3036.817200                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.010798                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.008772                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.238648                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.741410                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999628                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4889                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4893                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1625                       # number of Writeback hits
system.l20.Writeback_hits::total                 1625                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           61                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   61                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4950                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4954                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4950                       # number of overall hits
system.l20.overall_hits::total                   4954                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2605                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2647                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2605                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2647                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2605                       # number of overall misses
system.l20.overall_misses::total                 2647                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5980145                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    236954346                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      242934491                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5980145                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    236954346                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       242934491                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5980145                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    236954346                       # number of overall miss cycles
system.l20.overall_miss_latency::total      242934491                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7494                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7540                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1625                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1625                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           61                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               61                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7555                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7601                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7555                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7601                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.347611                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.351061                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.344805                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.348244                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.344805                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.348244                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 142384.404762                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 90961.361228                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91777.291651                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 142384.404762                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 90961.361228                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91777.291651                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 142384.404762                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 90961.361228                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91777.291651                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 551                       # number of writebacks
system.l20.writebacks::total                      551                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2605                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2647                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2605                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2647                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2605                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2647                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5666545                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    217590390                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    223256935                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5666545                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    217590390                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    223256935                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5666545                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    217590390                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    223256935                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.347611                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.351061                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.344805                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.348244                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.344805                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.348244                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 134917.738095                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83527.980806                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84343.383075                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 134917.738095                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 83527.980806                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84343.383075                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 134917.738095                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 83527.980806                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84343.383075                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1440                       # number of replacements
system.l21.tagsinuse                      4094.429178                       # Cycle average of tags in use
system.l21.total_refs                          350529                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5532                       # Sample count of references to valid blocks.
system.l21.avg_refs                         63.363883                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          156.974587                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    36.819219                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   702.936452                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3197.698921                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.038324                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.008989                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.171615                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.780688                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999616                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4317                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4318                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2572                       # number of Writeback hits
system.l21.Writeback_hits::total                 2572                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           56                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4373                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4374                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4373                       # number of overall hits
system.l21.overall_hits::total                   4374                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1397                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1437                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1400                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1440                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1400                       # number of overall misses
system.l21.overall_misses::total                 1440                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5181991                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    119389604                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      124571595                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       236911                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       236911                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5181991                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    119626515                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       124808506                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5181991                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    119626515                       # number of overall miss cycles
system.l21.overall_miss_latency::total      124808506                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5714                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5755                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2572                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2572                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           59                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               59                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5773                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5814                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5773                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5814                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.244487                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.249696                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.050847                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.050847                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.242508                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.247678                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.242508                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.247678                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 129549.775000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 85461.420186                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 86688.653445                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 78970.333333                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 78970.333333                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 129549.775000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 85447.510714                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 86672.573611                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 129549.775000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 85447.510714                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 86672.573611                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 929                       # number of writebacks
system.l21.writebacks::total                      929                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1397                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1437                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1400                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1440                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1400                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1440                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4875859                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    108502479                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    113378338                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       213921                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       213921                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4875859                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    108716400                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    113592259                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4875859                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    108716400                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    113592259                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244487                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.249696                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.050847                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.050847                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.242508                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.247678                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.242508                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.247678                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 121896.475000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77668.202577                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 78899.330550                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        71307                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        71307                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 121896.475000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 77654.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 78883.513194                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 121896.475000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 77654.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 78883.513194                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.645561                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001630167                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1933648.971042                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.645561                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068342                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.824753                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1621440                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1621440                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1621440                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1621440                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1621440                       # number of overall hits
system.cpu0.icache.overall_hits::total        1621440                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           71                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           71                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           71                       # number of overall misses
system.cpu0.icache.overall_misses::total           71                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     10355618                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     10355618                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     10355618                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     10355618                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     10355618                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     10355618                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1621511                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1621511                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1621511                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1621511                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1621511                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1621511                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 145853.774648                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 145853.774648                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 145853.774648                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 145853.774648                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 145853.774648                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 145853.774648                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6221530                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6221530                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6221530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6221530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6221530                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6221530                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 135250.652174                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 135250.652174                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 135250.652174                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 135250.652174                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 135250.652174                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 135250.652174                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7555                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580605                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7811                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21070.362950                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.547550                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.452450                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888858                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111142                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085779                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085779                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701547                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701547                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2448                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2448                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1684                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1684                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787326                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787326                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787326                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787326                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14745                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14745                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          232                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          232                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14977                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14977                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14977                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14977                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    702755890                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    702755890                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9106139                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9106139                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    711862029                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    711862029                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    711862029                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    711862029                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1100524                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1100524                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802303                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802303                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802303                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802303                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013398                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013398                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000331                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000331                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008310                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008310                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008310                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008310                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 47660.623262                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47660.623262                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39250.599138                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39250.599138                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 47530.348468                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47530.348468                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 47530.348468                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47530.348468                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1625                       # number of writebacks
system.cpu0.dcache.writebacks::total             1625                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7251                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7251                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          171                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          171                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7422                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7422                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7494                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7494                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           61                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7555                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7555                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7555                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7555                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    281963086                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    281963086                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1575311                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1575311                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    283538397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    283538397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    283538397                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    283538397                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006809                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006809                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004192                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004192                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004192                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004192                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 37625.178276                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37625.178276                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25824.770492                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25824.770492                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 37529.900331                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37529.900331                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 37529.900331                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37529.900331                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.805736                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999727311                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1941218.079612                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.805736                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060586                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820201                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1542338                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1542338                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1542338                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1542338                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1542338                       # number of overall hits
system.cpu1.icache.overall_hits::total        1542338                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8008463                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8008463                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8008463                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8008463                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8008463                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8008463                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1542396                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1542396                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1542396                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1542396                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1542396                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1542396                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 138076.948276                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138076.948276                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 138076.948276                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138076.948276                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 138076.948276                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138076.948276                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5299995                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5299995                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5299995                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5299995                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5299995                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5299995                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 129268.170732                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 129268.170732                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 129268.170732                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 129268.170732                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 129268.170732                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 129268.170732                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5773                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157446428                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6029                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26114.849560                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.175774                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.824226                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883499                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116501                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1074369                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1074369                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       730584                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        730584                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1927                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1927                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1723                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1723                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1804953                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1804953                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1804953                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1804953                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14379                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14379                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          590                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          590                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14969                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14969                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14969                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14969                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    695059745                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    695059745                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     41191037                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     41191037                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    736250782                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    736250782                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    736250782                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    736250782                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1088748                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1088748                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       731174                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       731174                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1819922                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1819922                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1819922                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1819922                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013207                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013207                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000807                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000807                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008225                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008225                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008225                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008225                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48338.531539                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48338.531539                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 69815.316949                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69815.316949                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 49185.034538                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49185.034538                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 49185.034538                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 49185.034538                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       163176                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        54392                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2572                       # number of writebacks
system.cpu1.dcache.writebacks::total             2572                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8665                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8665                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          531                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          531                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9196                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9196                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9196                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9196                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5714                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5714                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           59                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           59                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5773                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5773                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5773                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5773                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    157642773                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    157642773                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1469882                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1469882                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    159112655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    159112655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    159112655                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    159112655                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005248                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005248                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000081                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000081                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003172                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003172                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003172                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003172                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27588.864718                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27588.864718                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24913.254237                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24913.254237                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27561.520007                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27561.520007                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27561.520007                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27561.520007                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
