Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivada/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4ca2d4fda41c4f60add004c0785a407c --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'read' [E:/source/VIVADOScource/CPU/CPU.srcs/sim_1/new/TestBench.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wea' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CPURam.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.VGAClock_clk_wiz
Compiling module xil_defaultlib.VGAClock
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.FetchDecode
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Padding
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.DecodeExecute
Compiling module xil_defaultlib.Division
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.ExecuteMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MemoryWriteback
Compiling module xil_defaultlib.HiLo
Compiling module xil_defaultlib.CPUTop
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.CPURam
Compiling module xil_defaultlib.MemoryReceiverAutomation
Compiling module xil_defaultlib.USBReceiver_default
Compiling module xil_defaultlib.MemoryTransmitter
Compiling module xil_defaultlib.SOC
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
