# W_TT_IF

# double with MID cascade : [N,S]2BEG --- [N,S]2MID -> [N,S]2BEGb --- [N,S]2END (just routing)
[N|S]2BEGb[0|1|2|3|4|5|6|7], [N|S]2MID[0|1|2|3|4|5|6|7]

# input  wire [7:0] UI_IN,
# input  wire       ENA,
# input  wire       RST_N
# input  wire [7:0] UIO_IN,

# output wire [7:0] UO_OUT,
# output wire [7:0] UIO_OUT,
# output wire [7:0] UIO_OE,


# ---

J_NS4_BEG[ 0| 0| 0| 0] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[ 1| 1| 1| 1] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[ 2| 2| 2| 2] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[ 3| 3| 3| 3] , [N4END3|S4END3|N1END3|S1END3]
J_NS4_BEG[ 4| 4| 4| 4] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[ 5| 5| 5| 5] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[ 6| 6| 6| 6] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[ 7| 7| 7| 7] , [N4END3|S4END3|N1END3|S1END3]
J_NS4_BEG[ 8| 8| 8| 8] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[ 9| 9| 9| 9] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[10|10|10|10] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[11|11|11|11] , [N4END3|S4END3|N1END3|S1END3]
J_NS4_BEG[12|12|12|12] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[13|13|13|13] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[14|14|14|14] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[15|15|15|15] , [N4END3|S4END3|N1END3|S1END3]

# UI_IN

UI_IN[0|0|0|0],[J_NS4_END 0 |WW4END 0|WW4END 8 |W6END 0]
UI_IN[1|1|1|1],[J_NS4_END 1 |WW4END 1|WW4END 9 |W6END 1]
UI_IN[2|2|2|2],[J_NS4_END 2 |WW4END 2|WW4END10 |W6END 2]
UI_IN[3|3|3|3],[J_NS4_END 3 |WW4END 3|WW4END11 |W6END 3]
UI_IN[4|4|4|4],[J_NS4_END 4 |WW4END 4|WW4END12 |W6END 4]
UI_IN[5|5|5|5],[J_NS4_END 5 |WW4END 5|WW4END13 |W6END 5]
UI_IN[6|6|6|6],[J_NS4_END 6 |WW4END 6|WW4END14 |W6END 6]
UI_IN[7|7|7|7],[J_NS4_END 7 |WW4END 7|WW4END15 |W6END 7]

# UIO_IN

UIO_IN[0|0|0|0],[J_NS4_END 8 |WW4END 8|WW4END 0 |W6END 8]
UIO_IN[1|1|1|1],[J_NS4_END 9 |WW4END 9|WW4END 1 |W6END 9]
UIO_IN[2|2|2|2],[J_NS4_END10 |WW4END10|WW4END 2 |W6END10]
UIO_IN[3|3|3|3],[J_NS4_END11 |WW4END11|WW4END 3 |W6END11]
UIO_IN[4|4|4|4],[J_NS4_END12 |WW4END12|WW4END 4 |W1END 0]
UIO_IN[5|5|5|5],[J_NS4_END13 |WW4END13|WW4END 5 |W1END 1]
UIO_IN[6|6|6|6],[J_NS4_END14 |WW4END14|WW4END 6 |W1END 2]
UIO_IN[7|7|7|7],[J_NS4_END15 |WW4END15|WW4END 7 |W1END 3]

N4BEG[0|0|0|0|0|0|0|0] , [J_NS4_END 0|J_NS4_END 4|J_NS4_END 8|J_NS4_END12|J_NS2_END0|WW4END0|W1END0|W6END 8] 
N4BEG[1|1|1|1|1|1|1|1] , [J_NS4_END 1|J_NS4_END 5|J_NS4_END 9|J_NS4_END13|J_NS2_END1|WW4END1|W1END1|W6END 9] 
N4BEG[2|2|2|2|2|2|2|2] , [J_NS4_END 2|J_NS4_END 6|J_NS4_END10|J_NS4_END14|J_NS2_END2|WW4END2|W1END2|W6END10] 
N4BEG[3|3|3|3|3|3|3|3] , [J_NS4_END 3|J_NS4_END 7|J_NS4_END11|J_NS4_END15|J_NS2_END3|WW4END3|W1END3|W6END11] 

S4BEG[0|0|0|0|0|0|0|0] , [J_NS4_END 0|J_NS4_END 4|J_NS4_END 8|J_NS4_END12|J_NS2_END4|WW4END12|W1END0|W6END4] 
S4BEG[1|1|1|1|1|1|1|1] , [J_NS4_END 1|J_NS4_END 5|J_NS4_END 9|J_NS4_END13|J_NS2_END5|WW4END13|W1END1|W6END5] 
S4BEG[2|2|2|2|2|2|2|2] , [J_NS4_END 2|J_NS4_END 6|J_NS4_END10|J_NS4_END14|J_NS2_END6|WW4END14|W1END2|W6END6] 
S4BEG[3|3|3|3|3|3|3|3] , [J_NS4_END 3|J_NS4_END 7|J_NS4_END11|J_NS4_END15|J_NS2_END7|WW4END15|W1END3|W6END7] 

# N2MID N2END S2MID S2END     J_NS2 W2MID W2END GND    J_NS2 W2MID' W2END' W6END    
# \_____________________/     \___________________/    \_______________________/
#         J_NS2                     FAB2RAMe|f                   N2BEG

J_NS2_BEG[0|0|0|0] , [N2MID0|N2END0|S2MID0|S2END0]      ## split this up as
J_NS2_BEG[1|1|1|1] , [N2MID1|N2END1|S2MID1|S2END1]
J_NS2_BEG[2|2|2|2] , [N2MID2|N2END2|S2MID2|S2END2]
J_NS2_BEG[3|3|3|3] , [N2MID3|N2END3|S2MID3|S2END3]
J_NS2_BEG[4|4|4|4] , [N2MID4|N2END4|S2MID4|S2END4]
J_NS2_BEG[5|5|5|5] , [N2MID5|N2END5|S2MID5|S2END5]
J_NS2_BEG[6|6|6|6] , [N2MID6|N2END6|S2MID6|S2END6]
J_NS2_BEG[7|7|7|7] , [N2MID7|N2END7|S2MID7|S2END7]

UI_IN[0|0|0|0] , [J_NS2_END0|W2MID0|W2END0|GND0]
UI_IN[1|1|1|1] , [J_NS2_END1|W2MID1|W2END1|GND0]
UI_IN[2|2|2|2] , [J_NS2_END2|W2MID2|W2END2|GND0]
UI_IN[3|3|3|3] , [J_NS2_END3|W2MID3|W2END3|GND0]
UI_IN[4|4|4|4] , [J_NS2_END4|W2MID4|W2END4|GND0]
UI_IN[5|5|5|5] , [J_NS2_END5|W2MID5|W2END5|GND0]
UI_IN[6|6|6|6] , [J_NS2_END6|W2MID6|W2END6|GND0]
UI_IN[7|7|7|7] , [J_NS2_END7|W2MID7|W2END7|GND0]

UIO_IN[0|0|0|0] , [J_NS2_END0|W2MID0|W2END0|GND0]
UIO_IN[1|1|1|1] , [J_NS2_END1|W2MID1|W2END1|GND0]
UIO_IN[2|2|2|2] , [J_NS2_END2|W2MID2|W2END2|GND0]
UIO_IN[3|3|3|3] , [J_NS2_END3|W2MID3|W2END3|GND0]
UIO_IN[4|4|4|4] , [J_NS2_END4|W2MID4|W2END4|GND0]
UIO_IN[5|5|5|5] , [J_NS2_END5|W2MID5|W2END5|GND0]
UIO_IN[6|6|6|6] , [J_NS2_END6|W2MID6|W2END6|GND0]
UIO_IN[7|7|7|7] , [J_NS2_END7|W2MID7|W2END7|GND0]

# ENA

[ENA|ENA|ENA|ENA],[W2MID6|N2MID6|VCC0|GND0]

# RST_N

[RST_N|RST_N|RST_N|RST_N],[W2MID6|N2MID6|VCC0|GND0]
[RST_N|RST_N|RST_N|RST_N],[N2END3|W2END3|S2END3|W2END4]
[RST_N|RST_N|RST_N|RST_N],[N2END2|W2END2|S2END2|W2END5]
[RST_N|RST_N|RST_N|RST_N],[W2MID0|W2END1|S2MID0|W2MID3]

# we use J_NS for the input and for cascading north/south
# normally ,  I would ad twist into the routing (swapping wire indices) to prevent loops
# here I wanted that cascading north-to-north and south-to-south will not change wire index
# therefore ,  I can configure a loop: north-to-south and south-to-north
N2BEG[0|0|0|0] , [J_NS2_END0|W2MID7|W2END7|W6END7]
N2BEG[1|1|1|1] , [J_NS2_END1|W2MID6|W2END6|W6END6]
N2BEG[2|2|2|2] , [J_NS2_END2|W2MID5|W2END5|W6END5]
N2BEG[3|3|3|3] , [J_NS2_END3|W2MID4|W2END4|W6END4]
N2BEG[4|4|4|4] , [J_NS2_END4|W2MID3|W2END3|W6END3]
N2BEG[5|5|5|5] , [J_NS2_END5|W2MID2|W2END2|W6END2]
N2BEG[6|6|6|6] , [J_NS2_END6|W2MID1|W2END1|W6END1]
N2BEG[7|7|7|7] , [J_NS2_END7|W2MID0|W2END0|W6END0]

S2BEG[0|0|0|0] , [J_NS2_END0|W2MID7|W2END7|W6END 8]
S2BEG[1|1|1|1] , [J_NS2_END1|W2MID6|W2END6|W6END 9]
S2BEG[2|2|2|2] , [J_NS2_END2|W2MID5|W2END5|W6END10]
S2BEG[3|3|3|3] , [J_NS2_END3|W2MID4|W2END4|W6END11]
S2BEG[4|4|4|4] , [J_NS2_END4|W2MID3|W2END3|W1END 0]
S2BEG[5|5|5|5] , [J_NS2_END5|W2MID2|W2END2|W1END 1]
S2BEG[6|6|6|6] , [J_NS2_END6|W2MID1|W2END1|W1END 2]
S2BEG[7|7|7|7] , [J_NS2_END7|W2MID0|W2END0|W1END 3]


J_NS1_BEG[0|0|0|0] , [N1END0|S1END0|W6END0|GND0]
J_NS1_BEG[1|1|1|1] , [N1END1|S1END1|W6END1|GND0]
J_NS1_BEG[2|2|2|2] , [N1END2|S1END2|W6END2|GND0]
J_NS1_BEG[3|3|3|3] , [N1END3|S1END3|W6END3|GND0]

#FAB2RAM_C_I[0|0|0|0] , [J_NS1_END0|W1END0|W6END0|GND0]
#FAB2RAM_C_I[1|1|1|1] , [J_NS1_END1|W1END1|W6END1|GND0]
#FAB2RAM_C_I[2|2|2|2] , [J_NS1_END2|W1END2|W6END2|GND0]
#FAB2RAM_C_I[3|3|3|3] , [J_NS1_END3|W1END3|W6END3|GND0]

N1BEG[0|0|0|0] , [J_NS1_END0|W1END0|W6END4|J_NS4_END12]
N1BEG[1|1|1|1] , [J_NS1_END1|W1END1|W6END5|J_NS4_END13]
N1BEG[2|2|2|2] , [J_NS1_END2|W1END2|W6END6|J_NS4_END14]
N1BEG[3|3|3|3] , [J_NS1_END3|W1END3|W6END7|J_NS4_END15]

S1BEG[0|0|0|0] , [J_NS1_END0|W1END0|W6END 8|J_NS4_END12]
S1BEG[1|1|1|1] , [J_NS1_END1|W1END1|W6END 9|J_NS4_END13]
S1BEG[2|2|2|2] , [J_NS1_END2|W1END2|W6END10|J_NS4_END14]
S1BEG[3|3|3|3] , [J_NS1_END3|W1END3|W6END11|J_NS4_END15]

#East outputs

J_NS4_BEG[ 0| 0| 0| 0] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[ 1| 1| 1| 1] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[ 2| 2| 2| 2] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[ 3| 3| 3| 3] , [N4END3|S4END3|N1END3|S1END3]
J_NS4_BEG[ 4| 4| 4| 4] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[ 5| 5| 5| 5] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[ 6| 6| 6| 6] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[ 7| 7| 7| 7] , [N4END3|S4END3|N1END3|S1END3]
J_NS4_BEG[ 8| 8| 8| 8] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[ 9| 9| 9| 9] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[10|10|10|10] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[11|11|11|11] , [N4END3|S4END3|N1END3|S1END3]
J_NS4_BEG[12|12|12|12] , [N4END0|S4END0|N1END0|S1END0]
J_NS4_BEG[13|13|13|13] , [N4END1|S4END1|N1END1|S1END1]
J_NS4_BEG[14|14|14|14] , [N4END2|S4END2|N1END2|S1END2]
J_NS4_BEG[15|15|15|15] , [N4END3|S4END3|N1END3|S1END3]

EE4BEG[ 0| 0| 0| 0] , [UO_OUT0|J_NS4_END15|J_NS2_END7|UIO_OE4] #J_NS2_BEG0|0|0]
EE4BEG[ 1| 1| 1| 1] , [UO_OUT1|J_NS4_END14|J_NS2_END6|UIO_OE5] #J_NS2_BEG1|1|1]
EE4BEG[ 2| 2| 2| 2] , [UO_OUT2|J_NS4_END13|J_NS2_END5|UIO_OE6] #J_NS2_BEG2|2|2]
EE4BEG[ 3| 3| 3| 3] , [UO_OUT3|J_NS4_END12|J_NS2_END4|UIO_OE7] #J_NS2_BEG3|3|3]
EE4BEG[ 4| 4| 4| 4] , [UO_OUT4|J_NS4_END11|J_NS2_END3|UIO_OE0] #J_NS2_BEG4|0|0]
EE4BEG[ 5| 5| 5| 5] , [UO_OUT5|J_NS4_END10|J_NS2_END2|UIO_OE1] #J_NS2_BEG5|1|1]
EE4BEG[ 6| 6| 6| 6] , [UO_OUT6|J_NS4_END9 |J_NS2_END1|UIO_OE2]  #J_NS2_BEG6|2|2]
EE4BEG[ 7| 7| 7| 7] , [UO_OUT7|J_NS4_END8 |J_NS2_END0|UIO_OE3]  #J_NS2_BEG7|3|3]
EE4BEG[ 8| 8| 8| 8] , [UIO_OUT0|J_NS4_END7 |J_NS2_END7|UO_OUT4]  #J_NS2_BEG0|0|0]
EE4BEG[ 9| 9| 9| 9] , [UIO_OUT1|J_NS4_END6 |J_NS2_END6|UO_OUT5]  #J_NS2_BEG1|1|1]
EE4BEG[10|10|10|10] , [UIO_OUT2|J_NS4_END5 |J_NS2_END5|UO_OUT6]  #J_NS2_BEG2|2|2]
EE4BEG[11|11|11|11] , [UIO_OUT3|J_NS4_END4 |J_NS2_END4|UO_OUT7]  #J_NS2_BEG3|3|3]
EE4BEG[12|12|12|12] , [UIO_OUT4|J_NS4_END3 |J_NS2_END3|UO_OUT0]  #J_NS2_BEG4|0|0]
EE4BEG[13|13|13|13] , [UIO_OUT5|J_NS4_END2 |J_NS2_END2|UO_OUT1]  #J_NS2_BEG5|1|1]
EE4BEG[14|14|14|14] , [UIO_OUT6|J_NS4_END1 |J_NS2_END1|UO_OUT2]  #J_NS2_BEG6|2|2]
EE4BEG[15|15|15|15] , [UIO_OUT7|J_NS4_END0 |J_NS2_END0|UO_OUT3]  #J_NS2_BEG7|3|3]
                       
E2BEG [0|0|0|0] , [UIO_OUT0|J_NS2_END0|UO_OUT0|J_NS2_END7]
E2BEG [1|1|1|1] , [UIO_OUT1|J_NS2_END1|UO_OUT1|J_NS2_END6]
E2BEG [2|2|2|2] , [UIO_OUT2|J_NS2_END2|UO_OUT2|J_NS2_END5]
E2BEG [3|3|3|3] , [UIO_OUT3|J_NS2_END3|UO_OUT3|J_NS2_END4]
E2BEG [4|4|4|4] , [UIO_OUT4|J_NS2_END4|UO_OUT4|J_NS2_END3]
E2BEG [5|5|5|5] , [UIO_OUT5|J_NS2_END5|UO_OUT5|J_NS2_END2]
E2BEG [6|6|6|6] , [UIO_OUT6|J_NS2_END6|UO_OUT6|J_NS2_END1]
E2BEG [7|7|7|7] , [UIO_OUT7|J_NS2_END7|UO_OUT7|J_NS2_END0]
E2BEGb[0|0|0|0] , [UIO_OE0|J_NS2_END0|UIO_OUT0|J_NS2_END7]
E2BEGb[1|1|1|1] , [UIO_OE1|J_NS2_END1|UIO_OUT1|J_NS2_END6]
E2BEGb[2|2|2|2] , [UIO_OE2|J_NS2_END2|UIO_OUT2|J_NS2_END5]
E2BEGb[3|3|3|3] , [UIO_OE3|J_NS2_END3|UIO_OUT3|J_NS2_END4]
E2BEGb[4|4|4|4] , [UIO_OE4|J_NS2_END4|UIO_OUT4|J_NS2_END3]
E2BEGb[5|5|5|5] , [UIO_OE5|J_NS2_END5|UIO_OUT5|J_NS2_END2]
E2BEGb[6|6|6|6] , [UIO_OE6|J_NS2_END6|UIO_OUT6|J_NS2_END1]
E2BEGb[7|7|7|7] , [UIO_OE7|J_NS2_END7|UIO_OUT7|J_NS2_END0]

E2BEG [0|0|0|0] , [UIO_OE7|J_NS4_END0|UO_OUT3|J_NS1_END0]
E2BEG [1|1|1|1] , [UIO_OE6|J_NS4_END1|UO_OUT2|J_NS1_END1]
E2BEG [2|2|2|2] , [UIO_OE5|J_NS4_END2|UO_OUT1|J_NS1_END2]
E2BEG [3|3|3|3] , [UIO_OE4|J_NS4_END3|UO_OUT0|J_NS1_END3]
E2BEG [4|4|4|4] , [UIO_OE3|J_NS4_END4|UO_OUT7|J_NS1_END3]
E2BEG [5|5|5|5] , [UIO_OE2|J_NS4_END5|UO_OUT6|J_NS1_END2]
E2BEG [6|6|6|6] , [UIO_OE1|J_NS4_END6|UO_OUT5|J_NS1_END1]
E2BEG [7|7|7|7] , [UIO_OE0|J_NS4_END7|UO_OUT4|J_NS1_END0]
E2BEGb[0|0|0|0] , [UIO_OUT7|J_NS4_END8|UIO_OUT3|W2END7]
E2BEGb[1|1|1|1] , [UIO_OUT6|J_NS4_END9|UIO_OUT2|W2END6]
E2BEGb[2|2|2|2] , [UIO_OUT5|J_NS4_END10|UIO_OUT1|W2END5]
E2BEGb[3|3|3|3] , [UIO_OUT4|J_NS4_END11|UIO_OUT0|W2END4]
E2BEGb[4|4|4|4] , [UIO_OUT3|J_NS4_END12|UIO_OUT7|W2END3]
E2BEGb[5|5|5|5] , [UIO_OUT2|J_NS4_END13|UIO_OUT6|W2END2]
E2BEGb[6|6|6|6] , [UIO_OUT1|J_NS4_END14|UIO_OUT5|W2END1]
E2BEGb[7|7|7|7] , [UIO_OUT0|J_NS4_END15|UIO_OUT4|W2END0]

E6BEG[ 0| 0| 0| 0] , [N4END0       |S4END0    |J_NS4_END15|J_NS4_END11]
E6BEG[ 1| 1| 1| 1] , [N4END1       |S4END1    |J_NS4_END14|J_NS4_END10]
E6BEG[ 2| 2| 2| 2] , [N4END2       |S4END2    |J_NS4_END13|J_NS4_END9 ]
E6BEG[ 3| 3| 3| 3] , [N4END3       |S4END3    |J_NS4_END12|J_NS4_END8 ]
E6BEG[ 4| 4| 4| 4] , [UIO_OUT4|J_NS2_END0|J_NS4_END11|J_NS4_END7 ]
E6BEG[ 5| 5| 5| 5] , [UIO_OUT5|J_NS2_END1|J_NS4_END10|J_NS4_END6 ]
E6BEG[ 6| 6| 6| 6] , [UIO_OUT6|J_NS2_END2|J_NS4_END9 |J_NS4_END5 ]
E6BEG[ 7| 7| 7| 7] , [UIO_OUT7|J_NS2_END3|J_NS4_END8 |J_NS4_END4 ]
E6BEG[ 8| 8| 8| 8] , [UIO_OUT0|J_NS2_END4|J_NS4_END7 |J_NS4_END3 ]
E6BEG[ 9| 9| 9| 9] , [UIO_OUT1|J_NS2_END5|J_NS4_END6 |J_NS4_END2 ]
E6BEG[10|10|10|10] , [UIO_OUT2|J_NS2_END6|J_NS4_END5 |J_NS4_END1 ]
E6BEG[11|11|11|11] , [UIO_OUT3|J_NS2_END7|J_NS4_END4 |J_NS4_END0 ]
                                               
E1BEG [0|0|0|0] , [N1END0|S1END0|UO_OUT7|UO_OUT2]
E1BEG [1|1|1|1] , [N1END1|S1END1|UO_OUT6|UO_OUT3]
E1BEG [2|2|2|2] , [N1END2|S1END2|UO_OUT5|UO_OUT0]
E1BEG [3|3|3|3] , [N1END3|S1END3|UO_OUT4|UO_OUT1]

E1BEG [0|0|0|0] , [UIO_OE0|UIO_OE7|UIO_OE2|UIO_OE6]
E1BEG [1|1|1|1] , [UIO_OE1|UIO_OE6|UIO_OE0|UIO_OE5]
E1BEG [2|2|2|2] , [UIO_OE2|UIO_OE5|UIO_OE3|UIO_OE4]
E1BEG [3|3|3|3] , [UIO_OE3|UIO_OE4|UIO_OE1|UIO_OE7]
