INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sridhar/Half_Adders/Half_Adders.srcs/sources_1/new/ha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sridhar/Half_Adders/Half_Adders.srcs/sim_1/new/tb_ha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ha
