
*** Running vivado
    with args -log Interrupt_Controller.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Interrupt_Controller.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Interrupt_Controller.tcl -notrace
Command: open_checkpoint C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.runs/impl_8/Interrupt_Controller.dcp
INFO: [Netlist 29-17] Analyzing 682 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'Interrupt_Controller' is not ideal for floorplanning, since the cellview 'Interrupt_Controller' defined in file 'Interrupt_Controller.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.runs/impl_8/.Xil/Vivado-5756-G-TIRUPATHI/dcp/Interrupt_Controller.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_in' matched to 'port' objects. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/constrs_1/new/IC_constraints.xdc:1]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.runs/impl_8/.Xil/Vivado-5756-G-TIRUPATHI/dcp/Interrupt_Controller.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1266856
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 486.469 ; gain = 297.992
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2017.08' and will expire in -177 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.656 . Memory (MB): peak = 486.469 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17ece32b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 973.758 ; gain = 0.016

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1 cells.
Phase 2 Constant Propagation | Checksum: fbc08a88

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 973.758 ; gain = 0.016

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1550 unconnected nets.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 3 Sweep | Checksum: f22b3dcf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 973.758 ; gain = 0.016

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.079 . Memory (MB): peak = 973.758 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f22b3dcf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 973.758 ; gain = 0.016
Implement Debug Cores | Checksum: 17ece32b7
Logic Optimization | Checksum: 17ece32b7

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: f22b3dcf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 973.758 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 973.758 ; gain = 487.289
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 973.758 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.runs/impl_8/Interrupt_Controller_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2017.08' and will expire in -177 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 2474e957

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.531 . Memory (MB): peak = 973.758 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 973.758 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 973.758 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.875 . Memory (MB): peak = 973.758 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 998.777 ; gain = 25.020

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 998.777 ; gain = 25.020

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: c414c9cf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 998.777 ; gain = 25.020
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 132c33559

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 998.777 ; gain = 25.020

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 20de65916

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 998.777 ; gain = 25.020
Phase 2.2.1 Place Init Design | Checksum: 1fc3615d7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1035.695 ; gain = 61.938
Phase 2.2 Build Placer Netlist Model | Checksum: 1fc3615d7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1035.695 ; gain = 61.938

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1fc3615d7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1035.695 ; gain = 61.938
Phase 2.3 Constrain Clocks/Macros | Checksum: 1fc3615d7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1035.695 ; gain = 61.938
Phase 2 Placer Initialization | Checksum: 1fc3615d7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1035.695 ; gain = 61.938

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1dff614a6

Time (s): cpu = 00:01:08 ; elapsed = 00:00:57 . Memory (MB): peak = 1058.910 ; gain = 85.152

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1dff614a6

Time (s): cpu = 00:01:08 ; elapsed = 00:00:57 . Memory (MB): peak = 1058.910 ; gain = 85.152

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1d28a43ad

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 1058.910 ; gain = 85.152

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1bcc75a60

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 1058.910 ; gain = 85.152

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1bcc75a60

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 1058.910 ; gain = 85.152

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1b4763aaf

Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 1058.910 ; gain = 85.152

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 18709aabd

Time (s): cpu = 00:01:19 ; elapsed = 00:01:04 . Memory (MB): peak = 1058.910 ; gain = 85.152

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1b8da8afb

Time (s): cpu = 00:01:29 ; elapsed = 00:01:14 . Memory (MB): peak = 1058.910 ; gain = 85.152
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1b8da8afb

Time (s): cpu = 00:01:29 ; elapsed = 00:01:14 . Memory (MB): peak = 1058.910 ; gain = 85.152

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1b8da8afb

Time (s): cpu = 00:01:30 ; elapsed = 00:01:14 . Memory (MB): peak = 1058.910 ; gain = 85.152

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1b8da8afb

Time (s): cpu = 00:01:30 ; elapsed = 00:01:14 . Memory (MB): peak = 1058.910 ; gain = 85.152
Phase 4.6 Small Shape Detail Placement | Checksum: 1b8da8afb

Time (s): cpu = 00:01:30 ; elapsed = 00:01:14 . Memory (MB): peak = 1058.910 ; gain = 85.152

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1b8da8afb

Time (s): cpu = 00:01:32 ; elapsed = 00:01:16 . Memory (MB): peak = 1058.910 ; gain = 85.152
Phase 4 Detail Placement | Checksum: 1b8da8afb

Time (s): cpu = 00:01:32 ; elapsed = 00:01:16 . Memory (MB): peak = 1058.910 ; gain = 85.152

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: d7aa798b

Time (s): cpu = 00:01:33 ; elapsed = 00:01:17 . Memory (MB): peak = 1058.910 ; gain = 85.152

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: d7aa798b

Time (s): cpu = 00:01:33 ; elapsed = 00:01:17 . Memory (MB): peak = 1058.910 ; gain = 85.152

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.453. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 117e097af

Time (s): cpu = 00:01:44 ; elapsed = 00:01:23 . Memory (MB): peak = 1058.910 ; gain = 85.152
Phase 5.2.2 Post Placement Optimization | Checksum: 117e097af

Time (s): cpu = 00:01:44 ; elapsed = 00:01:23 . Memory (MB): peak = 1058.910 ; gain = 85.152
Phase 5.2 Post Commit Optimization | Checksum: 117e097af

Time (s): cpu = 00:01:44 ; elapsed = 00:01:23 . Memory (MB): peak = 1058.910 ; gain = 85.152

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 117e097af

Time (s): cpu = 00:01:44 ; elapsed = 00:01:23 . Memory (MB): peak = 1058.910 ; gain = 85.152

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 117e097af

Time (s): cpu = 00:01:44 ; elapsed = 00:01:23 . Memory (MB): peak = 1058.910 ; gain = 85.152

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 117e097af

Time (s): cpu = 00:01:44 ; elapsed = 00:01:23 . Memory (MB): peak = 1058.910 ; gain = 85.152
Phase 5.5 Placer Reporting | Checksum: 117e097af

Time (s): cpu = 00:01:44 ; elapsed = 00:01:23 . Memory (MB): peak = 1058.910 ; gain = 85.152

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 14ed0e895

Time (s): cpu = 00:01:44 ; elapsed = 00:01:24 . Memory (MB): peak = 1058.910 ; gain = 85.152
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 14ed0e895

Time (s): cpu = 00:01:44 ; elapsed = 00:01:24 . Memory (MB): peak = 1058.910 ; gain = 85.152
Ending Placer Task | Checksum: aee27653

Time (s): cpu = 00:01:44 ; elapsed = 00:01:24 . Memory (MB): peak = 1058.910 ; gain = 85.152
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:27 . Memory (MB): peak = 1058.910 ; gain = 85.152
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1058.910 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1058.910 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.343 . Memory (MB): peak = 1058.910 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.781 . Memory (MB): peak = 1058.910 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1058.910 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2017.08' and will expire in -177 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6addea22

Time (s): cpu = 00:01:15 ; elapsed = 00:01:03 . Memory (MB): peak = 1145.848 ; gain = 86.938

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6addea22

Time (s): cpu = 00:01:15 ; elapsed = 00:01:04 . Memory (MB): peak = 1147.219 ; gain = 88.309

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6addea22

Time (s): cpu = 00:01:16 ; elapsed = 00:01:05 . Memory (MB): peak = 1154.770 ; gain = 95.859
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: f1c637a0

Time (s): cpu = 00:01:33 ; elapsed = 00:01:16 . Memory (MB): peak = 1191.371 ; gain = 132.461
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.096  | TNS=0.000  | WHS=-0.121 | THS=-21.052|

Phase 2 Router Initialization | Checksum: 1c80443d9

Time (s): cpu = 00:01:37 ; elapsed = 00:01:18 . Memory (MB): peak = 1191.371 ; gain = 132.461

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1637ce682

Time (s): cpu = 00:01:47 ; elapsed = 00:01:23 . Memory (MB): peak = 1191.371 ; gain = 132.461

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6256
 Number of Nodes with overlaps = 1215
 Number of Nodes with overlaps = 365
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 161eb45ef

Time (s): cpu = 00:02:54 ; elapsed = 00:02:00 . Memory (MB): peak = 1191.371 ; gain = 132.461
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.280  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2507e6a94

Time (s): cpu = 00:02:54 ; elapsed = 00:02:01 . Memory (MB): peak = 1191.371 ; gain = 132.461
Phase 4 Rip-up And Reroute | Checksum: 2507e6a94

Time (s): cpu = 00:02:54 ; elapsed = 00:02:01 . Memory (MB): peak = 1191.371 ; gain = 132.461

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 24b6658ac

Time (s): cpu = 00:02:56 ; elapsed = 00:02:02 . Memory (MB): peak = 1191.371 ; gain = 132.461
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.287  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 24b6658ac

Time (s): cpu = 00:02:56 ; elapsed = 00:02:02 . Memory (MB): peak = 1191.371 ; gain = 132.461

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24b6658ac

Time (s): cpu = 00:02:56 ; elapsed = 00:02:02 . Memory (MB): peak = 1191.371 ; gain = 132.461
Phase 5 Delay and Skew Optimization | Checksum: 24b6658ac

Time (s): cpu = 00:02:56 ; elapsed = 00:02:02 . Memory (MB): peak = 1191.371 ; gain = 132.461

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 227ca5ede

Time (s): cpu = 00:02:59 ; elapsed = 00:02:03 . Memory (MB): peak = 1191.371 ; gain = 132.461
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.287  | TNS=0.000  | WHS=0.175  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 228bee818

Time (s): cpu = 00:02:59 ; elapsed = 00:02:03 . Memory (MB): peak = 1191.371 ; gain = 132.461

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.91531 %
  Global Horizontal Routing Utilization  = 6.84122 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26638fb19

Time (s): cpu = 00:02:59 ; elapsed = 00:02:04 . Memory (MB): peak = 1191.371 ; gain = 132.461

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26638fb19

Time (s): cpu = 00:03:00 ; elapsed = 00:02:04 . Memory (MB): peak = 1191.371 ; gain = 132.461

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 213e53c26

Time (s): cpu = 00:03:03 ; elapsed = 00:02:07 . Memory (MB): peak = 1191.371 ; gain = 132.461

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.287  | TNS=0.000  | WHS=0.175  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 213e53c26

Time (s): cpu = 00:03:03 ; elapsed = 00:02:07 . Memory (MB): peak = 1191.371 ; gain = 132.461
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:03 ; elapsed = 00:02:07 . Memory (MB): peak = 1191.371 ; gain = 132.461

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:07 ; elapsed = 00:02:11 . Memory (MB): peak = 1191.371 ; gain = 132.461
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1191.371 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1191.371 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.runs/impl_8/Interrupt_Controller_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1210.223 ; gain = 18.852
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1210.223 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1213.594 ; gain = 3.371
INFO: [Common 17-206] Exiting Vivado at Sat Feb 24 23:52:28 2018...
