

================================================================
== Vitis HLS Report for 'dense_and_write'
================================================================
* Date:           Sat Feb 14 12:50:33 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cnn_accl
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4082|     4082|  40.820 us|  40.820 us|  4082|  4082|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                                                                    |                                                                          |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                                      Instance                                      |                                  Module                                  |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_84  |dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3  |     4065|     4065|  40.650 us|  40.650 us|  4059|  4059|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100                                 |dense_and_write_Pipeline_VITIS_LOOP_88_5                                  |       12|       12|   0.120 us|   0.120 us|    11|    11|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add9_loc = alloca i64 1"   --->   Operation 7 'alloca' 'add9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_110_loc = alloca i64 1"   --->   Operation 8 'alloca' 'add_110_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_211_loc = alloca i64 1"   --->   Operation 9 'alloca' 'add_211_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_312_loc = alloca i64 1"   --->   Operation 10 'alloca' 'add_312_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_413_loc = alloca i64 1"   --->   Operation 11 'alloca' 'add_413_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add_514_loc = alloca i64 1"   --->   Operation 12 'alloca' 'add_514_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_615_loc = alloca i64 1"   --->   Operation 13 'alloca' 'add_615_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_716_loc = alloca i64 1"   --->   Operation 14 'alloca' 'add_716_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_817_loc = alloca i64 1"   --->   Operation 15 'alloca' 'add_817_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add_918_loc = alloca i64 1"   --->   Operation 16 'alloca' 'add_918_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 17 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3, i32 %pool_stream, i32 %add_918_loc, i32 %add_817_loc, i32 %add_716_loc, i32 %add_615_loc, i32 %add_514_loc, i32 %add_413_loc, i32 %add_312_loc, i32 %add_211_loc, i32 %add_110_loc, i32 %add9_loc"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3, i32 %pool_stream, i32 %add_918_loc, i32 %add_817_loc, i32 %add_716_loc, i32 %add_615_loc, i32 %add_514_loc, i32 %add_413_loc, i32 %add_312_loc, i32 %add_211_loc, i32 %add_110_loc, i32 %add9_loc"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_20 = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty_20' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.75>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%add_918_loc_load = load i32 %add_918_loc"   --->   Operation 21 'load' 'add_918_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%add_817_loc_load = load i32 %add_817_loc"   --->   Operation 22 'load' 'add_817_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%add_716_loc_load = load i32 %add_716_loc"   --->   Operation 23 'load' 'add_716_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%add_615_loc_load = load i32 %add_615_loc"   --->   Operation 24 'load' 'add_615_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%add_514_loc_load = load i32 %add_514_loc"   --->   Operation 25 'load' 'add_514_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%add_413_loc_load = load i32 %add_413_loc"   --->   Operation 26 'load' 'add_413_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%add_312_loc_load = load i32 %add_312_loc"   --->   Operation 27 'load' 'add_312_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%add_211_loc_load = load i32 %add_211_loc"   --->   Operation 28 'load' 'add_211_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%add_110_loc_load = load i32 %add_110_loc"   --->   Operation 29 'load' 'add_110_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%add9_loc_load = load i32 %add9_loc"   --->   Operation 30 'load' 'add9_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_21 = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (0.75ns)   --->   "%call_ln0 = call void @dense_and_write_Pipeline_VITIS_LOOP_88_5, i32 %add9_loc_load, i32 %add_110_loc_load, i32 %add_211_loc_load, i32 %add_312_loc_load, i32 %add_413_loc_load, i32 %add_514_loc_load, i32 %add_615_loc_load, i32 %add_716_loc_load, i32 %add_817_loc_load, i32 %add_918_loc_load, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.65>
ST_5 : Operation 33 [1/2] (1.65ns)   --->   "%call_ln0 = call void @dense_and_write_Pipeline_VITIS_LOOP_88_5, i32 %add9_loc_load, i32 %add_110_loc_load, i32 %add_211_loc_load, i32 %add_312_loc_load, i32 %add_413_loc_load, i32 %add_514_loc_load, i32 %add_615_loc_load, i32 %add_716_loc_load, i32 %add_817_loc_load, i32 %add_918_loc_load, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_6"   --->   Operation 34 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_stream, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_stream_V_dest_V, i1 %out_stream_V_id_V, i1 %out_stream_V_last_V, i1 %out_stream_V_user_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_keep_V, i32 %out_stream_V_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln99 = ret" [cnn.cpp:99]   --->   Operation 37 'ret' 'ret_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pool_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add9_loc                (alloca             ) [ 0111100]
add_110_loc             (alloca             ) [ 0111100]
add_211_loc             (alloca             ) [ 0111100]
add_312_loc             (alloca             ) [ 0111100]
add_413_loc             (alloca             ) [ 0111100]
add_514_loc             (alloca             ) [ 0111100]
add_615_loc             (alloca             ) [ 0111100]
add_716_loc             (alloca             ) [ 0111100]
add_817_loc             (alloca             ) [ 0111100]
add_918_loc             (alloca             ) [ 0111100]
empty                   (wait               ) [ 0000000]
call_ln0                (call               ) [ 0000000]
empty_20                (wait               ) [ 0000000]
add_918_loc_load        (load               ) [ 0000010]
add_817_loc_load        (load               ) [ 0000010]
add_716_loc_load        (load               ) [ 0000010]
add_615_loc_load        (load               ) [ 0000010]
add_514_loc_load        (load               ) [ 0000010]
add_413_loc_load        (load               ) [ 0000010]
add_312_loc_load        (load               ) [ 0000010]
add_211_loc_load        (load               ) [ 0000010]
add_110_loc_load        (load               ) [ 0000010]
add9_loc_load           (load               ) [ 0000010]
empty_21                (wait               ) [ 0000000]
call_ln0                (call               ) [ 0000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000000]
specinterface_ln0       (specinterface      ) [ 0000000]
specinterface_ln0       (specinterface      ) [ 0000000]
ret_ln99                (ret                ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pool_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_and_write_Pipeline_VITIS_LOOP_88_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="add9_loc_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add9_loc/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="add_110_loc_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_110_loc/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="add_211_loc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_211_loc/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="add_312_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_312_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="add_413_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_413_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="add_514_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_514_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="add_615_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_615_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add_716_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_716_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="add_817_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_817_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="add_918_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_918_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="0" index="3" bw="32" slack="0"/>
<pin id="89" dir="0" index="4" bw="32" slack="0"/>
<pin id="90" dir="0" index="5" bw="32" slack="0"/>
<pin id="91" dir="0" index="6" bw="32" slack="0"/>
<pin id="92" dir="0" index="7" bw="32" slack="0"/>
<pin id="93" dir="0" index="8" bw="32" slack="0"/>
<pin id="94" dir="0" index="9" bw="32" slack="0"/>
<pin id="95" dir="0" index="10" bw="32" slack="0"/>
<pin id="96" dir="0" index="11" bw="32" slack="0"/>
<pin id="97" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="0" index="3" bw="32" slack="0"/>
<pin id="105" dir="0" index="4" bw="32" slack="0"/>
<pin id="106" dir="0" index="5" bw="32" slack="0"/>
<pin id="107" dir="0" index="6" bw="32" slack="0"/>
<pin id="108" dir="0" index="7" bw="32" slack="0"/>
<pin id="109" dir="0" index="8" bw="32" slack="0"/>
<pin id="110" dir="0" index="9" bw="32" slack="0"/>
<pin id="111" dir="0" index="10" bw="32" slack="0"/>
<pin id="112" dir="0" index="11" bw="32" slack="0"/>
<pin id="113" dir="0" index="12" bw="4" slack="0"/>
<pin id="114" dir="0" index="13" bw="4" slack="0"/>
<pin id="115" dir="0" index="14" bw="1" slack="0"/>
<pin id="116" dir="0" index="15" bw="1" slack="0"/>
<pin id="117" dir="0" index="16" bw="1" slack="0"/>
<pin id="118" dir="0" index="17" bw="1" slack="0"/>
<pin id="119" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_918_loc_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="3"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_918_loc_load/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_817_loc_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="3"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_817_loc_load/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_716_loc_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="3"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_716_loc_load/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_615_loc_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="3"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_615_loc_load/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_514_loc_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="3"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_514_loc_load/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_413_loc_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="3"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_413_loc_load/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_312_loc_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="3"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_312_loc_load/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_211_loc_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="3"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_211_loc_load/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_110_loc_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="3"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_110_loc_load/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add9_loc_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="3"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add9_loc_load/4 "/>
</bind>
</comp>

<comp id="168" class="1005" name="add9_loc_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add9_loc "/>
</bind>
</comp>

<comp id="174" class="1005" name="add_110_loc_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_110_loc "/>
</bind>
</comp>

<comp id="180" class="1005" name="add_211_loc_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_211_loc "/>
</bind>
</comp>

<comp id="186" class="1005" name="add_312_loc_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_312_loc "/>
</bind>
</comp>

<comp id="192" class="1005" name="add_413_loc_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_413_loc "/>
</bind>
</comp>

<comp id="198" class="1005" name="add_514_loc_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_514_loc "/>
</bind>
</comp>

<comp id="204" class="1005" name="add_615_loc_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_615_loc "/>
</bind>
</comp>

<comp id="210" class="1005" name="add_716_loc_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_716_loc "/>
</bind>
</comp>

<comp id="216" class="1005" name="add_817_loc_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_817_loc "/>
</bind>
</comp>

<comp id="222" class="1005" name="add_918_loc_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_918_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="100" pin=11"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="100" pin=12"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="100" pin=13"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="100" pin=14"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="100" pin=15"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="100" pin=16"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="100" pin=17"/></net>

<net id="131"><net_src comp="128" pin="1"/><net_sink comp="100" pin=10"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="100" pin=9"/></net>

<net id="139"><net_src comp="136" pin="1"/><net_sink comp="100" pin=8"/></net>

<net id="143"><net_src comp="140" pin="1"/><net_sink comp="100" pin=7"/></net>

<net id="147"><net_src comp="144" pin="1"/><net_sink comp="100" pin=6"/></net>

<net id="151"><net_src comp="148" pin="1"/><net_sink comp="100" pin=5"/></net>

<net id="155"><net_src comp="152" pin="1"/><net_sink comp="100" pin=4"/></net>

<net id="159"><net_src comp="156" pin="1"/><net_sink comp="100" pin=3"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="171"><net_src comp="44" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="84" pin=11"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="177"><net_src comp="48" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="84" pin=10"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="183"><net_src comp="52" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="84" pin=9"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="189"><net_src comp="56" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="84" pin=8"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="195"><net_src comp="60" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="84" pin=7"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="201"><net_src comp="64" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="84" pin=6"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="207"><net_src comp="68" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="84" pin=5"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="213"><net_src comp="72" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="219"><net_src comp="76" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="84" pin=3"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="225"><net_src comp="80" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="128" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {4 5 }
	Port: out_stream_V_keep_V | {4 5 }
	Port: out_stream_V_strb_V | {4 5 }
	Port: out_stream_V_user_V | {4 5 }
	Port: out_stream_V_last_V | {4 5 }
	Port: out_stream_V_id_V | {4 5 }
	Port: out_stream_V_dest_V | {4 5 }
 - Input state : 
	Port: dense_and_write : pool_stream | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
		call_ln0 : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                   Functional Unit                                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_84 |    11   |  2.723  |   1784  |   1138  |
|          |                 grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100                |    0    |    0    |    37   |    90   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                    |    11   |  2.723  |   1821  |   1228  |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add9_loc_reg_168 |   32   |
|add_110_loc_reg_174|   32   |
|add_211_loc_reg_180|   32   |
|add_312_loc_reg_186|   32   |
|add_413_loc_reg_192|   32   |
|add_514_loc_reg_198|   32   |
|add_615_loc_reg_204|   32   |
|add_716_loc_reg_210|   32   |
|add_817_loc_reg_216|   32   |
|add_918_loc_reg_222|   32   |
+-------------------+--------+
|       Total       |   320  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    2   |  1821  |  1228  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   320  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    2   |  2141  |  1228  |
+-----------+--------+--------+--------+--------+
