// Seed: 4202664506
module module_0 (
    output logic id_0,
    output id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input id_5
);
  type_10 id_6 (
      .id_0(id_4),
      .id_1(1),
      .id_2(1 - id_0),
      .id_3(1),
      .id_4(id_2),
      .id_5(1),
      .id_6(id_2 + 1 < id_1)
  );
  logic id_7;
endmodule
`default_nettype id_3 `timescale 1ps / 1ps
`define pp_6 0
