
ADC AND UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044d0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  08004590  08004590  00014590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080046b4  080046b4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080046b4  080046b4  000146b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080046bc  080046bc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080046bc  080046bc  000146bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080046c0  080046c0  000146c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080046c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  20000070  08004734  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000190  08004734  00020190  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009f27  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001905  00000000  00000000  00029fbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000890  00000000  00000000  0002b8c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007e8  00000000  00000000  0002c158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001497c  00000000  00000000  0002c940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a88f  00000000  00000000  000412bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007cbe2  00000000  00000000  0004bb4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c872d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002594  00000000  00000000  000c8780  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004578 	.word	0x08004578

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08004578 	.word	0x08004578

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	; (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	; (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f834 	bl	80002d0 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_lmul>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	46ce      	mov	lr, r9
 8000278:	4647      	mov	r7, r8
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	4699      	mov	r9, r3
 8000280:	0c3b      	lsrs	r3, r7, #16
 8000282:	469c      	mov	ip, r3
 8000284:	0413      	lsls	r3, r2, #16
 8000286:	0c1b      	lsrs	r3, r3, #16
 8000288:	001d      	movs	r5, r3
 800028a:	000e      	movs	r6, r1
 800028c:	4661      	mov	r1, ip
 800028e:	0400      	lsls	r0, r0, #16
 8000290:	0c14      	lsrs	r4, r2, #16
 8000292:	0c00      	lsrs	r0, r0, #16
 8000294:	4345      	muls	r5, r0
 8000296:	434b      	muls	r3, r1
 8000298:	4360      	muls	r0, r4
 800029a:	4361      	muls	r1, r4
 800029c:	18c0      	adds	r0, r0, r3
 800029e:	0c2c      	lsrs	r4, r5, #16
 80002a0:	1820      	adds	r0, r4, r0
 80002a2:	468c      	mov	ip, r1
 80002a4:	4283      	cmp	r3, r0
 80002a6:	d903      	bls.n	80002b0 <__aeabi_lmul+0x3c>
 80002a8:	2380      	movs	r3, #128	; 0x80
 80002aa:	025b      	lsls	r3, r3, #9
 80002ac:	4698      	mov	r8, r3
 80002ae:	44c4      	add	ip, r8
 80002b0:	4649      	mov	r1, r9
 80002b2:	4379      	muls	r1, r7
 80002b4:	4372      	muls	r2, r6
 80002b6:	0c03      	lsrs	r3, r0, #16
 80002b8:	4463      	add	r3, ip
 80002ba:	042d      	lsls	r5, r5, #16
 80002bc:	0c2d      	lsrs	r5, r5, #16
 80002be:	18c9      	adds	r1, r1, r3
 80002c0:	0400      	lsls	r0, r0, #16
 80002c2:	1940      	adds	r0, r0, r5
 80002c4:	1889      	adds	r1, r1, r2
 80002c6:	bcc0      	pop	{r6, r7}
 80002c8:	46b9      	mov	r9, r7
 80002ca:	46b0      	mov	r8, r6
 80002cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ce:	46c0      	nop			; (mov r8, r8)

080002d0 <__udivmoddi4>:
 80002d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d2:	4657      	mov	r7, sl
 80002d4:	464e      	mov	r6, r9
 80002d6:	4645      	mov	r5, r8
 80002d8:	46de      	mov	lr, fp
 80002da:	b5e0      	push	{r5, r6, r7, lr}
 80002dc:	0004      	movs	r4, r0
 80002de:	000d      	movs	r5, r1
 80002e0:	4692      	mov	sl, r2
 80002e2:	4699      	mov	r9, r3
 80002e4:	b083      	sub	sp, #12
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d830      	bhi.n	800034c <__udivmoddi4+0x7c>
 80002ea:	d02d      	beq.n	8000348 <__udivmoddi4+0x78>
 80002ec:	4649      	mov	r1, r9
 80002ee:	4650      	mov	r0, sl
 80002f0:	f000 f8ba 	bl	8000468 <__clzdi2>
 80002f4:	0029      	movs	r1, r5
 80002f6:	0006      	movs	r6, r0
 80002f8:	0020      	movs	r0, r4
 80002fa:	f000 f8b5 	bl	8000468 <__clzdi2>
 80002fe:	1a33      	subs	r3, r6, r0
 8000300:	4698      	mov	r8, r3
 8000302:	3b20      	subs	r3, #32
 8000304:	469b      	mov	fp, r3
 8000306:	d433      	bmi.n	8000370 <__udivmoddi4+0xa0>
 8000308:	465a      	mov	r2, fp
 800030a:	4653      	mov	r3, sl
 800030c:	4093      	lsls	r3, r2
 800030e:	4642      	mov	r2, r8
 8000310:	001f      	movs	r7, r3
 8000312:	4653      	mov	r3, sl
 8000314:	4093      	lsls	r3, r2
 8000316:	001e      	movs	r6, r3
 8000318:	42af      	cmp	r7, r5
 800031a:	d83a      	bhi.n	8000392 <__udivmoddi4+0xc2>
 800031c:	42af      	cmp	r7, r5
 800031e:	d100      	bne.n	8000322 <__udivmoddi4+0x52>
 8000320:	e078      	b.n	8000414 <__udivmoddi4+0x144>
 8000322:	465b      	mov	r3, fp
 8000324:	1ba4      	subs	r4, r4, r6
 8000326:	41bd      	sbcs	r5, r7
 8000328:	2b00      	cmp	r3, #0
 800032a:	da00      	bge.n	800032e <__udivmoddi4+0x5e>
 800032c:	e075      	b.n	800041a <__udivmoddi4+0x14a>
 800032e:	2200      	movs	r2, #0
 8000330:	2300      	movs	r3, #0
 8000332:	9200      	str	r2, [sp, #0]
 8000334:	9301      	str	r3, [sp, #4]
 8000336:	2301      	movs	r3, #1
 8000338:	465a      	mov	r2, fp
 800033a:	4093      	lsls	r3, r2
 800033c:	9301      	str	r3, [sp, #4]
 800033e:	2301      	movs	r3, #1
 8000340:	4642      	mov	r2, r8
 8000342:	4093      	lsls	r3, r2
 8000344:	9300      	str	r3, [sp, #0]
 8000346:	e028      	b.n	800039a <__udivmoddi4+0xca>
 8000348:	4282      	cmp	r2, r0
 800034a:	d9cf      	bls.n	80002ec <__udivmoddi4+0x1c>
 800034c:	2200      	movs	r2, #0
 800034e:	2300      	movs	r3, #0
 8000350:	9200      	str	r2, [sp, #0]
 8000352:	9301      	str	r3, [sp, #4]
 8000354:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <__udivmoddi4+0x8e>
 800035a:	601c      	str	r4, [r3, #0]
 800035c:	605d      	str	r5, [r3, #4]
 800035e:	9800      	ldr	r0, [sp, #0]
 8000360:	9901      	ldr	r1, [sp, #4]
 8000362:	b003      	add	sp, #12
 8000364:	bcf0      	pop	{r4, r5, r6, r7}
 8000366:	46bb      	mov	fp, r7
 8000368:	46b2      	mov	sl, r6
 800036a:	46a9      	mov	r9, r5
 800036c:	46a0      	mov	r8, r4
 800036e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000370:	4642      	mov	r2, r8
 8000372:	2320      	movs	r3, #32
 8000374:	1a9b      	subs	r3, r3, r2
 8000376:	4652      	mov	r2, sl
 8000378:	40da      	lsrs	r2, r3
 800037a:	4641      	mov	r1, r8
 800037c:	0013      	movs	r3, r2
 800037e:	464a      	mov	r2, r9
 8000380:	408a      	lsls	r2, r1
 8000382:	0017      	movs	r7, r2
 8000384:	4642      	mov	r2, r8
 8000386:	431f      	orrs	r7, r3
 8000388:	4653      	mov	r3, sl
 800038a:	4093      	lsls	r3, r2
 800038c:	001e      	movs	r6, r3
 800038e:	42af      	cmp	r7, r5
 8000390:	d9c4      	bls.n	800031c <__udivmoddi4+0x4c>
 8000392:	2200      	movs	r2, #0
 8000394:	2300      	movs	r3, #0
 8000396:	9200      	str	r2, [sp, #0]
 8000398:	9301      	str	r3, [sp, #4]
 800039a:	4643      	mov	r3, r8
 800039c:	2b00      	cmp	r3, #0
 800039e:	d0d9      	beq.n	8000354 <__udivmoddi4+0x84>
 80003a0:	07fb      	lsls	r3, r7, #31
 80003a2:	0872      	lsrs	r2, r6, #1
 80003a4:	431a      	orrs	r2, r3
 80003a6:	4646      	mov	r6, r8
 80003a8:	087b      	lsrs	r3, r7, #1
 80003aa:	e00e      	b.n	80003ca <__udivmoddi4+0xfa>
 80003ac:	42ab      	cmp	r3, r5
 80003ae:	d101      	bne.n	80003b4 <__udivmoddi4+0xe4>
 80003b0:	42a2      	cmp	r2, r4
 80003b2:	d80c      	bhi.n	80003ce <__udivmoddi4+0xfe>
 80003b4:	1aa4      	subs	r4, r4, r2
 80003b6:	419d      	sbcs	r5, r3
 80003b8:	2001      	movs	r0, #1
 80003ba:	1924      	adds	r4, r4, r4
 80003bc:	416d      	adcs	r5, r5
 80003be:	2100      	movs	r1, #0
 80003c0:	3e01      	subs	r6, #1
 80003c2:	1824      	adds	r4, r4, r0
 80003c4:	414d      	adcs	r5, r1
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d006      	beq.n	80003d8 <__udivmoddi4+0x108>
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d9ee      	bls.n	80003ac <__udivmoddi4+0xdc>
 80003ce:	3e01      	subs	r6, #1
 80003d0:	1924      	adds	r4, r4, r4
 80003d2:	416d      	adcs	r5, r5
 80003d4:	2e00      	cmp	r6, #0
 80003d6:	d1f8      	bne.n	80003ca <__udivmoddi4+0xfa>
 80003d8:	9800      	ldr	r0, [sp, #0]
 80003da:	9901      	ldr	r1, [sp, #4]
 80003dc:	465b      	mov	r3, fp
 80003de:	1900      	adds	r0, r0, r4
 80003e0:	4169      	adcs	r1, r5
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	db24      	blt.n	8000430 <__udivmoddi4+0x160>
 80003e6:	002b      	movs	r3, r5
 80003e8:	465a      	mov	r2, fp
 80003ea:	4644      	mov	r4, r8
 80003ec:	40d3      	lsrs	r3, r2
 80003ee:	002a      	movs	r2, r5
 80003f0:	40e2      	lsrs	r2, r4
 80003f2:	001c      	movs	r4, r3
 80003f4:	465b      	mov	r3, fp
 80003f6:	0015      	movs	r5, r2
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	db2a      	blt.n	8000452 <__udivmoddi4+0x182>
 80003fc:	0026      	movs	r6, r4
 80003fe:	409e      	lsls	r6, r3
 8000400:	0033      	movs	r3, r6
 8000402:	0026      	movs	r6, r4
 8000404:	4647      	mov	r7, r8
 8000406:	40be      	lsls	r6, r7
 8000408:	0032      	movs	r2, r6
 800040a:	1a80      	subs	r0, r0, r2
 800040c:	4199      	sbcs	r1, r3
 800040e:	9000      	str	r0, [sp, #0]
 8000410:	9101      	str	r1, [sp, #4]
 8000412:	e79f      	b.n	8000354 <__udivmoddi4+0x84>
 8000414:	42a3      	cmp	r3, r4
 8000416:	d8bc      	bhi.n	8000392 <__udivmoddi4+0xc2>
 8000418:	e783      	b.n	8000322 <__udivmoddi4+0x52>
 800041a:	4642      	mov	r2, r8
 800041c:	2320      	movs	r3, #32
 800041e:	2100      	movs	r1, #0
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	2200      	movs	r2, #0
 8000424:	9100      	str	r1, [sp, #0]
 8000426:	9201      	str	r2, [sp, #4]
 8000428:	2201      	movs	r2, #1
 800042a:	40da      	lsrs	r2, r3
 800042c:	9201      	str	r2, [sp, #4]
 800042e:	e786      	b.n	800033e <__udivmoddi4+0x6e>
 8000430:	4642      	mov	r2, r8
 8000432:	2320      	movs	r3, #32
 8000434:	1a9b      	subs	r3, r3, r2
 8000436:	002a      	movs	r2, r5
 8000438:	4646      	mov	r6, r8
 800043a:	409a      	lsls	r2, r3
 800043c:	0023      	movs	r3, r4
 800043e:	40f3      	lsrs	r3, r6
 8000440:	4644      	mov	r4, r8
 8000442:	4313      	orrs	r3, r2
 8000444:	002a      	movs	r2, r5
 8000446:	40e2      	lsrs	r2, r4
 8000448:	001c      	movs	r4, r3
 800044a:	465b      	mov	r3, fp
 800044c:	0015      	movs	r5, r2
 800044e:	2b00      	cmp	r3, #0
 8000450:	dad4      	bge.n	80003fc <__udivmoddi4+0x12c>
 8000452:	4642      	mov	r2, r8
 8000454:	002f      	movs	r7, r5
 8000456:	2320      	movs	r3, #32
 8000458:	0026      	movs	r6, r4
 800045a:	4097      	lsls	r7, r2
 800045c:	1a9b      	subs	r3, r3, r2
 800045e:	40de      	lsrs	r6, r3
 8000460:	003b      	movs	r3, r7
 8000462:	4333      	orrs	r3, r6
 8000464:	e7cd      	b.n	8000402 <__udivmoddi4+0x132>
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__clzdi2>:
 8000468:	b510      	push	{r4, lr}
 800046a:	2900      	cmp	r1, #0
 800046c:	d103      	bne.n	8000476 <__clzdi2+0xe>
 800046e:	f000 f807 	bl	8000480 <__clzsi2>
 8000472:	3020      	adds	r0, #32
 8000474:	e002      	b.n	800047c <__clzdi2+0x14>
 8000476:	0008      	movs	r0, r1
 8000478:	f000 f802 	bl	8000480 <__clzsi2>
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__clzsi2>:
 8000480:	211c      	movs	r1, #28
 8000482:	2301      	movs	r3, #1
 8000484:	041b      	lsls	r3, r3, #16
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0xe>
 800048a:	0c00      	lsrs	r0, r0, #16
 800048c:	3910      	subs	r1, #16
 800048e:	0a1b      	lsrs	r3, r3, #8
 8000490:	4298      	cmp	r0, r3
 8000492:	d301      	bcc.n	8000498 <__clzsi2+0x18>
 8000494:	0a00      	lsrs	r0, r0, #8
 8000496:	3908      	subs	r1, #8
 8000498:	091b      	lsrs	r3, r3, #4
 800049a:	4298      	cmp	r0, r3
 800049c:	d301      	bcc.n	80004a2 <__clzsi2+0x22>
 800049e:	0900      	lsrs	r0, r0, #4
 80004a0:	3904      	subs	r1, #4
 80004a2:	a202      	add	r2, pc, #8	; (adr r2, 80004ac <__clzsi2+0x2c>)
 80004a4:	5c10      	ldrb	r0, [r2, r0]
 80004a6:	1840      	adds	r0, r0, r1
 80004a8:	4770      	bx	lr
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	02020304 	.word	0x02020304
 80004b0:	01010101 	.word	0x01010101
	...

080004bc <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

PUTCHAR_PROTOTYPE
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b082      	sub	sp, #8
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80004c4:	4b05      	ldr	r3, [pc, #20]	; (80004dc <__io_putchar+0x20>)
 80004c6:	1d39      	adds	r1, r7, #4
 80004c8:	4805      	ldr	r0, [pc, #20]	; (80004e0 <__io_putchar+0x24>)
 80004ca:	2201      	movs	r2, #1
 80004cc:	f002 fa70 	bl	80029b0 <HAL_UART_Transmit>

  return ch;
 80004d0:	687b      	ldr	r3, [r7, #4]
}
 80004d2:	0018      	movs	r0, r3
 80004d4:	46bd      	mov	sp, r7
 80004d6:	b002      	add	sp, #8
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	46c0      	nop			; (mov r8, r8)
 80004dc:	0000ffff 	.word	0x0000ffff
 80004e0:	200000e8 	.word	0x200000e8

080004e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */  HAL_Init();
 80004e8:	f000 fb2a 	bl	8000b40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004ec:	f000 f87a 	bl	80005e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004f0:	f000 f97a 	bl	80007e8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004f4:	f000 f946 	bl	8000784 <MX_USART2_UART_Init>
  MX_ADC_Init();
 80004f8:	f000 f8e0 	bl	80006bc <MX_ADC_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_UART_Receive(&huart2, rxdata, 8, 1000);
 80004fc:	23fa      	movs	r3, #250	; 0xfa
 80004fe:	009b      	lsls	r3, r3, #2
 8000500:	492f      	ldr	r1, [pc, #188]	; (80005c0 <main+0xdc>)
 8000502:	4830      	ldr	r0, [pc, #192]	; (80005c4 <main+0xe0>)
 8000504:	2208      	movs	r2, #8
 8000506:	f002 fafb 	bl	8002b00 <HAL_UART_Receive>

	  HAL_ADC_Start(&hadc);
 800050a:	4b2f      	ldr	r3, [pc, #188]	; (80005c8 <main+0xe4>)
 800050c:	0018      	movs	r0, r3
 800050e:	f000 fd1f 	bl	8000f50 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc, 100);
 8000512:	4b2d      	ldr	r3, [pc, #180]	; (80005c8 <main+0xe4>)
 8000514:	2164      	movs	r1, #100	; 0x64
 8000516:	0018      	movs	r0, r3
 8000518:	f000 fdae 	bl	8001078 <HAL_ADC_PollForConversion>
	  value = (int) HAL_ADC_GetValue(&hadc);
 800051c:	4b2a      	ldr	r3, [pc, #168]	; (80005c8 <main+0xe4>)
 800051e:	0018      	movs	r0, r3
 8000520:	f000 fe46 	bl	80011b0 <HAL_ADC_GetValue>
 8000524:	0003      	movs	r3, r0
 8000526:	001a      	movs	r2, r3
 8000528:	4b28      	ldr	r3, [pc, #160]	; (80005cc <main+0xe8>)
 800052a:	601a      	str	r2, [r3, #0]
	  HAL_Delay(150);
 800052c:	2096      	movs	r0, #150	; 0x96
 800052e:	f000 fb77 	bl	8000c20 <HAL_Delay>
	  HAL_ADC_Stop(&hadc);
 8000532:	4b25      	ldr	r3, [pc, #148]	; (80005c8 <main+0xe4>)
 8000534:	0018      	movs	r0, r3
 8000536:	f000 fd5f 	bl	8000ff8 <HAL_ADC_Stop>

	 if (rxdata[0] == 's'){
 800053a:	4b21      	ldr	r3, [pc, #132]	; (80005c0 <main+0xdc>)
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	2b73      	cmp	r3, #115	; 0x73
 8000540:	d1dc      	bne.n	80004fc <main+0x18>
         a = a+1;
 8000542:	4b23      	ldr	r3, [pc, #140]	; (80005d0 <main+0xec>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	1c5a      	adds	r2, r3, #1
 8000548:	4b21      	ldr	r3, [pc, #132]	; (80005d0 <main+0xec>)
 800054a:	601a      	str	r2, [r3, #0]
		 if ( value <=9){
 800054c:	4b1f      	ldr	r3, [pc, #124]	; (80005cc <main+0xe8>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	2b09      	cmp	r3, #9
 8000552:	dc06      	bgt.n	8000562 <main+0x7e>
		     printf("000%d\n\r", value);
 8000554:	4b1d      	ldr	r3, [pc, #116]	; (80005cc <main+0xe8>)
 8000556:	681a      	ldr	r2, [r3, #0]
 8000558:	4b1e      	ldr	r3, [pc, #120]	; (80005d4 <main+0xf0>)
 800055a:	0011      	movs	r1, r2
 800055c:	0018      	movs	r0, r3
 800055e:	f003 f833 	bl	80035c8 <iprintf>
		   }

		 if (value >=10 && value <=99){
 8000562:	4b1a      	ldr	r3, [pc, #104]	; (80005cc <main+0xe8>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	2b09      	cmp	r3, #9
 8000568:	dd0a      	ble.n	8000580 <main+0x9c>
 800056a:	4b18      	ldr	r3, [pc, #96]	; (80005cc <main+0xe8>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	2b63      	cmp	r3, #99	; 0x63
 8000570:	dc06      	bgt.n	8000580 <main+0x9c>
		    printf("00%d\n\r", value);
 8000572:	4b16      	ldr	r3, [pc, #88]	; (80005cc <main+0xe8>)
 8000574:	681a      	ldr	r2, [r3, #0]
 8000576:	4b18      	ldr	r3, [pc, #96]	; (80005d8 <main+0xf4>)
 8000578:	0011      	movs	r1, r2
 800057a:	0018      	movs	r0, r3
 800057c:	f003 f824 	bl	80035c8 <iprintf>
		   }

		 if (value >=100 && value <=999){
 8000580:	4b12      	ldr	r3, [pc, #72]	; (80005cc <main+0xe8>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	2b63      	cmp	r3, #99	; 0x63
 8000586:	dd0c      	ble.n	80005a2 <main+0xbe>
 8000588:	4b10      	ldr	r3, [pc, #64]	; (80005cc <main+0xe8>)
 800058a:	681a      	ldr	r2, [r3, #0]
 800058c:	23fa      	movs	r3, #250	; 0xfa
 800058e:	009b      	lsls	r3, r3, #2
 8000590:	429a      	cmp	r2, r3
 8000592:	da06      	bge.n	80005a2 <main+0xbe>
		    printf("0%d\n\r", value);
 8000594:	4b0d      	ldr	r3, [pc, #52]	; (80005cc <main+0xe8>)
 8000596:	681a      	ldr	r2, [r3, #0]
 8000598:	4b10      	ldr	r3, [pc, #64]	; (80005dc <main+0xf8>)
 800059a:	0011      	movs	r1, r2
 800059c:	0018      	movs	r0, r3
 800059e:	f003 f813 	bl	80035c8 <iprintf>
		   }

		 if(value >=1000){
 80005a2:	4b0a      	ldr	r3, [pc, #40]	; (80005cc <main+0xe8>)
 80005a4:	681a      	ldr	r2, [r3, #0]
 80005a6:	23fa      	movs	r3, #250	; 0xfa
 80005a8:	009b      	lsls	r3, r3, #2
 80005aa:	429a      	cmp	r2, r3
 80005ac:	dba6      	blt.n	80004fc <main+0x18>
		    printf("%d\n\r", value);
 80005ae:	4b07      	ldr	r3, [pc, #28]	; (80005cc <main+0xe8>)
 80005b0:	681a      	ldr	r2, [r3, #0]
 80005b2:	4b0b      	ldr	r3, [pc, #44]	; (80005e0 <main+0xfc>)
 80005b4:	0011      	movs	r1, r2
 80005b6:	0018      	movs	r0, r3
 80005b8:	f003 f806 	bl	80035c8 <iprintf>
	  HAL_UART_Receive(&huart2, rxdata, 8, 1000);
 80005bc:	e79e      	b.n	80004fc <main+0x18>
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	20000170 	.word	0x20000170
 80005c4:	200000e8 	.word	0x200000e8
 80005c8:	2000008c 	.word	0x2000008c
 80005cc:	2000016c 	.word	0x2000016c
 80005d0:	20000174 	.word	0x20000174
 80005d4:	08004590 	.word	0x08004590
 80005d8:	08004598 	.word	0x08004598
 80005dc:	080045a0 	.word	0x080045a0
 80005e0:	080045a8 	.word	0x080045a8

080005e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e4:	b590      	push	{r4, r7, lr}
 80005e6:	b09d      	sub	sp, #116	; 0x74
 80005e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ea:	2438      	movs	r4, #56	; 0x38
 80005ec:	193b      	adds	r3, r7, r4
 80005ee:	0018      	movs	r0, r3
 80005f0:	2338      	movs	r3, #56	; 0x38
 80005f2:	001a      	movs	r2, r3
 80005f4:	2100      	movs	r1, #0
 80005f6:	f002 ffdf 	bl	80035b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005fa:	2324      	movs	r3, #36	; 0x24
 80005fc:	18fb      	adds	r3, r7, r3
 80005fe:	0018      	movs	r0, r3
 8000600:	2314      	movs	r3, #20
 8000602:	001a      	movs	r2, r3
 8000604:	2100      	movs	r1, #0
 8000606:	f002 ffd7 	bl	80035b8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800060a:	003b      	movs	r3, r7
 800060c:	0018      	movs	r0, r3
 800060e:	2324      	movs	r3, #36	; 0x24
 8000610:	001a      	movs	r2, r3
 8000612:	2100      	movs	r1, #0
 8000614:	f002 ffd0 	bl	80035b8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000618:	4b26      	ldr	r3, [pc, #152]	; (80006b4 <SystemClock_Config+0xd0>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a26      	ldr	r2, [pc, #152]	; (80006b8 <SystemClock_Config+0xd4>)
 800061e:	401a      	ands	r2, r3
 8000620:	4b24      	ldr	r3, [pc, #144]	; (80006b4 <SystemClock_Config+0xd0>)
 8000622:	2180      	movs	r1, #128	; 0x80
 8000624:	0109      	lsls	r1, r1, #4
 8000626:	430a      	orrs	r2, r1
 8000628:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800062a:	0021      	movs	r1, r4
 800062c:	187b      	adds	r3, r7, r1
 800062e:	2210      	movs	r2, #16
 8000630:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000632:	187b      	adds	r3, r7, r1
 8000634:	2201      	movs	r2, #1
 8000636:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000638:	187b      	adds	r3, r7, r1
 800063a:	2200      	movs	r2, #0
 800063c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800063e:	187b      	adds	r3, r7, r1
 8000640:	22a0      	movs	r2, #160	; 0xa0
 8000642:	0212      	lsls	r2, r2, #8
 8000644:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000646:	187b      	adds	r3, r7, r1
 8000648:	2200      	movs	r2, #0
 800064a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800064c:	187b      	adds	r3, r7, r1
 800064e:	0018      	movs	r0, r3
 8000650:	f001 f9ea 	bl	8001a28 <HAL_RCC_OscConfig>
 8000654:	1e03      	subs	r3, r0, #0
 8000656:	d001      	beq.n	800065c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000658:	f000 f8e8 	bl	800082c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800065c:	2124      	movs	r1, #36	; 0x24
 800065e:	187b      	adds	r3, r7, r1
 8000660:	220f      	movs	r2, #15
 8000662:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000664:	187b      	adds	r3, r7, r1
 8000666:	2200      	movs	r2, #0
 8000668:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066a:	187b      	adds	r3, r7, r1
 800066c:	2200      	movs	r2, #0
 800066e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000670:	187b      	adds	r3, r7, r1
 8000672:	2200      	movs	r2, #0
 8000674:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000676:	187b      	adds	r3, r7, r1
 8000678:	2200      	movs	r2, #0
 800067a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800067c:	187b      	adds	r3, r7, r1
 800067e:	2100      	movs	r1, #0
 8000680:	0018      	movs	r0, r3
 8000682:	f001 fd95 	bl	80021b0 <HAL_RCC_ClockConfig>
 8000686:	1e03      	subs	r3, r0, #0
 8000688:	d001      	beq.n	800068e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800068a:	f000 f8cf 	bl	800082c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800068e:	003b      	movs	r3, r7
 8000690:	2202      	movs	r2, #2
 8000692:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000694:	003b      	movs	r3, r7
 8000696:	2200      	movs	r2, #0
 8000698:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800069a:	003b      	movs	r3, r7
 800069c:	0018      	movs	r0, r3
 800069e:	f001 ffab 	bl	80025f8 <HAL_RCCEx_PeriphCLKConfig>
 80006a2:	1e03      	subs	r3, r0, #0
 80006a4:	d001      	beq.n	80006aa <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006a6:	f000 f8c1 	bl	800082c <Error_Handler>
  }
}
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	46bd      	mov	sp, r7
 80006ae:	b01d      	add	sp, #116	; 0x74
 80006b0:	bd90      	pop	{r4, r7, pc}
 80006b2:	46c0      	nop			; (mov r8, r8)
 80006b4:	40007000 	.word	0x40007000
 80006b8:	ffffe7ff 	.word	0xffffe7ff

080006bc <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006c2:	003b      	movs	r3, r7
 80006c4:	0018      	movs	r0, r3
 80006c6:	2308      	movs	r3, #8
 80006c8:	001a      	movs	r2, r3
 80006ca:	2100      	movs	r1, #0
 80006cc:	f002 ff74 	bl	80035b8 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80006d0:	4b2a      	ldr	r3, [pc, #168]	; (800077c <MX_ADC_Init+0xc0>)
 80006d2:	4a2b      	ldr	r2, [pc, #172]	; (8000780 <MX_ADC_Init+0xc4>)
 80006d4:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80006d6:	4b29      	ldr	r3, [pc, #164]	; (800077c <MX_ADC_Init+0xc0>)
 80006d8:	2200      	movs	r2, #0
 80006da:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80006dc:	4b27      	ldr	r3, [pc, #156]	; (800077c <MX_ADC_Init+0xc0>)
 80006de:	22c0      	movs	r2, #192	; 0xc0
 80006e0:	0612      	lsls	r2, r2, #24
 80006e2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80006e4:	4b25      	ldr	r3, [pc, #148]	; (800077c <MX_ADC_Init+0xc0>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80006ea:	4b24      	ldr	r3, [pc, #144]	; (800077c <MX_ADC_Init+0xc0>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80006f0:	4b22      	ldr	r3, [pc, #136]	; (800077c <MX_ADC_Init+0xc0>)
 80006f2:	2201      	movs	r2, #1
 80006f4:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006f6:	4b21      	ldr	r3, [pc, #132]	; (800077c <MX_ADC_Init+0xc0>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 80006fc:	4b1f      	ldr	r3, [pc, #124]	; (800077c <MX_ADC_Init+0xc0>)
 80006fe:	2220      	movs	r2, #32
 8000700:	2100      	movs	r1, #0
 8000702:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = ENABLE;
 8000704:	4b1d      	ldr	r3, [pc, #116]	; (800077c <MX_ADC_Init+0xc0>)
 8000706:	2221      	movs	r2, #33	; 0x21
 8000708:	2101      	movs	r1, #1
 800070a:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800070c:	4b1b      	ldr	r3, [pc, #108]	; (800077c <MX_ADC_Init+0xc0>)
 800070e:	2200      	movs	r2, #0
 8000710:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000712:	4b1a      	ldr	r3, [pc, #104]	; (800077c <MX_ADC_Init+0xc0>)
 8000714:	22c2      	movs	r2, #194	; 0xc2
 8000716:	32ff      	adds	r2, #255	; 0xff
 8000718:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 800071a:	4b18      	ldr	r3, [pc, #96]	; (800077c <MX_ADC_Init+0xc0>)
 800071c:	222c      	movs	r2, #44	; 0x2c
 800071e:	2100      	movs	r1, #0
 8000720:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000722:	4b16      	ldr	r3, [pc, #88]	; (800077c <MX_ADC_Init+0xc0>)
 8000724:	2204      	movs	r2, #4
 8000726:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000728:	4b14      	ldr	r3, [pc, #80]	; (800077c <MX_ADC_Init+0xc0>)
 800072a:	2200      	movs	r2, #0
 800072c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 800072e:	4b13      	ldr	r3, [pc, #76]	; (800077c <MX_ADC_Init+0xc0>)
 8000730:	2200      	movs	r2, #0
 8000732:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8000734:	4b11      	ldr	r3, [pc, #68]	; (800077c <MX_ADC_Init+0xc0>)
 8000736:	2201      	movs	r2, #1
 8000738:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800073a:	4b10      	ldr	r3, [pc, #64]	; (800077c <MX_ADC_Init+0xc0>)
 800073c:	2200      	movs	r2, #0
 800073e:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000740:	4b0e      	ldr	r3, [pc, #56]	; (800077c <MX_ADC_Init+0xc0>)
 8000742:	0018      	movs	r0, r3
 8000744:	f000 fa90 	bl	8000c68 <HAL_ADC_Init>
 8000748:	1e03      	subs	r3, r0, #0
 800074a:	d001      	beq.n	8000750 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 800074c:	f000 f86e 	bl	800082c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000750:	003b      	movs	r3, r7
 8000752:	2201      	movs	r2, #1
 8000754:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000756:	003b      	movs	r3, r7
 8000758:	2280      	movs	r2, #128	; 0x80
 800075a:	0152      	lsls	r2, r2, #5
 800075c:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800075e:	003a      	movs	r2, r7
 8000760:	4b06      	ldr	r3, [pc, #24]	; (800077c <MX_ADC_Init+0xc0>)
 8000762:	0011      	movs	r1, r2
 8000764:	0018      	movs	r0, r3
 8000766:	f000 fd2f 	bl	80011c8 <HAL_ADC_ConfigChannel>
 800076a:	1e03      	subs	r3, r0, #0
 800076c:	d001      	beq.n	8000772 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 800076e:	f000 f85d 	bl	800082c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000772:	46c0      	nop			; (mov r8, r8)
 8000774:	46bd      	mov	sp, r7
 8000776:	b002      	add	sp, #8
 8000778:	bd80      	pop	{r7, pc}
 800077a:	46c0      	nop			; (mov r8, r8)
 800077c:	2000008c 	.word	0x2000008c
 8000780:	40012400 	.word	0x40012400

08000784 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000788:	4b15      	ldr	r3, [pc, #84]	; (80007e0 <MX_USART2_UART_Init+0x5c>)
 800078a:	4a16      	ldr	r2, [pc, #88]	; (80007e4 <MX_USART2_UART_Init+0x60>)
 800078c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800078e:	4b14      	ldr	r3, [pc, #80]	; (80007e0 <MX_USART2_UART_Init+0x5c>)
 8000790:	2296      	movs	r2, #150	; 0x96
 8000792:	0192      	lsls	r2, r2, #6
 8000794:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000796:	4b12      	ldr	r3, [pc, #72]	; (80007e0 <MX_USART2_UART_Init+0x5c>)
 8000798:	2200      	movs	r2, #0
 800079a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800079c:	4b10      	ldr	r3, [pc, #64]	; (80007e0 <MX_USART2_UART_Init+0x5c>)
 800079e:	2200      	movs	r2, #0
 80007a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007a2:	4b0f      	ldr	r3, [pc, #60]	; (80007e0 <MX_USART2_UART_Init+0x5c>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007a8:	4b0d      	ldr	r3, [pc, #52]	; (80007e0 <MX_USART2_UART_Init+0x5c>)
 80007aa:	220c      	movs	r2, #12
 80007ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ae:	4b0c      	ldr	r3, [pc, #48]	; (80007e0 <MX_USART2_UART_Init+0x5c>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007b4:	4b0a      	ldr	r3, [pc, #40]	; (80007e0 <MX_USART2_UART_Init+0x5c>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007ba:	4b09      	ldr	r3, [pc, #36]	; (80007e0 <MX_USART2_UART_Init+0x5c>)
 80007bc:	2200      	movs	r2, #0
 80007be:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007c0:	4b07      	ldr	r3, [pc, #28]	; (80007e0 <MX_USART2_UART_Init+0x5c>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_MultiProcessor_Init(&huart2, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 80007c6:	4b06      	ldr	r3, [pc, #24]	; (80007e0 <MX_USART2_UART_Init+0x5c>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	2100      	movs	r1, #0
 80007cc:	0018      	movs	r0, r3
 80007ce:	f002 f877 	bl	80028c0 <HAL_MultiProcessor_Init>
 80007d2:	1e03      	subs	r3, r0, #0
 80007d4:	d001      	beq.n	80007da <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 80007d6:	f000 f829 	bl	800082c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007da:	46c0      	nop			; (mov r8, r8)
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	200000e8 	.word	0x200000e8
 80007e4:	40004400 	.word	0x40004400

080007e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ee:	4b0e      	ldr	r3, [pc, #56]	; (8000828 <MX_GPIO_Init+0x40>)
 80007f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007f2:	4b0d      	ldr	r3, [pc, #52]	; (8000828 <MX_GPIO_Init+0x40>)
 80007f4:	2180      	movs	r1, #128	; 0x80
 80007f6:	430a      	orrs	r2, r1
 80007f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80007fa:	4b0b      	ldr	r3, [pc, #44]	; (8000828 <MX_GPIO_Init+0x40>)
 80007fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007fe:	2280      	movs	r2, #128	; 0x80
 8000800:	4013      	ands	r3, r2
 8000802:	607b      	str	r3, [r7, #4]
 8000804:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000806:	4b08      	ldr	r3, [pc, #32]	; (8000828 <MX_GPIO_Init+0x40>)
 8000808:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800080a:	4b07      	ldr	r3, [pc, #28]	; (8000828 <MX_GPIO_Init+0x40>)
 800080c:	2101      	movs	r1, #1
 800080e:	430a      	orrs	r2, r1
 8000810:	62da      	str	r2, [r3, #44]	; 0x2c
 8000812:	4b05      	ldr	r3, [pc, #20]	; (8000828 <MX_GPIO_Init+0x40>)
 8000814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000816:	2201      	movs	r2, #1
 8000818:	4013      	ands	r3, r2
 800081a:	603b      	str	r3, [r7, #0]
 800081c:	683b      	ldr	r3, [r7, #0]

}
 800081e:	46c0      	nop			; (mov r8, r8)
 8000820:	46bd      	mov	sp, r7
 8000822:	b002      	add	sp, #8
 8000824:	bd80      	pop	{r7, pc}
 8000826:	46c0      	nop			; (mov r8, r8)
 8000828:	40021000 	.word	0x40021000

0800082c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000830:	b672      	cpsid	i
}
 8000832:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000834:	e7fe      	b.n	8000834 <Error_Handler+0x8>
	...

08000838 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800083c:	4b0b      	ldr	r3, [pc, #44]	; (800086c <HAL_MspInit+0x34>)
 800083e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000840:	4b0a      	ldr	r3, [pc, #40]	; (800086c <HAL_MspInit+0x34>)
 8000842:	2101      	movs	r1, #1
 8000844:	430a      	orrs	r2, r1
 8000846:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000848:	4b08      	ldr	r3, [pc, #32]	; (800086c <HAL_MspInit+0x34>)
 800084a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800084c:	4b07      	ldr	r3, [pc, #28]	; (800086c <HAL_MspInit+0x34>)
 800084e:	2180      	movs	r1, #128	; 0x80
 8000850:	0549      	lsls	r1, r1, #21
 8000852:	430a      	orrs	r2, r1
 8000854:	639a      	str	r2, [r3, #56]	; 0x38

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_CRS_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_CRS_IRQn, 0, 0);
 8000856:	2200      	movs	r2, #0
 8000858:	2100      	movs	r1, #0
 800085a:	2004      	movs	r0, #4
 800085c:	f000 ff3c 	bl	80016d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_CRS_IRQn);
 8000860:	2004      	movs	r0, #4
 8000862:	f000 ff4e 	bl	8001702 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000866:	46c0      	nop			; (mov r8, r8)
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	40021000 	.word	0x40021000

08000870 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000870:	b590      	push	{r4, r7, lr}
 8000872:	b089      	sub	sp, #36	; 0x24
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000878:	240c      	movs	r4, #12
 800087a:	193b      	adds	r3, r7, r4
 800087c:	0018      	movs	r0, r3
 800087e:	2314      	movs	r3, #20
 8000880:	001a      	movs	r2, r3
 8000882:	2100      	movs	r1, #0
 8000884:	f002 fe98 	bl	80035b8 <memset>
  if(hadc->Instance==ADC1)
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a14      	ldr	r2, [pc, #80]	; (80008e0 <HAL_ADC_MspInit+0x70>)
 800088e:	4293      	cmp	r3, r2
 8000890:	d122      	bne.n	80008d8 <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000892:	4b14      	ldr	r3, [pc, #80]	; (80008e4 <HAL_ADC_MspInit+0x74>)
 8000894:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000896:	4b13      	ldr	r3, [pc, #76]	; (80008e4 <HAL_ADC_MspInit+0x74>)
 8000898:	2180      	movs	r1, #128	; 0x80
 800089a:	0089      	lsls	r1, r1, #2
 800089c:	430a      	orrs	r2, r1
 800089e:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a0:	4b10      	ldr	r3, [pc, #64]	; (80008e4 <HAL_ADC_MspInit+0x74>)
 80008a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80008a4:	4b0f      	ldr	r3, [pc, #60]	; (80008e4 <HAL_ADC_MspInit+0x74>)
 80008a6:	2101      	movs	r1, #1
 80008a8:	430a      	orrs	r2, r1
 80008aa:	62da      	str	r2, [r3, #44]	; 0x2c
 80008ac:	4b0d      	ldr	r3, [pc, #52]	; (80008e4 <HAL_ADC_MspInit+0x74>)
 80008ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008b0:	2201      	movs	r2, #1
 80008b2:	4013      	ands	r3, r2
 80008b4:	60bb      	str	r3, [r7, #8]
 80008b6:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80008b8:	193b      	adds	r3, r7, r4
 80008ba:	2201      	movs	r2, #1
 80008bc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008be:	193b      	adds	r3, r7, r4
 80008c0:	2203      	movs	r2, #3
 80008c2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c4:	193b      	adds	r3, r7, r4
 80008c6:	2200      	movs	r2, #0
 80008c8:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ca:	193a      	adds	r2, r7, r4
 80008cc:	23a0      	movs	r3, #160	; 0xa0
 80008ce:	05db      	lsls	r3, r3, #23
 80008d0:	0011      	movs	r1, r2
 80008d2:	0018      	movs	r0, r3
 80008d4:	f000 ff32 	bl	800173c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80008d8:	46c0      	nop			; (mov r8, r8)
 80008da:	46bd      	mov	sp, r7
 80008dc:	b009      	add	sp, #36	; 0x24
 80008de:	bd90      	pop	{r4, r7, pc}
 80008e0:	40012400 	.word	0x40012400
 80008e4:	40021000 	.word	0x40021000

080008e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008e8:	b590      	push	{r4, r7, lr}
 80008ea:	b089      	sub	sp, #36	; 0x24
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f0:	240c      	movs	r4, #12
 80008f2:	193b      	adds	r3, r7, r4
 80008f4:	0018      	movs	r0, r3
 80008f6:	2314      	movs	r3, #20
 80008f8:	001a      	movs	r2, r3
 80008fa:	2100      	movs	r1, #0
 80008fc:	f002 fe5c 	bl	80035b8 <memset>
  if(huart->Instance==USART2)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a18      	ldr	r2, [pc, #96]	; (8000968 <HAL_UART_MspInit+0x80>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d129      	bne.n	800095e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800090a:	4b18      	ldr	r3, [pc, #96]	; (800096c <HAL_UART_MspInit+0x84>)
 800090c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800090e:	4b17      	ldr	r3, [pc, #92]	; (800096c <HAL_UART_MspInit+0x84>)
 8000910:	2180      	movs	r1, #128	; 0x80
 8000912:	0289      	lsls	r1, r1, #10
 8000914:	430a      	orrs	r2, r1
 8000916:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000918:	4b14      	ldr	r3, [pc, #80]	; (800096c <HAL_UART_MspInit+0x84>)
 800091a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800091c:	4b13      	ldr	r3, [pc, #76]	; (800096c <HAL_UART_MspInit+0x84>)
 800091e:	2101      	movs	r1, #1
 8000920:	430a      	orrs	r2, r1
 8000922:	62da      	str	r2, [r3, #44]	; 0x2c
 8000924:	4b11      	ldr	r3, [pc, #68]	; (800096c <HAL_UART_MspInit+0x84>)
 8000926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000928:	2201      	movs	r2, #1
 800092a:	4013      	ands	r3, r2
 800092c:	60bb      	str	r3, [r7, #8]
 800092e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000930:	0021      	movs	r1, r4
 8000932:	187b      	adds	r3, r7, r1
 8000934:	220c      	movs	r2, #12
 8000936:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000938:	187b      	adds	r3, r7, r1
 800093a:	2212      	movs	r2, #18
 800093c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800093e:	187b      	adds	r3, r7, r1
 8000940:	2201      	movs	r2, #1
 8000942:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000944:	187b      	adds	r3, r7, r1
 8000946:	2203      	movs	r2, #3
 8000948:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800094a:	187b      	adds	r3, r7, r1
 800094c:	2204      	movs	r2, #4
 800094e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000950:	187a      	adds	r2, r7, r1
 8000952:	23a0      	movs	r3, #160	; 0xa0
 8000954:	05db      	lsls	r3, r3, #23
 8000956:	0011      	movs	r1, r2
 8000958:	0018      	movs	r0, r3
 800095a:	f000 feef 	bl	800173c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800095e:	46c0      	nop			; (mov r8, r8)
 8000960:	46bd      	mov	sp, r7
 8000962:	b009      	add	sp, #36	; 0x24
 8000964:	bd90      	pop	{r4, r7, pc}
 8000966:	46c0      	nop			; (mov r8, r8)
 8000968:	40004400 	.word	0x40004400
 800096c:	40021000 	.word	0x40021000

08000970 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000974:	e7fe      	b.n	8000974 <NMI_Handler+0x4>

08000976 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000976:	b580      	push	{r7, lr}
 8000978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800097a:	e7fe      	b.n	800097a <HardFault_Handler+0x4>

0800097c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000980:	46c0      	nop			; (mov r8, r8)
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}

08000986 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000986:	b580      	push	{r7, lr}
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}

08000990 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000994:	f000 f928 	bl	8000be8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000998:	46c0      	nop			; (mov r8, r8)
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}

0800099e <RCC_CRS_IRQHandler>:

/**
  * @brief This function handles RCC and CRS global interrupt.
  */
void RCC_CRS_IRQHandler(void)
{
 800099e:	b580      	push	{r7, lr}
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_CRS_IRQn 0 */
  /* USER CODE BEGIN RCC_CRS_IRQn 1 */

  /* USER CODE END RCC_CRS_IRQn 1 */
}
 80009a2:	46c0      	nop			; (mov r8, r8)
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}

080009a8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b086      	sub	sp, #24
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	60f8      	str	r0, [r7, #12]
 80009b0:	60b9      	str	r1, [r7, #8]
 80009b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009b4:	2300      	movs	r3, #0
 80009b6:	617b      	str	r3, [r7, #20]
 80009b8:	e00a      	b.n	80009d0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009ba:	e000      	b.n	80009be <_read+0x16>
 80009bc:	bf00      	nop
 80009be:	0001      	movs	r1, r0
 80009c0:	68bb      	ldr	r3, [r7, #8]
 80009c2:	1c5a      	adds	r2, r3, #1
 80009c4:	60ba      	str	r2, [r7, #8]
 80009c6:	b2ca      	uxtb	r2, r1
 80009c8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	3301      	adds	r3, #1
 80009ce:	617b      	str	r3, [r7, #20]
 80009d0:	697a      	ldr	r2, [r7, #20]
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	429a      	cmp	r2, r3
 80009d6:	dbf0      	blt.n	80009ba <_read+0x12>
  }

  return len;
 80009d8:	687b      	ldr	r3, [r7, #4]
}
 80009da:	0018      	movs	r0, r3
 80009dc:	46bd      	mov	sp, r7
 80009de:	b006      	add	sp, #24
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009e2:	b580      	push	{r7, lr}
 80009e4:	b086      	sub	sp, #24
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	60f8      	str	r0, [r7, #12]
 80009ea:	60b9      	str	r1, [r7, #8]
 80009ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ee:	2300      	movs	r3, #0
 80009f0:	617b      	str	r3, [r7, #20]
 80009f2:	e009      	b.n	8000a08 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	1c5a      	adds	r2, r3, #1
 80009f8:	60ba      	str	r2, [r7, #8]
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	0018      	movs	r0, r3
 80009fe:	f7ff fd5d 	bl	80004bc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	3301      	adds	r3, #1
 8000a06:	617b      	str	r3, [r7, #20]
 8000a08:	697a      	ldr	r2, [r7, #20]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	429a      	cmp	r2, r3
 8000a0e:	dbf1      	blt.n	80009f4 <_write+0x12>
  }
  return len;
 8000a10:	687b      	ldr	r3, [r7, #4]
}
 8000a12:	0018      	movs	r0, r3
 8000a14:	46bd      	mov	sp, r7
 8000a16:	b006      	add	sp, #24
 8000a18:	bd80      	pop	{r7, pc}

08000a1a <_close>:

int _close(int file)
{
 8000a1a:	b580      	push	{r7, lr}
 8000a1c:	b082      	sub	sp, #8
 8000a1e:	af00      	add	r7, sp, #0
 8000a20:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a22:	2301      	movs	r3, #1
 8000a24:	425b      	negs	r3, r3
}
 8000a26:	0018      	movs	r0, r3
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	b002      	add	sp, #8
 8000a2c:	bd80      	pop	{r7, pc}

08000a2e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a2e:	b580      	push	{r7, lr}
 8000a30:	b082      	sub	sp, #8
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6078      	str	r0, [r7, #4]
 8000a36:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	2280      	movs	r2, #128	; 0x80
 8000a3c:	0192      	lsls	r2, r2, #6
 8000a3e:	605a      	str	r2, [r3, #4]
  return 0;
 8000a40:	2300      	movs	r3, #0
}
 8000a42:	0018      	movs	r0, r3
 8000a44:	46bd      	mov	sp, r7
 8000a46:	b002      	add	sp, #8
 8000a48:	bd80      	pop	{r7, pc}

08000a4a <_isatty>:

int _isatty(int file)
{
 8000a4a:	b580      	push	{r7, lr}
 8000a4c:	b082      	sub	sp, #8
 8000a4e:	af00      	add	r7, sp, #0
 8000a50:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a52:	2301      	movs	r3, #1
}
 8000a54:	0018      	movs	r0, r3
 8000a56:	46bd      	mov	sp, r7
 8000a58:	b002      	add	sp, #8
 8000a5a:	bd80      	pop	{r7, pc}

08000a5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	60f8      	str	r0, [r7, #12]
 8000a64:	60b9      	str	r1, [r7, #8]
 8000a66:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a68:	2300      	movs	r3, #0
}
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	b004      	add	sp, #16
 8000a70:	bd80      	pop	{r7, pc}
	...

08000a74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b086      	sub	sp, #24
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a7c:	4a14      	ldr	r2, [pc, #80]	; (8000ad0 <_sbrk+0x5c>)
 8000a7e:	4b15      	ldr	r3, [pc, #84]	; (8000ad4 <_sbrk+0x60>)
 8000a80:	1ad3      	subs	r3, r2, r3
 8000a82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a88:	4b13      	ldr	r3, [pc, #76]	; (8000ad8 <_sbrk+0x64>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d102      	bne.n	8000a96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a90:	4b11      	ldr	r3, [pc, #68]	; (8000ad8 <_sbrk+0x64>)
 8000a92:	4a12      	ldr	r2, [pc, #72]	; (8000adc <_sbrk+0x68>)
 8000a94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a96:	4b10      	ldr	r3, [pc, #64]	; (8000ad8 <_sbrk+0x64>)
 8000a98:	681a      	ldr	r2, [r3, #0]
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	18d3      	adds	r3, r2, r3
 8000a9e:	693a      	ldr	r2, [r7, #16]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d207      	bcs.n	8000ab4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000aa4:	f002 fd5e 	bl	8003564 <__errno>
 8000aa8:	0003      	movs	r3, r0
 8000aaa:	220c      	movs	r2, #12
 8000aac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	425b      	negs	r3, r3
 8000ab2:	e009      	b.n	8000ac8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ab4:	4b08      	ldr	r3, [pc, #32]	; (8000ad8 <_sbrk+0x64>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000aba:	4b07      	ldr	r3, [pc, #28]	; (8000ad8 <_sbrk+0x64>)
 8000abc:	681a      	ldr	r2, [r3, #0]
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	18d2      	adds	r2, r2, r3
 8000ac2:	4b05      	ldr	r3, [pc, #20]	; (8000ad8 <_sbrk+0x64>)
 8000ac4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000ac6:	68fb      	ldr	r3, [r7, #12]
}
 8000ac8:	0018      	movs	r0, r3
 8000aca:	46bd      	mov	sp, r7
 8000acc:	b006      	add	sp, #24
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	20002000 	.word	0x20002000
 8000ad4:	00000400 	.word	0x00000400
 8000ad8:	20000178 	.word	0x20000178
 8000adc:	20000190 	.word	0x20000190

08000ae0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ae4:	46c0      	nop			; (mov r8, r8)
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
	...

08000aec <Reset_Handler>:
.word  _ebss

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:    ldr   r0, =_estack
 8000aec:	480d      	ldr	r0, [pc, #52]	; (8000b24 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000aee:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000af0:	480d      	ldr	r0, [pc, #52]	; (8000b28 <LoopForever+0x6>)
  ldr r1, =_edata
 8000af2:	490e      	ldr	r1, [pc, #56]	; (8000b2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000af4:	4a0e      	ldr	r2, [pc, #56]	; (8000b30 <LoopForever+0xe>)
  movs r3, #0
 8000af6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000af8:	e002      	b.n	8000b00 <LoopCopyDataInit>

08000afa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000afa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000afc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000afe:	3304      	adds	r3, #4

08000b00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b04:	d3f9      	bcc.n	8000afa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b06:	4a0b      	ldr	r2, [pc, #44]	; (8000b34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b08:	4c0b      	ldr	r4, [pc, #44]	; (8000b38 <LoopForever+0x16>)
  movs r3, #0
 8000b0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b0c:	e001      	b.n	8000b12 <LoopFillZerobss>

08000b0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b10:	3204      	adds	r2, #4

08000b12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b14:	d3fb      	bcc.n	8000b0e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000b16:	f7ff ffe3 	bl	8000ae0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b1a:	f002 fd29 	bl	8003570 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b1e:	f7ff fce1 	bl	80004e4 <main>

08000b22 <LoopForever>:

LoopForever:
    b LoopForever
 8000b22:	e7fe      	b.n	8000b22 <LoopForever>
Reset_Handler:    ldr   r0, =_estack
 8000b24:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000b28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b2c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b30:	080046c4 	.word	0x080046c4
  ldr r2, =_sbss
 8000b34:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b38:	20000190 	.word	0x20000190

08000b3c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b3c:	e7fe      	b.n	8000b3c <ADC1_COMP_IRQHandler>
	...

08000b40 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b46:	1dfb      	adds	r3, r7, #7
 8000b48:	2200      	movs	r2, #0
 8000b4a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000b4c:	4b0b      	ldr	r3, [pc, #44]	; (8000b7c <HAL_Init+0x3c>)
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	4b0a      	ldr	r3, [pc, #40]	; (8000b7c <HAL_Init+0x3c>)
 8000b52:	2140      	movs	r1, #64	; 0x40
 8000b54:	430a      	orrs	r2, r1
 8000b56:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b58:	2003      	movs	r0, #3
 8000b5a:	f000 f811 	bl	8000b80 <HAL_InitTick>
 8000b5e:	1e03      	subs	r3, r0, #0
 8000b60:	d003      	beq.n	8000b6a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000b62:	1dfb      	adds	r3, r7, #7
 8000b64:	2201      	movs	r2, #1
 8000b66:	701a      	strb	r2, [r3, #0]
 8000b68:	e001      	b.n	8000b6e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b6a:	f7ff fe65 	bl	8000838 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b6e:	1dfb      	adds	r3, r7, #7
 8000b70:	781b      	ldrb	r3, [r3, #0]
}
 8000b72:	0018      	movs	r0, r3
 8000b74:	46bd      	mov	sp, r7
 8000b76:	b002      	add	sp, #8
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	46c0      	nop			; (mov r8, r8)
 8000b7c:	40022000 	.word	0x40022000

08000b80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b80:	b590      	push	{r4, r7, lr}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b88:	4b14      	ldr	r3, [pc, #80]	; (8000bdc <HAL_InitTick+0x5c>)
 8000b8a:	681c      	ldr	r4, [r3, #0]
 8000b8c:	4b14      	ldr	r3, [pc, #80]	; (8000be0 <HAL_InitTick+0x60>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	0019      	movs	r1, r3
 8000b92:	23fa      	movs	r3, #250	; 0xfa
 8000b94:	0098      	lsls	r0, r3, #2
 8000b96:	f7ff fac1 	bl	800011c <__udivsi3>
 8000b9a:	0003      	movs	r3, r0
 8000b9c:	0019      	movs	r1, r3
 8000b9e:	0020      	movs	r0, r4
 8000ba0:	f7ff fabc 	bl	800011c <__udivsi3>
 8000ba4:	0003      	movs	r3, r0
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f000 fdbb 	bl	8001722 <HAL_SYSTICK_Config>
 8000bac:	1e03      	subs	r3, r0, #0
 8000bae:	d001      	beq.n	8000bb4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	e00f      	b.n	8000bd4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	2b03      	cmp	r3, #3
 8000bb8:	d80b      	bhi.n	8000bd2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bba:	6879      	ldr	r1, [r7, #4]
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	425b      	negs	r3, r3
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	f000 fd88 	bl	80016d8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bc8:	4b06      	ldr	r3, [pc, #24]	; (8000be4 <HAL_InitTick+0x64>)
 8000bca:	687a      	ldr	r2, [r7, #4]
 8000bcc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	e000      	b.n	8000bd4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000bd2:	2301      	movs	r3, #1
}
 8000bd4:	0018      	movs	r0, r3
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	b003      	add	sp, #12
 8000bda:	bd90      	pop	{r4, r7, pc}
 8000bdc:	20000000 	.word	0x20000000
 8000be0:	20000008 	.word	0x20000008
 8000be4:	20000004 	.word	0x20000004

08000be8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bec:	4b05      	ldr	r3, [pc, #20]	; (8000c04 <HAL_IncTick+0x1c>)
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	001a      	movs	r2, r3
 8000bf2:	4b05      	ldr	r3, [pc, #20]	; (8000c08 <HAL_IncTick+0x20>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	18d2      	adds	r2, r2, r3
 8000bf8:	4b03      	ldr	r3, [pc, #12]	; (8000c08 <HAL_IncTick+0x20>)
 8000bfa:	601a      	str	r2, [r3, #0]
}
 8000bfc:	46c0      	nop			; (mov r8, r8)
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	46c0      	nop			; (mov r8, r8)
 8000c04:	20000008 	.word	0x20000008
 8000c08:	2000017c 	.word	0x2000017c

08000c0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c10:	4b02      	ldr	r3, [pc, #8]	; (8000c1c <HAL_GetTick+0x10>)
 8000c12:	681b      	ldr	r3, [r3, #0]
}
 8000c14:	0018      	movs	r0, r3
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	46c0      	nop			; (mov r8, r8)
 8000c1c:	2000017c 	.word	0x2000017c

08000c20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c28:	f7ff fff0 	bl	8000c0c <HAL_GetTick>
 8000c2c:	0003      	movs	r3, r0
 8000c2e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	3301      	adds	r3, #1
 8000c38:	d005      	beq.n	8000c46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c3a:	4b0a      	ldr	r3, [pc, #40]	; (8000c64 <HAL_Delay+0x44>)
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	001a      	movs	r2, r3
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	189b      	adds	r3, r3, r2
 8000c44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c46:	46c0      	nop			; (mov r8, r8)
 8000c48:	f7ff ffe0 	bl	8000c0c <HAL_GetTick>
 8000c4c:	0002      	movs	r2, r0
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	68fa      	ldr	r2, [r7, #12]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d8f7      	bhi.n	8000c48 <HAL_Delay+0x28>
  {
  }
}
 8000c58:	46c0      	nop			; (mov r8, r8)
 8000c5a:	46c0      	nop			; (mov r8, r8)
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	b004      	add	sp, #16
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	46c0      	nop			; (mov r8, r8)
 8000c64:	20000008 	.word	0x20000008

08000c68 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d101      	bne.n	8000c7a <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8000c76:	2301      	movs	r3, #1
 8000c78:	e159      	b.n	8000f2e <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d10a      	bne.n	8000c98 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	2200      	movs	r2, #0
 8000c86:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	2250      	movs	r2, #80	; 0x50
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	0018      	movs	r0, r3
 8000c94:	f7ff fdec 	bl	8000870 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c9c:	2210      	movs	r2, #16
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	2b10      	cmp	r3, #16
 8000ca2:	d005      	beq.n	8000cb0 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	689b      	ldr	r3, [r3, #8]
 8000caa:	2204      	movs	r2, #4
 8000cac:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000cae:	d00b      	beq.n	8000cc8 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000cb4:	2210      	movs	r2, #16
 8000cb6:	431a      	orrs	r2, r3
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2250      	movs	r2, #80	; 0x50
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	e132      	b.n	8000f2e <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000ccc:	4a9a      	ldr	r2, [pc, #616]	; (8000f38 <HAL_ADC_Init+0x2d0>)
 8000cce:	4013      	ands	r3, r2
 8000cd0:	2202      	movs	r2, #2
 8000cd2:	431a      	orrs	r2, r3
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	689b      	ldr	r3, [r3, #8]
 8000cde:	2203      	movs	r2, #3
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	2b01      	cmp	r3, #1
 8000ce4:	d108      	bne.n	8000cf8 <HAL_ADC_Init+0x90>
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2201      	movs	r2, #1
 8000cee:	4013      	ands	r3, r2
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d101      	bne.n	8000cf8 <HAL_ADC_Init+0x90>
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	e000      	b.n	8000cfa <HAL_ADC_Init+0x92>
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d149      	bne.n	8000d92 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	685a      	ldr	r2, [r3, #4]
 8000d02:	23c0      	movs	r3, #192	; 0xc0
 8000d04:	061b      	lsls	r3, r3, #24
 8000d06:	429a      	cmp	r2, r3
 8000d08:	d00b      	beq.n	8000d22 <HAL_ADC_Init+0xba>
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	685a      	ldr	r2, [r3, #4]
 8000d0e:	2380      	movs	r3, #128	; 0x80
 8000d10:	05db      	lsls	r3, r3, #23
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d005      	beq.n	8000d22 <HAL_ADC_Init+0xba>
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	685a      	ldr	r2, [r3, #4]
 8000d1a:	2380      	movs	r3, #128	; 0x80
 8000d1c:	061b      	lsls	r3, r3, #24
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	d111      	bne.n	8000d46 <HAL_ADC_Init+0xde>
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	691a      	ldr	r2, [r3, #16]
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	0092      	lsls	r2, r2, #2
 8000d2e:	0892      	lsrs	r2, r2, #2
 8000d30:	611a      	str	r2, [r3, #16]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	6919      	ldr	r1, [r3, #16]
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	685a      	ldr	r2, [r3, #4]
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	430a      	orrs	r2, r1
 8000d42:	611a      	str	r2, [r3, #16]
 8000d44:	e014      	b.n	8000d70 <HAL_ADC_Init+0x108>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	691a      	ldr	r2, [r3, #16]
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	0092      	lsls	r2, r2, #2
 8000d52:	0892      	lsrs	r2, r2, #2
 8000d54:	611a      	str	r2, [r3, #16]
 8000d56:	4b79      	ldr	r3, [pc, #484]	; (8000f3c <HAL_ADC_Init+0x2d4>)
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	4b78      	ldr	r3, [pc, #480]	; (8000f3c <HAL_ADC_Init+0x2d4>)
 8000d5c:	4978      	ldr	r1, [pc, #480]	; (8000f40 <HAL_ADC_Init+0x2d8>)
 8000d5e:	400a      	ands	r2, r1
 8000d60:	601a      	str	r2, [r3, #0]
 8000d62:	4b76      	ldr	r3, [pc, #472]	; (8000f3c <HAL_ADC_Init+0x2d4>)
 8000d64:	6819      	ldr	r1, [r3, #0]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	685a      	ldr	r2, [r3, #4]
 8000d6a:	4b74      	ldr	r3, [pc, #464]	; (8000f3c <HAL_ADC_Init+0x2d4>)
 8000d6c:	430a      	orrs	r2, r1
 8000d6e:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	68da      	ldr	r2, [r3, #12]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	2118      	movs	r1, #24
 8000d7c:	438a      	bics	r2, r1
 8000d7e:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	68d9      	ldr	r1, [r3, #12]
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	689a      	ldr	r2, [r3, #8]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	430a      	orrs	r2, r1
 8000d90:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8000d92:	4b6a      	ldr	r3, [pc, #424]	; (8000f3c <HAL_ADC_Init+0x2d4>)
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	4b69      	ldr	r3, [pc, #420]	; (8000f3c <HAL_ADC_Init+0x2d4>)
 8000d98:	496a      	ldr	r1, [pc, #424]	; (8000f44 <HAL_ADC_Init+0x2dc>)
 8000d9a:	400a      	ands	r2, r1
 8000d9c:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8000d9e:	4b67      	ldr	r3, [pc, #412]	; (8000f3c <HAL_ADC_Init+0x2d4>)
 8000da0:	6819      	ldr	r1, [r3, #0]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000da6:	065a      	lsls	r2, r3, #25
 8000da8:	4b64      	ldr	r3, [pc, #400]	; (8000f3c <HAL_ADC_Init+0x2d4>)
 8000daa:	430a      	orrs	r2, r1
 8000dac:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	689a      	ldr	r2, [r3, #8]
 8000db4:	2380      	movs	r3, #128	; 0x80
 8000db6:	055b      	lsls	r3, r3, #21
 8000db8:	4013      	ands	r3, r2
 8000dba:	d108      	bne.n	8000dce <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	689a      	ldr	r2, [r3, #8]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	2180      	movs	r1, #128	; 0x80
 8000dc8:	0549      	lsls	r1, r1, #21
 8000dca:	430a      	orrs	r2, r1
 8000dcc:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	68da      	ldr	r2, [r3, #12]
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	495b      	ldr	r1, [pc, #364]	; (8000f48 <HAL_ADC_Init+0x2e0>)
 8000dda:	400a      	ands	r2, r1
 8000ddc:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	68d9      	ldr	r1, [r3, #12]
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	691b      	ldr	r3, [r3, #16]
 8000dec:	2b02      	cmp	r3, #2
 8000dee:	d101      	bne.n	8000df4 <HAL_ADC_Init+0x18c>
 8000df0:	2304      	movs	r3, #4
 8000df2:	e000      	b.n	8000df6 <HAL_ADC_Init+0x18e>
 8000df4:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000df6:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2020      	movs	r0, #32
 8000dfc:	5c1b      	ldrb	r3, [r3, r0]
 8000dfe:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000e00:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	202c      	movs	r0, #44	; 0x2c
 8000e06:	5c1b      	ldrb	r3, [r3, r0]
 8000e08:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000e0a:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000e10:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	699b      	ldr	r3, [r3, #24]
 8000e16:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8000e18:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	69db      	ldr	r3, [r3, #28]
 8000e1e:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000e20:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	430a      	orrs	r2, r1
 8000e28:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e2e:	23c2      	movs	r3, #194	; 0xc2
 8000e30:	33ff      	adds	r3, #255	; 0xff
 8000e32:	429a      	cmp	r2, r3
 8000e34:	d00b      	beq.n	8000e4e <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	68d9      	ldr	r1, [r3, #12]
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000e44:	431a      	orrs	r2, r3
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	430a      	orrs	r2, r1
 8000e4c:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	2221      	movs	r2, #33	; 0x21
 8000e52:	5c9b      	ldrb	r3, [r3, r2]
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d11a      	bne.n	8000e8e <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	2220      	movs	r2, #32
 8000e5c:	5c9b      	ldrb	r3, [r3, r2]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d109      	bne.n	8000e76 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	68da      	ldr	r2, [r3, #12]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	2180      	movs	r1, #128	; 0x80
 8000e6e:	0249      	lsls	r1, r1, #9
 8000e70:	430a      	orrs	r2, r1
 8000e72:	60da      	str	r2, [r3, #12]
 8000e74:	e00b      	b.n	8000e8e <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e7a:	2220      	movs	r2, #32
 8000e7c:	431a      	orrs	r2, r3
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e86:	2201      	movs	r2, #1
 8000e88:	431a      	orrs	r2, r3
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d11f      	bne.n	8000ed6 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	691a      	ldr	r2, [r3, #16]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	492a      	ldr	r1, [pc, #168]	; (8000f4c <HAL_ADC_Init+0x2e4>)
 8000ea2:	400a      	ands	r2, r1
 8000ea4:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	6919      	ldr	r1, [r3, #16]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000eb4:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8000eba:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	691a      	ldr	r2, [r3, #16]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	2101      	movs	r1, #1
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	611a      	str	r2, [r3, #16]
 8000ed4:	e00e      	b.n	8000ef4 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	691b      	ldr	r3, [r3, #16]
 8000edc:	2201      	movs	r2, #1
 8000ede:	4013      	ands	r3, r2
 8000ee0:	2b01      	cmp	r3, #1
 8000ee2:	d107      	bne.n	8000ef4 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	691a      	ldr	r2, [r3, #16]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	2101      	movs	r1, #1
 8000ef0:	438a      	bics	r2, r1
 8000ef2:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	695a      	ldr	r2, [r3, #20]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	2107      	movs	r1, #7
 8000f00:	438a      	bics	r2, r1
 8000f02:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	6959      	ldr	r1, [r3, #20]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	430a      	orrs	r2, r1
 8000f14:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2200      	movs	r2, #0
 8000f1a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f20:	2203      	movs	r2, #3
 8000f22:	4393      	bics	r3, r2
 8000f24:	2201      	movs	r2, #1
 8000f26:	431a      	orrs	r2, r3
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8000f2c:	2300      	movs	r3, #0
}
 8000f2e:	0018      	movs	r0, r3
 8000f30:	46bd      	mov	sp, r7
 8000f32:	b002      	add	sp, #8
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	46c0      	nop			; (mov r8, r8)
 8000f38:	fffffefd 	.word	0xfffffefd
 8000f3c:	40012708 	.word	0x40012708
 8000f40:	ffc3ffff 	.word	0xffc3ffff
 8000f44:	fdffffff 	.word	0xfdffffff
 8000f48:	fffe0219 	.word	0xfffe0219
 8000f4c:	fffffc03 	.word	0xfffffc03

08000f50 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000f50:	b590      	push	{r4, r7, lr}
 8000f52:	b085      	sub	sp, #20
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f58:	230f      	movs	r3, #15
 8000f5a:	18fb      	adds	r3, r7, r3
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	689b      	ldr	r3, [r3, #8]
 8000f66:	2204      	movs	r2, #4
 8000f68:	4013      	ands	r3, r2
 8000f6a:	d138      	bne.n	8000fde <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2250      	movs	r2, #80	; 0x50
 8000f70:	5c9b      	ldrb	r3, [r3, r2]
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d101      	bne.n	8000f7a <HAL_ADC_Start+0x2a>
 8000f76:	2302      	movs	r3, #2
 8000f78:	e038      	b.n	8000fec <HAL_ADC_Start+0x9c>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2250      	movs	r2, #80	; 0x50
 8000f7e:	2101      	movs	r1, #1
 8000f80:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	69db      	ldr	r3, [r3, #28]
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d007      	beq.n	8000f9a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8000f8a:	230f      	movs	r3, #15
 8000f8c:	18fc      	adds	r4, r7, r3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	0018      	movs	r0, r3
 8000f92:	f000 f9b9 	bl	8001308 <ADC_Enable>
 8000f96:	0003      	movs	r3, r0
 8000f98:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000f9a:	230f      	movs	r3, #15
 8000f9c:	18fb      	adds	r3, r7, r3
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d120      	bne.n	8000fe6 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000fa8:	4a12      	ldr	r2, [pc, #72]	; (8000ff4 <HAL_ADC_Start+0xa4>)
 8000faa:	4013      	ands	r3, r2
 8000fac:	2280      	movs	r2, #128	; 0x80
 8000fae:	0052      	lsls	r2, r2, #1
 8000fb0:	431a      	orrs	r2, r3
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2250      	movs	r2, #80	; 0x50
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	221c      	movs	r2, #28
 8000fca:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	689a      	ldr	r2, [r3, #8]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	2104      	movs	r1, #4
 8000fd8:	430a      	orrs	r2, r1
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	e003      	b.n	8000fe6 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000fde:	230f      	movs	r3, #15
 8000fe0:	18fb      	adds	r3, r7, r3
 8000fe2:	2202      	movs	r2, #2
 8000fe4:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000fe6:	230f      	movs	r3, #15
 8000fe8:	18fb      	adds	r3, r7, r3
 8000fea:	781b      	ldrb	r3, [r3, #0]
}
 8000fec:	0018      	movs	r0, r3
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	b005      	add	sp, #20
 8000ff2:	bd90      	pop	{r4, r7, pc}
 8000ff4:	fffff0fe 	.word	0xfffff0fe

08000ff8 <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8000ff8:	b5b0      	push	{r4, r5, r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001000:	230f      	movs	r3, #15
 8001002:	18fb      	adds	r3, r7, r3
 8001004:	2200      	movs	r2, #0
 8001006:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2250      	movs	r2, #80	; 0x50
 800100c:	5c9b      	ldrb	r3, [r3, r2]
 800100e:	2b01      	cmp	r3, #1
 8001010:	d101      	bne.n	8001016 <HAL_ADC_Stop+0x1e>
 8001012:	2302      	movs	r3, #2
 8001014:	e029      	b.n	800106a <HAL_ADC_Stop+0x72>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2250      	movs	r2, #80	; 0x50
 800101a:	2101      	movs	r1, #1
 800101c:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800101e:	250f      	movs	r5, #15
 8001020:	197c      	adds	r4, r7, r5
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	0018      	movs	r0, r3
 8001026:	f000 fa3e 	bl	80014a6 <ADC_ConversionStop>
 800102a:	0003      	movs	r3, r0
 800102c:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800102e:	197b      	adds	r3, r7, r5
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d112      	bne.n	800105c <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001036:	197c      	adds	r4, r7, r5
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	0018      	movs	r0, r3
 800103c:	f000 f9cc 	bl	80013d8 <ADC_Disable>
 8001040:	0003      	movs	r3, r0
 8001042:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001044:	197b      	adds	r3, r7, r5
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d107      	bne.n	800105c <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001050:	4a08      	ldr	r2, [pc, #32]	; (8001074 <HAL_ADC_Stop+0x7c>)
 8001052:	4013      	ands	r3, r2
 8001054:	2201      	movs	r2, #1
 8001056:	431a      	orrs	r2, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2250      	movs	r2, #80	; 0x50
 8001060:	2100      	movs	r1, #0
 8001062:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001064:	230f      	movs	r3, #15
 8001066:	18fb      	adds	r3, r7, r3
 8001068:	781b      	ldrb	r3, [r3, #0]
}
 800106a:	0018      	movs	r0, r3
 800106c:	46bd      	mov	sp, r7
 800106e:	b004      	add	sp, #16
 8001070:	bdb0      	pop	{r4, r5, r7, pc}
 8001072:	46c0      	nop			; (mov r8, r8)
 8001074:	fffffefe 	.word	0xfffffefe

08001078 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001082:	2300      	movs	r3, #0
 8001084:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8001086:	2300      	movs	r3, #0
 8001088:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	695b      	ldr	r3, [r3, #20]
 800108e:	2b08      	cmp	r3, #8
 8001090:	d102      	bne.n	8001098 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8001092:	2308      	movs	r3, #8
 8001094:	60fb      	str	r3, [r7, #12]
 8001096:	e014      	b.n	80010c2 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	68db      	ldr	r3, [r3, #12]
 800109e:	2201      	movs	r2, #1
 80010a0:	4013      	ands	r3, r2
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d10b      	bne.n	80010be <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80010aa:	2220      	movs	r2, #32
 80010ac:	431a      	orrs	r2, r3
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2250      	movs	r2, #80	; 0x50
 80010b6:	2100      	movs	r1, #0
 80010b8:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
 80010bc:	e072      	b.n	80011a4 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80010be:	230c      	movs	r3, #12
 80010c0:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80010c2:	f7ff fda3 	bl	8000c0c <HAL_GetTick>
 80010c6:	0003      	movs	r3, r0
 80010c8:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80010ca:	e01f      	b.n	800110c <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	3301      	adds	r3, #1
 80010d0:	d01c      	beq.n	800110c <HAL_ADC_PollForConversion+0x94>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d007      	beq.n	80010e8 <HAL_ADC_PollForConversion+0x70>
 80010d8:	f7ff fd98 	bl	8000c0c <HAL_GetTick>
 80010dc:	0002      	movs	r2, r0
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	683a      	ldr	r2, [r7, #0]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d211      	bcs.n	800110c <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	68fa      	ldr	r2, [r7, #12]
 80010f0:	4013      	ands	r3, r2
 80010f2:	d10b      	bne.n	800110c <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80010f8:	2204      	movs	r2, #4
 80010fa:	431a      	orrs	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2250      	movs	r2, #80	; 0x50
 8001104:	2100      	movs	r1, #0
 8001106:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001108:	2303      	movs	r3, #3
 800110a:	e04b      	b.n	80011a4 <HAL_ADC_PollForConversion+0x12c>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	68fa      	ldr	r2, [r7, #12]
 8001114:	4013      	ands	r3, r2
 8001116:	d0d9      	beq.n	80010cc <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800111c:	2280      	movs	r2, #128	; 0x80
 800111e:	0092      	lsls	r2, r2, #2
 8001120:	431a      	orrs	r2, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	68da      	ldr	r2, [r3, #12]
 800112c:	23c0      	movs	r3, #192	; 0xc0
 800112e:	011b      	lsls	r3, r3, #4
 8001130:	4013      	ands	r3, r2
 8001132:	d12e      	bne.n	8001192 <HAL_ADC_PollForConversion+0x11a>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2220      	movs	r2, #32
 8001138:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800113a:	2b00      	cmp	r3, #0
 800113c:	d129      	bne.n	8001192 <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2208      	movs	r2, #8
 8001146:	4013      	ands	r3, r2
 8001148:	2b08      	cmp	r3, #8
 800114a:	d122      	bne.n	8001192 <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	2204      	movs	r2, #4
 8001154:	4013      	ands	r3, r2
 8001156:	d110      	bne.n	800117a <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	685a      	ldr	r2, [r3, #4]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	210c      	movs	r1, #12
 8001164:	438a      	bics	r2, r1
 8001166:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800116c:	4a0f      	ldr	r2, [pc, #60]	; (80011ac <HAL_ADC_PollForConversion+0x134>)
 800116e:	4013      	ands	r3, r2
 8001170:	2201      	movs	r2, #1
 8001172:	431a      	orrs	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	655a      	str	r2, [r3, #84]	; 0x54
 8001178:	e00b      	b.n	8001192 <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800117e:	2220      	movs	r2, #32
 8001180:	431a      	orrs	r2, r3
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800118a:	2201      	movs	r2, #1
 800118c:	431a      	orrs	r2, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	699b      	ldr	r3, [r3, #24]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d103      	bne.n	80011a2 <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	220c      	movs	r2, #12
 80011a0:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 80011a2:	2300      	movs	r3, #0
}
 80011a4:	0018      	movs	r0, r3
 80011a6:	46bd      	mov	sp, r7
 80011a8:	b004      	add	sp, #16
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	fffffefe 	.word	0xfffffefe

080011b0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80011be:	0018      	movs	r0, r3
 80011c0:	46bd      	mov	sp, r7
 80011c2:	b002      	add	sp, #8
 80011c4:	bd80      	pop	{r7, pc}
	...

080011c8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2250      	movs	r2, #80	; 0x50
 80011d6:	5c9b      	ldrb	r3, [r3, r2]
 80011d8:	2b01      	cmp	r3, #1
 80011da:	d101      	bne.n	80011e0 <HAL_ADC_ConfigChannel+0x18>
 80011dc:	2302      	movs	r3, #2
 80011de:	e085      	b.n	80012ec <HAL_ADC_ConfigChannel+0x124>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2250      	movs	r2, #80	; 0x50
 80011e4:	2101      	movs	r1, #1
 80011e6:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	2204      	movs	r2, #4
 80011f0:	4013      	ands	r3, r2
 80011f2:	d00b      	beq.n	800120c <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011f8:	2220      	movs	r2, #32
 80011fa:	431a      	orrs	r2, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2250      	movs	r2, #80	; 0x50
 8001204:	2100      	movs	r1, #0
 8001206:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001208:	2301      	movs	r3, #1
 800120a:	e06f      	b.n	80012ec <HAL_ADC_ConfigChannel+0x124>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	4a38      	ldr	r2, [pc, #224]	; (80012f4 <HAL_ADC_ConfigChannel+0x12c>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d035      	beq.n	8001282 <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	035b      	lsls	r3, r3, #13
 8001222:	0b5a      	lsrs	r2, r3, #13
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	430a      	orrs	r2, r1
 800122a:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	2380      	movs	r3, #128	; 0x80
 8001232:	02db      	lsls	r3, r3, #11
 8001234:	4013      	ands	r3, r2
 8001236:	d009      	beq.n	800124c <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8001238:	4b2f      	ldr	r3, [pc, #188]	; (80012f8 <HAL_ADC_ConfigChannel+0x130>)
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	4b2e      	ldr	r3, [pc, #184]	; (80012f8 <HAL_ADC_ConfigChannel+0x130>)
 800123e:	2180      	movs	r1, #128	; 0x80
 8001240:	0409      	lsls	r1, r1, #16
 8001242:	430a      	orrs	r2, r1
 8001244:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8001246:	200a      	movs	r0, #10
 8001248:	f000 f97a 	bl	8001540 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	2380      	movs	r3, #128	; 0x80
 8001252:	029b      	lsls	r3, r3, #10
 8001254:	4013      	ands	r3, r2
 8001256:	d006      	beq.n	8001266 <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8001258:	4b27      	ldr	r3, [pc, #156]	; (80012f8 <HAL_ADC_ConfigChannel+0x130>)
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	4b26      	ldr	r3, [pc, #152]	; (80012f8 <HAL_ADC_ConfigChannel+0x130>)
 800125e:	2180      	movs	r1, #128	; 0x80
 8001260:	03c9      	lsls	r1, r1, #15
 8001262:	430a      	orrs	r2, r1
 8001264:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	2380      	movs	r3, #128	; 0x80
 800126c:	025b      	lsls	r3, r3, #9
 800126e:	4013      	ands	r3, r2
 8001270:	d037      	beq.n	80012e2 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;   
 8001272:	4b21      	ldr	r3, [pc, #132]	; (80012f8 <HAL_ADC_ConfigChannel+0x130>)
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	4b20      	ldr	r3, [pc, #128]	; (80012f8 <HAL_ADC_ConfigChannel+0x130>)
 8001278:	2180      	movs	r1, #128	; 0x80
 800127a:	0449      	lsls	r1, r1, #17
 800127c:	430a      	orrs	r2, r1
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	e02f      	b.n	80012e2 <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	035b      	lsls	r3, r3, #13
 800128e:	0b5b      	lsrs	r3, r3, #13
 8001290:	43d9      	mvns	r1, r3
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	400a      	ands	r2, r1
 8001298:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	2380      	movs	r3, #128	; 0x80
 80012a0:	02db      	lsls	r3, r3, #11
 80012a2:	4013      	ands	r3, r2
 80012a4:	d005      	beq.n	80012b2 <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 80012a6:	4b14      	ldr	r3, [pc, #80]	; (80012f8 <HAL_ADC_ConfigChannel+0x130>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	4b13      	ldr	r3, [pc, #76]	; (80012f8 <HAL_ADC_ConfigChannel+0x130>)
 80012ac:	4913      	ldr	r1, [pc, #76]	; (80012fc <HAL_ADC_ConfigChannel+0x134>)
 80012ae:	400a      	ands	r2, r1
 80012b0:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	2380      	movs	r3, #128	; 0x80
 80012b8:	029b      	lsls	r3, r3, #10
 80012ba:	4013      	ands	r3, r2
 80012bc:	d005      	beq.n	80012ca <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 80012be:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <HAL_ADC_ConfigChannel+0x130>)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	4b0d      	ldr	r3, [pc, #52]	; (80012f8 <HAL_ADC_ConfigChannel+0x130>)
 80012c4:	490e      	ldr	r1, [pc, #56]	; (8001300 <HAL_ADC_ConfigChannel+0x138>)
 80012c6:	400a      	ands	r2, r1
 80012c8:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	2380      	movs	r3, #128	; 0x80
 80012d0:	025b      	lsls	r3, r3, #9
 80012d2:	4013      	ands	r3, r2
 80012d4:	d005      	beq.n	80012e2 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 80012d6:	4b08      	ldr	r3, [pc, #32]	; (80012f8 <HAL_ADC_ConfigChannel+0x130>)
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	4b07      	ldr	r3, [pc, #28]	; (80012f8 <HAL_ADC_ConfigChannel+0x130>)
 80012dc:	4909      	ldr	r1, [pc, #36]	; (8001304 <HAL_ADC_ConfigChannel+0x13c>)
 80012de:	400a      	ands	r2, r1
 80012e0:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2250      	movs	r2, #80	; 0x50
 80012e6:	2100      	movs	r1, #0
 80012e8:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 80012ea:	2300      	movs	r3, #0
}
 80012ec:	0018      	movs	r0, r3
 80012ee:	46bd      	mov	sp, r7
 80012f0:	b002      	add	sp, #8
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	00001001 	.word	0x00001001
 80012f8:	40012708 	.word	0x40012708
 80012fc:	ff7fffff 	.word	0xff7fffff
 8001300:	ffbfffff 	.word	0xffbfffff
 8001304:	feffffff 	.word	0xfeffffff

08001308 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001310:	2300      	movs	r3, #0
 8001312:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	2203      	movs	r2, #3
 800131c:	4013      	ands	r3, r2
 800131e:	2b01      	cmp	r3, #1
 8001320:	d108      	bne.n	8001334 <ADC_Enable+0x2c>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2201      	movs	r2, #1
 800132a:	4013      	ands	r3, r2
 800132c:	2b01      	cmp	r3, #1
 800132e:	d101      	bne.n	8001334 <ADC_Enable+0x2c>
 8001330:	2301      	movs	r3, #1
 8001332:	e000      	b.n	8001336 <ADC_Enable+0x2e>
 8001334:	2300      	movs	r3, #0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d146      	bne.n	80013c8 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	4a24      	ldr	r2, [pc, #144]	; (80013d4 <ADC_Enable+0xcc>)
 8001342:	4013      	ands	r3, r2
 8001344:	d00d      	beq.n	8001362 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800134a:	2210      	movs	r2, #16
 800134c:	431a      	orrs	r2, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001356:	2201      	movs	r2, #1
 8001358:	431a      	orrs	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	e033      	b.n	80013ca <ADC_Enable+0xc2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	689a      	ldr	r2, [r3, #8]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2101      	movs	r1, #1
 800136e:	430a      	orrs	r2, r1
 8001370:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8001372:	2001      	movs	r0, #1
 8001374:	f000 f8e4 	bl	8001540 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001378:	f7ff fc48 	bl	8000c0c <HAL_GetTick>
 800137c:	0003      	movs	r3, r0
 800137e:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001380:	e01b      	b.n	80013ba <ADC_Enable+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001382:	f7ff fc43 	bl	8000c0c <HAL_GetTick>
 8001386:	0002      	movs	r2, r0
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	1ad3      	subs	r3, r2, r3
 800138c:	2b0a      	cmp	r3, #10
 800138e:	d914      	bls.n	80013ba <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	2201      	movs	r2, #1
 8001398:	4013      	ands	r3, r2
 800139a:	2b01      	cmp	r3, #1
 800139c:	d00d      	beq.n	80013ba <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013a2:	2210      	movs	r2, #16
 80013a4:	431a      	orrs	r2, r3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ae:	2201      	movs	r2, #1
 80013b0:	431a      	orrs	r2, r3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e007      	b.n	80013ca <ADC_Enable+0xc2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2201      	movs	r2, #1
 80013c2:	4013      	ands	r3, r2
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d1dc      	bne.n	8001382 <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80013c8:	2300      	movs	r3, #0
}
 80013ca:	0018      	movs	r0, r3
 80013cc:	46bd      	mov	sp, r7
 80013ce:	b004      	add	sp, #16
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	46c0      	nop			; (mov r8, r8)
 80013d4:	80000017 	.word	0x80000017

080013d8 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80013e0:	2300      	movs	r3, #0
 80013e2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	2203      	movs	r2, #3
 80013ec:	4013      	ands	r3, r2
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d108      	bne.n	8001404 <ADC_Disable+0x2c>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2201      	movs	r2, #1
 80013fa:	4013      	ands	r3, r2
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d101      	bne.n	8001404 <ADC_Disable+0x2c>
 8001400:	2301      	movs	r3, #1
 8001402:	e000      	b.n	8001406 <ADC_Disable+0x2e>
 8001404:	2300      	movs	r3, #0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d048      	beq.n	800149c <ADC_Disable+0xc4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	2205      	movs	r2, #5
 8001412:	4013      	ands	r3, r2
 8001414:	2b01      	cmp	r3, #1
 8001416:	d110      	bne.n	800143a <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	689a      	ldr	r2, [r3, #8]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	2102      	movs	r1, #2
 8001424:	430a      	orrs	r2, r1
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2203      	movs	r2, #3
 800142e:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001430:	f7ff fbec 	bl	8000c0c <HAL_GetTick>
 8001434:	0003      	movs	r3, r0
 8001436:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001438:	e029      	b.n	800148e <ADC_Disable+0xb6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800143e:	2210      	movs	r2, #16
 8001440:	431a      	orrs	r2, r3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800144a:	2201      	movs	r2, #1
 800144c:	431a      	orrs	r2, r3
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e023      	b.n	800149e <ADC_Disable+0xc6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001456:	f7ff fbd9 	bl	8000c0c <HAL_GetTick>
 800145a:	0002      	movs	r2, r0
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	2b0a      	cmp	r3, #10
 8001462:	d914      	bls.n	800148e <ADC_Disable+0xb6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	2201      	movs	r2, #1
 800146c:	4013      	ands	r3, r2
 800146e:	2b01      	cmp	r3, #1
 8001470:	d10d      	bne.n	800148e <ADC_Disable+0xb6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001476:	2210      	movs	r2, #16
 8001478:	431a      	orrs	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001482:	2201      	movs	r2, #1
 8001484:	431a      	orrs	r2, r3
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e007      	b.n	800149e <ADC_Disable+0xc6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	2201      	movs	r2, #1
 8001496:	4013      	ands	r3, r2
 8001498:	2b01      	cmp	r3, #1
 800149a:	d0dc      	beq.n	8001456 <ADC_Disable+0x7e>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800149c:	2300      	movs	r3, #0
}
 800149e:	0018      	movs	r0, r3
 80014a0:	46bd      	mov	sp, r7
 80014a2:	b004      	add	sp, #16
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b084      	sub	sp, #16
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80014ae:	2300      	movs	r3, #0
 80014b0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	2204      	movs	r2, #4
 80014ba:	4013      	ands	r3, r2
 80014bc:	d03a      	beq.n	8001534 <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	2204      	movs	r2, #4
 80014c6:	4013      	ands	r3, r2
 80014c8:	2b04      	cmp	r3, #4
 80014ca:	d10d      	bne.n	80014e8 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	2202      	movs	r2, #2
 80014d4:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80014d6:	d107      	bne.n	80014e8 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	689a      	ldr	r2, [r3, #8]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2110      	movs	r1, #16
 80014e4:	430a      	orrs	r2, r1
 80014e6:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80014e8:	f7ff fb90 	bl	8000c0c <HAL_GetTick>
 80014ec:	0003      	movs	r3, r0
 80014ee:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80014f0:	e01a      	b.n	8001528 <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80014f2:	f7ff fb8b 	bl	8000c0c <HAL_GetTick>
 80014f6:	0002      	movs	r2, r0
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	2b0a      	cmp	r3, #10
 80014fe:	d913      	bls.n	8001528 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	2204      	movs	r2, #4
 8001508:	4013      	ands	r3, r2
 800150a:	d00d      	beq.n	8001528 <ADC_ConversionStop+0x82>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001510:	2210      	movs	r2, #16
 8001512:	431a      	orrs	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	655a      	str	r2, [r3, #84]	; 0x54
      
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800151c:	2201      	movs	r2, #1
 800151e:	431a      	orrs	r2, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 8001524:	2301      	movs	r3, #1
 8001526:	e006      	b.n	8001536 <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	2204      	movs	r2, #4
 8001530:	4013      	ands	r3, r2
 8001532:	d1de      	bne.n	80014f2 <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001534:	2300      	movs	r3, #0
}
 8001536:	0018      	movs	r0, r3
 8001538:	46bd      	mov	sp, r7
 800153a:	b004      	add	sp, #16
 800153c:	bd80      	pop	{r7, pc}
	...

08001540 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001548:	4b0b      	ldr	r3, [pc, #44]	; (8001578 <ADC_DelayMicroSecond+0x38>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	490b      	ldr	r1, [pc, #44]	; (800157c <ADC_DelayMicroSecond+0x3c>)
 800154e:	0018      	movs	r0, r3
 8001550:	f7fe fde4 	bl	800011c <__udivsi3>
 8001554:	0003      	movs	r3, r0
 8001556:	001a      	movs	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	4353      	muls	r3, r2
 800155c:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 800155e:	e002      	b.n	8001566 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	3b01      	subs	r3, #1
 8001564:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d1f9      	bne.n	8001560 <ADC_DelayMicroSecond+0x20>
  } 
}
 800156c:	46c0      	nop			; (mov r8, r8)
 800156e:	46c0      	nop			; (mov r8, r8)
 8001570:	46bd      	mov	sp, r7
 8001572:	b004      	add	sp, #16
 8001574:	bd80      	pop	{r7, pc}
 8001576:	46c0      	nop			; (mov r8, r8)
 8001578:	20000000 	.word	0x20000000
 800157c:	000f4240 	.word	0x000f4240

08001580 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	0002      	movs	r2, r0
 8001588:	1dfb      	adds	r3, r7, #7
 800158a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800158c:	1dfb      	adds	r3, r7, #7
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2b7f      	cmp	r3, #127	; 0x7f
 8001592:	d809      	bhi.n	80015a8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001594:	1dfb      	adds	r3, r7, #7
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	001a      	movs	r2, r3
 800159a:	231f      	movs	r3, #31
 800159c:	401a      	ands	r2, r3
 800159e:	4b04      	ldr	r3, [pc, #16]	; (80015b0 <__NVIC_EnableIRQ+0x30>)
 80015a0:	2101      	movs	r1, #1
 80015a2:	4091      	lsls	r1, r2
 80015a4:	000a      	movs	r2, r1
 80015a6:	601a      	str	r2, [r3, #0]
  }
}
 80015a8:	46c0      	nop			; (mov r8, r8)
 80015aa:	46bd      	mov	sp, r7
 80015ac:	b002      	add	sp, #8
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	e000e100 	.word	0xe000e100

080015b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015b4:	b590      	push	{r4, r7, lr}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	0002      	movs	r2, r0
 80015bc:	6039      	str	r1, [r7, #0]
 80015be:	1dfb      	adds	r3, r7, #7
 80015c0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80015c2:	1dfb      	adds	r3, r7, #7
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	2b7f      	cmp	r3, #127	; 0x7f
 80015c8:	d828      	bhi.n	800161c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015ca:	4a2f      	ldr	r2, [pc, #188]	; (8001688 <__NVIC_SetPriority+0xd4>)
 80015cc:	1dfb      	adds	r3, r7, #7
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	b25b      	sxtb	r3, r3
 80015d2:	089b      	lsrs	r3, r3, #2
 80015d4:	33c0      	adds	r3, #192	; 0xc0
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	589b      	ldr	r3, [r3, r2]
 80015da:	1dfa      	adds	r2, r7, #7
 80015dc:	7812      	ldrb	r2, [r2, #0]
 80015de:	0011      	movs	r1, r2
 80015e0:	2203      	movs	r2, #3
 80015e2:	400a      	ands	r2, r1
 80015e4:	00d2      	lsls	r2, r2, #3
 80015e6:	21ff      	movs	r1, #255	; 0xff
 80015e8:	4091      	lsls	r1, r2
 80015ea:	000a      	movs	r2, r1
 80015ec:	43d2      	mvns	r2, r2
 80015ee:	401a      	ands	r2, r3
 80015f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	019b      	lsls	r3, r3, #6
 80015f6:	22ff      	movs	r2, #255	; 0xff
 80015f8:	401a      	ands	r2, r3
 80015fa:	1dfb      	adds	r3, r7, #7
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	0018      	movs	r0, r3
 8001600:	2303      	movs	r3, #3
 8001602:	4003      	ands	r3, r0
 8001604:	00db      	lsls	r3, r3, #3
 8001606:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001608:	481f      	ldr	r0, [pc, #124]	; (8001688 <__NVIC_SetPriority+0xd4>)
 800160a:	1dfb      	adds	r3, r7, #7
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	b25b      	sxtb	r3, r3
 8001610:	089b      	lsrs	r3, r3, #2
 8001612:	430a      	orrs	r2, r1
 8001614:	33c0      	adds	r3, #192	; 0xc0
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800161a:	e031      	b.n	8001680 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800161c:	4a1b      	ldr	r2, [pc, #108]	; (800168c <__NVIC_SetPriority+0xd8>)
 800161e:	1dfb      	adds	r3, r7, #7
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	0019      	movs	r1, r3
 8001624:	230f      	movs	r3, #15
 8001626:	400b      	ands	r3, r1
 8001628:	3b08      	subs	r3, #8
 800162a:	089b      	lsrs	r3, r3, #2
 800162c:	3306      	adds	r3, #6
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	18d3      	adds	r3, r2, r3
 8001632:	3304      	adds	r3, #4
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	1dfa      	adds	r2, r7, #7
 8001638:	7812      	ldrb	r2, [r2, #0]
 800163a:	0011      	movs	r1, r2
 800163c:	2203      	movs	r2, #3
 800163e:	400a      	ands	r2, r1
 8001640:	00d2      	lsls	r2, r2, #3
 8001642:	21ff      	movs	r1, #255	; 0xff
 8001644:	4091      	lsls	r1, r2
 8001646:	000a      	movs	r2, r1
 8001648:	43d2      	mvns	r2, r2
 800164a:	401a      	ands	r2, r3
 800164c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	019b      	lsls	r3, r3, #6
 8001652:	22ff      	movs	r2, #255	; 0xff
 8001654:	401a      	ands	r2, r3
 8001656:	1dfb      	adds	r3, r7, #7
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	0018      	movs	r0, r3
 800165c:	2303      	movs	r3, #3
 800165e:	4003      	ands	r3, r0
 8001660:	00db      	lsls	r3, r3, #3
 8001662:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001664:	4809      	ldr	r0, [pc, #36]	; (800168c <__NVIC_SetPriority+0xd8>)
 8001666:	1dfb      	adds	r3, r7, #7
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	001c      	movs	r4, r3
 800166c:	230f      	movs	r3, #15
 800166e:	4023      	ands	r3, r4
 8001670:	3b08      	subs	r3, #8
 8001672:	089b      	lsrs	r3, r3, #2
 8001674:	430a      	orrs	r2, r1
 8001676:	3306      	adds	r3, #6
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	18c3      	adds	r3, r0, r3
 800167c:	3304      	adds	r3, #4
 800167e:	601a      	str	r2, [r3, #0]
}
 8001680:	46c0      	nop			; (mov r8, r8)
 8001682:	46bd      	mov	sp, r7
 8001684:	b003      	add	sp, #12
 8001686:	bd90      	pop	{r4, r7, pc}
 8001688:	e000e100 	.word	0xe000e100
 800168c:	e000ed00 	.word	0xe000ed00

08001690 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	1e5a      	subs	r2, r3, #1
 800169c:	2380      	movs	r3, #128	; 0x80
 800169e:	045b      	lsls	r3, r3, #17
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d301      	bcc.n	80016a8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016a4:	2301      	movs	r3, #1
 80016a6:	e010      	b.n	80016ca <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016a8:	4b0a      	ldr	r3, [pc, #40]	; (80016d4 <SysTick_Config+0x44>)
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	3a01      	subs	r2, #1
 80016ae:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016b0:	2301      	movs	r3, #1
 80016b2:	425b      	negs	r3, r3
 80016b4:	2103      	movs	r1, #3
 80016b6:	0018      	movs	r0, r3
 80016b8:	f7ff ff7c 	bl	80015b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016bc:	4b05      	ldr	r3, [pc, #20]	; (80016d4 <SysTick_Config+0x44>)
 80016be:	2200      	movs	r2, #0
 80016c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016c2:	4b04      	ldr	r3, [pc, #16]	; (80016d4 <SysTick_Config+0x44>)
 80016c4:	2207      	movs	r2, #7
 80016c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016c8:	2300      	movs	r3, #0
}
 80016ca:	0018      	movs	r0, r3
 80016cc:	46bd      	mov	sp, r7
 80016ce:	b002      	add	sp, #8
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	46c0      	nop			; (mov r8, r8)
 80016d4:	e000e010 	.word	0xe000e010

080016d8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60b9      	str	r1, [r7, #8]
 80016e0:	607a      	str	r2, [r7, #4]
 80016e2:	210f      	movs	r1, #15
 80016e4:	187b      	adds	r3, r7, r1
 80016e6:	1c02      	adds	r2, r0, #0
 80016e8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80016ea:	68ba      	ldr	r2, [r7, #8]
 80016ec:	187b      	adds	r3, r7, r1
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	b25b      	sxtb	r3, r3
 80016f2:	0011      	movs	r1, r2
 80016f4:	0018      	movs	r0, r3
 80016f6:	f7ff ff5d 	bl	80015b4 <__NVIC_SetPriority>
}
 80016fa:	46c0      	nop			; (mov r8, r8)
 80016fc:	46bd      	mov	sp, r7
 80016fe:	b004      	add	sp, #16
 8001700:	bd80      	pop	{r7, pc}

08001702 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001702:	b580      	push	{r7, lr}
 8001704:	b082      	sub	sp, #8
 8001706:	af00      	add	r7, sp, #0
 8001708:	0002      	movs	r2, r0
 800170a:	1dfb      	adds	r3, r7, #7
 800170c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800170e:	1dfb      	adds	r3, r7, #7
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	b25b      	sxtb	r3, r3
 8001714:	0018      	movs	r0, r3
 8001716:	f7ff ff33 	bl	8001580 <__NVIC_EnableIRQ>
}
 800171a:	46c0      	nop			; (mov r8, r8)
 800171c:	46bd      	mov	sp, r7
 800171e:	b002      	add	sp, #8
 8001720:	bd80      	pop	{r7, pc}

08001722 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b082      	sub	sp, #8
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	0018      	movs	r0, r3
 800172e:	f7ff ffaf 	bl	8001690 <SysTick_Config>
 8001732:	0003      	movs	r3, r0
}
 8001734:	0018      	movs	r0, r3
 8001736:	46bd      	mov	sp, r7
 8001738:	b002      	add	sp, #8
 800173a:	bd80      	pop	{r7, pc}

0800173c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001746:	2300      	movs	r3, #0
 8001748:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800174a:	2300      	movs	r3, #0
 800174c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800174e:	2300      	movs	r3, #0
 8001750:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001752:	e14f      	b.n	80019f4 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2101      	movs	r1, #1
 800175a:	697a      	ldr	r2, [r7, #20]
 800175c:	4091      	lsls	r1, r2
 800175e:	000a      	movs	r2, r1
 8001760:	4013      	ands	r3, r2
 8001762:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d100      	bne.n	800176c <HAL_GPIO_Init+0x30>
 800176a:	e140      	b.n	80019ee <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	2203      	movs	r2, #3
 8001772:	4013      	ands	r3, r2
 8001774:	2b01      	cmp	r3, #1
 8001776:	d005      	beq.n	8001784 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	2203      	movs	r2, #3
 800177e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001780:	2b02      	cmp	r3, #2
 8001782:	d130      	bne.n	80017e6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	2203      	movs	r2, #3
 8001790:	409a      	lsls	r2, r3
 8001792:	0013      	movs	r3, r2
 8001794:	43da      	mvns	r2, r3
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	4013      	ands	r3, r2
 800179a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	68da      	ldr	r2, [r3, #12]
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	409a      	lsls	r2, r3
 80017a6:	0013      	movs	r3, r2
 80017a8:	693a      	ldr	r2, [r7, #16]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	693a      	ldr	r2, [r7, #16]
 80017b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017ba:	2201      	movs	r2, #1
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	409a      	lsls	r2, r3
 80017c0:	0013      	movs	r3, r2
 80017c2:	43da      	mvns	r2, r3
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	4013      	ands	r3, r2
 80017c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	091b      	lsrs	r3, r3, #4
 80017d0:	2201      	movs	r2, #1
 80017d2:	401a      	ands	r2, r3
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	409a      	lsls	r2, r3
 80017d8:	0013      	movs	r3, r2
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	4313      	orrs	r3, r2
 80017de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	2203      	movs	r2, #3
 80017ec:	4013      	ands	r3, r2
 80017ee:	2b03      	cmp	r3, #3
 80017f0:	d017      	beq.n	8001822 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	68db      	ldr	r3, [r3, #12]
 80017f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	2203      	movs	r2, #3
 80017fe:	409a      	lsls	r2, r3
 8001800:	0013      	movs	r3, r2
 8001802:	43da      	mvns	r2, r3
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	4013      	ands	r3, r2
 8001808:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	689a      	ldr	r2, [r3, #8]
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	409a      	lsls	r2, r3
 8001814:	0013      	movs	r3, r2
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	4313      	orrs	r3, r2
 800181a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	693a      	ldr	r2, [r7, #16]
 8001820:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	2203      	movs	r2, #3
 8001828:	4013      	ands	r3, r2
 800182a:	2b02      	cmp	r3, #2
 800182c:	d123      	bne.n	8001876 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	08da      	lsrs	r2, r3, #3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	3208      	adds	r2, #8
 8001836:	0092      	lsls	r2, r2, #2
 8001838:	58d3      	ldr	r3, [r2, r3]
 800183a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	2207      	movs	r2, #7
 8001840:	4013      	ands	r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	220f      	movs	r2, #15
 8001846:	409a      	lsls	r2, r3
 8001848:	0013      	movs	r3, r2
 800184a:	43da      	mvns	r2, r3
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	4013      	ands	r3, r2
 8001850:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	691a      	ldr	r2, [r3, #16]
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	2107      	movs	r1, #7
 800185a:	400b      	ands	r3, r1
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	409a      	lsls	r2, r3
 8001860:	0013      	movs	r3, r2
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	4313      	orrs	r3, r2
 8001866:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	08da      	lsrs	r2, r3, #3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3208      	adds	r2, #8
 8001870:	0092      	lsls	r2, r2, #2
 8001872:	6939      	ldr	r1, [r7, #16]
 8001874:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	2203      	movs	r2, #3
 8001882:	409a      	lsls	r2, r3
 8001884:	0013      	movs	r3, r2
 8001886:	43da      	mvns	r2, r3
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	4013      	ands	r3, r2
 800188c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	2203      	movs	r2, #3
 8001894:	401a      	ands	r2, r3
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	409a      	lsls	r2, r3
 800189c:	0013      	movs	r3, r2
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685a      	ldr	r2, [r3, #4]
 80018ae:	23c0      	movs	r3, #192	; 0xc0
 80018b0:	029b      	lsls	r3, r3, #10
 80018b2:	4013      	ands	r3, r2
 80018b4:	d100      	bne.n	80018b8 <HAL_GPIO_Init+0x17c>
 80018b6:	e09a      	b.n	80019ee <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018b8:	4b54      	ldr	r3, [pc, #336]	; (8001a0c <HAL_GPIO_Init+0x2d0>)
 80018ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018bc:	4b53      	ldr	r3, [pc, #332]	; (8001a0c <HAL_GPIO_Init+0x2d0>)
 80018be:	2101      	movs	r1, #1
 80018c0:	430a      	orrs	r2, r1
 80018c2:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80018c4:	4a52      	ldr	r2, [pc, #328]	; (8001a10 <HAL_GPIO_Init+0x2d4>)
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	089b      	lsrs	r3, r3, #2
 80018ca:	3302      	adds	r3, #2
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	589b      	ldr	r3, [r3, r2]
 80018d0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	2203      	movs	r2, #3
 80018d6:	4013      	ands	r3, r2
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	220f      	movs	r2, #15
 80018dc:	409a      	lsls	r2, r3
 80018de:	0013      	movs	r3, r2
 80018e0:	43da      	mvns	r2, r3
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	4013      	ands	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	23a0      	movs	r3, #160	; 0xa0
 80018ec:	05db      	lsls	r3, r3, #23
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d019      	beq.n	8001926 <HAL_GPIO_Init+0x1ea>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4a47      	ldr	r2, [pc, #284]	; (8001a14 <HAL_GPIO_Init+0x2d8>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d013      	beq.n	8001922 <HAL_GPIO_Init+0x1e6>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a46      	ldr	r2, [pc, #280]	; (8001a18 <HAL_GPIO_Init+0x2dc>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d00d      	beq.n	800191e <HAL_GPIO_Init+0x1e2>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a45      	ldr	r2, [pc, #276]	; (8001a1c <HAL_GPIO_Init+0x2e0>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d007      	beq.n	800191a <HAL_GPIO_Init+0x1de>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a44      	ldr	r2, [pc, #272]	; (8001a20 <HAL_GPIO_Init+0x2e4>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d101      	bne.n	8001916 <HAL_GPIO_Init+0x1da>
 8001912:	2305      	movs	r3, #5
 8001914:	e008      	b.n	8001928 <HAL_GPIO_Init+0x1ec>
 8001916:	2306      	movs	r3, #6
 8001918:	e006      	b.n	8001928 <HAL_GPIO_Init+0x1ec>
 800191a:	2303      	movs	r3, #3
 800191c:	e004      	b.n	8001928 <HAL_GPIO_Init+0x1ec>
 800191e:	2302      	movs	r3, #2
 8001920:	e002      	b.n	8001928 <HAL_GPIO_Init+0x1ec>
 8001922:	2301      	movs	r3, #1
 8001924:	e000      	b.n	8001928 <HAL_GPIO_Init+0x1ec>
 8001926:	2300      	movs	r3, #0
 8001928:	697a      	ldr	r2, [r7, #20]
 800192a:	2103      	movs	r1, #3
 800192c:	400a      	ands	r2, r1
 800192e:	0092      	lsls	r2, r2, #2
 8001930:	4093      	lsls	r3, r2
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	4313      	orrs	r3, r2
 8001936:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001938:	4935      	ldr	r1, [pc, #212]	; (8001a10 <HAL_GPIO_Init+0x2d4>)
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	089b      	lsrs	r3, r3, #2
 800193e:	3302      	adds	r3, #2
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001946:	4b37      	ldr	r3, [pc, #220]	; (8001a24 <HAL_GPIO_Init+0x2e8>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	43da      	mvns	r2, r3
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	4013      	ands	r3, r2
 8001954:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	685a      	ldr	r2, [r3, #4]
 800195a:	2380      	movs	r3, #128	; 0x80
 800195c:	025b      	lsls	r3, r3, #9
 800195e:	4013      	ands	r3, r2
 8001960:	d003      	beq.n	800196a <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001962:	693a      	ldr	r2, [r7, #16]
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	4313      	orrs	r3, r2
 8001968:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800196a:	4b2e      	ldr	r3, [pc, #184]	; (8001a24 <HAL_GPIO_Init+0x2e8>)
 800196c:	693a      	ldr	r2, [r7, #16]
 800196e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001970:	4b2c      	ldr	r3, [pc, #176]	; (8001a24 <HAL_GPIO_Init+0x2e8>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	43da      	mvns	r2, r3
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	4013      	ands	r3, r2
 800197e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	685a      	ldr	r2, [r3, #4]
 8001984:	2380      	movs	r3, #128	; 0x80
 8001986:	029b      	lsls	r3, r3, #10
 8001988:	4013      	ands	r3, r2
 800198a:	d003      	beq.n	8001994 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 800198c:	693a      	ldr	r2, [r7, #16]
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	4313      	orrs	r3, r2
 8001992:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001994:	4b23      	ldr	r3, [pc, #140]	; (8001a24 <HAL_GPIO_Init+0x2e8>)
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800199a:	4b22      	ldr	r3, [pc, #136]	; (8001a24 <HAL_GPIO_Init+0x2e8>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	43da      	mvns	r2, r3
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	4013      	ands	r3, r2
 80019a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685a      	ldr	r2, [r3, #4]
 80019ae:	2380      	movs	r3, #128	; 0x80
 80019b0:	035b      	lsls	r3, r3, #13
 80019b2:	4013      	ands	r3, r2
 80019b4:	d003      	beq.n	80019be <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80019b6:	693a      	ldr	r2, [r7, #16]
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80019be:	4b19      	ldr	r3, [pc, #100]	; (8001a24 <HAL_GPIO_Init+0x2e8>)
 80019c0:	693a      	ldr	r2, [r7, #16]
 80019c2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80019c4:	4b17      	ldr	r3, [pc, #92]	; (8001a24 <HAL_GPIO_Init+0x2e8>)
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	43da      	mvns	r2, r3
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	4013      	ands	r3, r2
 80019d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685a      	ldr	r2, [r3, #4]
 80019d8:	2380      	movs	r3, #128	; 0x80
 80019da:	039b      	lsls	r3, r3, #14
 80019dc:	4013      	ands	r3, r2
 80019de:	d003      	beq.n	80019e8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80019e0:	693a      	ldr	r2, [r7, #16]
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80019e8:	4b0e      	ldr	r3, [pc, #56]	; (8001a24 <HAL_GPIO_Init+0x2e8>)
 80019ea:	693a      	ldr	r2, [r7, #16]
 80019ec:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	3301      	adds	r3, #1
 80019f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	40da      	lsrs	r2, r3
 80019fc:	1e13      	subs	r3, r2, #0
 80019fe:	d000      	beq.n	8001a02 <HAL_GPIO_Init+0x2c6>
 8001a00:	e6a8      	b.n	8001754 <HAL_GPIO_Init+0x18>
  }
}
 8001a02:	46c0      	nop			; (mov r8, r8)
 8001a04:	46c0      	nop			; (mov r8, r8)
 8001a06:	46bd      	mov	sp, r7
 8001a08:	b006      	add	sp, #24
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	40010000 	.word	0x40010000
 8001a14:	50000400 	.word	0x50000400
 8001a18:	50000800 	.word	0x50000800
 8001a1c:	50000c00 	.word	0x50000c00
 8001a20:	50001c00 	.word	0x50001c00
 8001a24:	40010400 	.word	0x40010400

08001a28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a28:	b5b0      	push	{r4, r5, r7, lr}
 8001a2a:	b08a      	sub	sp, #40	; 0x28
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d102      	bne.n	8001a3c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	f000 fbaf 	bl	800219a <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a3c:	4bcf      	ldr	r3, [pc, #828]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	220c      	movs	r2, #12
 8001a42:	4013      	ands	r3, r2
 8001a44:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a46:	4bcd      	ldr	r3, [pc, #820]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001a48:	68da      	ldr	r2, [r3, #12]
 8001a4a:	2380      	movs	r3, #128	; 0x80
 8001a4c:	025b      	lsls	r3, r3, #9
 8001a4e:	4013      	ands	r3, r2
 8001a50:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	2201      	movs	r2, #1
 8001a58:	4013      	ands	r3, r2
 8001a5a:	d100      	bne.n	8001a5e <HAL_RCC_OscConfig+0x36>
 8001a5c:	e07e      	b.n	8001b5c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a5e:	6a3b      	ldr	r3, [r7, #32]
 8001a60:	2b08      	cmp	r3, #8
 8001a62:	d007      	beq.n	8001a74 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a64:	6a3b      	ldr	r3, [r7, #32]
 8001a66:	2b0c      	cmp	r3, #12
 8001a68:	d112      	bne.n	8001a90 <HAL_RCC_OscConfig+0x68>
 8001a6a:	69fa      	ldr	r2, [r7, #28]
 8001a6c:	2380      	movs	r3, #128	; 0x80
 8001a6e:	025b      	lsls	r3, r3, #9
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d10d      	bne.n	8001a90 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a74:	4bc1      	ldr	r3, [pc, #772]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	2380      	movs	r3, #128	; 0x80
 8001a7a:	029b      	lsls	r3, r3, #10
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d100      	bne.n	8001a82 <HAL_RCC_OscConfig+0x5a>
 8001a80:	e06b      	b.n	8001b5a <HAL_RCC_OscConfig+0x132>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d167      	bne.n	8001b5a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	f000 fb85 	bl	800219a <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	685a      	ldr	r2, [r3, #4]
 8001a94:	2380      	movs	r3, #128	; 0x80
 8001a96:	025b      	lsls	r3, r3, #9
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d107      	bne.n	8001aac <HAL_RCC_OscConfig+0x84>
 8001a9c:	4bb7      	ldr	r3, [pc, #732]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	4bb6      	ldr	r3, [pc, #728]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001aa2:	2180      	movs	r1, #128	; 0x80
 8001aa4:	0249      	lsls	r1, r1, #9
 8001aa6:	430a      	orrs	r2, r1
 8001aa8:	601a      	str	r2, [r3, #0]
 8001aaa:	e027      	b.n	8001afc <HAL_RCC_OscConfig+0xd4>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	685a      	ldr	r2, [r3, #4]
 8001ab0:	23a0      	movs	r3, #160	; 0xa0
 8001ab2:	02db      	lsls	r3, r3, #11
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d10e      	bne.n	8001ad6 <HAL_RCC_OscConfig+0xae>
 8001ab8:	4bb0      	ldr	r3, [pc, #704]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	4baf      	ldr	r3, [pc, #700]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001abe:	2180      	movs	r1, #128	; 0x80
 8001ac0:	02c9      	lsls	r1, r1, #11
 8001ac2:	430a      	orrs	r2, r1
 8001ac4:	601a      	str	r2, [r3, #0]
 8001ac6:	4bad      	ldr	r3, [pc, #692]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	4bac      	ldr	r3, [pc, #688]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001acc:	2180      	movs	r1, #128	; 0x80
 8001ace:	0249      	lsls	r1, r1, #9
 8001ad0:	430a      	orrs	r2, r1
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	e012      	b.n	8001afc <HAL_RCC_OscConfig+0xd4>
 8001ad6:	4ba9      	ldr	r3, [pc, #676]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	4ba8      	ldr	r3, [pc, #672]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001adc:	49a8      	ldr	r1, [pc, #672]	; (8001d80 <HAL_RCC_OscConfig+0x358>)
 8001ade:	400a      	ands	r2, r1
 8001ae0:	601a      	str	r2, [r3, #0]
 8001ae2:	4ba6      	ldr	r3, [pc, #664]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	2380      	movs	r3, #128	; 0x80
 8001ae8:	025b      	lsls	r3, r3, #9
 8001aea:	4013      	ands	r3, r2
 8001aec:	60fb      	str	r3, [r7, #12]
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	4ba2      	ldr	r3, [pc, #648]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	4ba1      	ldr	r3, [pc, #644]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001af6:	49a3      	ldr	r1, [pc, #652]	; (8001d84 <HAL_RCC_OscConfig+0x35c>)
 8001af8:	400a      	ands	r2, r1
 8001afa:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d015      	beq.n	8001b30 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b04:	f7ff f882 	bl	8000c0c <HAL_GetTick>
 8001b08:	0003      	movs	r3, r0
 8001b0a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b0c:	e009      	b.n	8001b22 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b0e:	f7ff f87d 	bl	8000c0c <HAL_GetTick>
 8001b12:	0002      	movs	r2, r0
 8001b14:	69bb      	ldr	r3, [r7, #24]
 8001b16:	1ad3      	subs	r3, r2, r3
 8001b18:	2b64      	cmp	r3, #100	; 0x64
 8001b1a:	d902      	bls.n	8001b22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	f000 fb3c 	bl	800219a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b22:	4b96      	ldr	r3, [pc, #600]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	2380      	movs	r3, #128	; 0x80
 8001b28:	029b      	lsls	r3, r3, #10
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	d0ef      	beq.n	8001b0e <HAL_RCC_OscConfig+0xe6>
 8001b2e:	e015      	b.n	8001b5c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b30:	f7ff f86c 	bl	8000c0c <HAL_GetTick>
 8001b34:	0003      	movs	r3, r0
 8001b36:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001b38:	e008      	b.n	8001b4c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b3a:	f7ff f867 	bl	8000c0c <HAL_GetTick>
 8001b3e:	0002      	movs	r2, r0
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	2b64      	cmp	r3, #100	; 0x64
 8001b46:	d901      	bls.n	8001b4c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	e326      	b.n	800219a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001b4c:	4b8b      	ldr	r3, [pc, #556]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	2380      	movs	r3, #128	; 0x80
 8001b52:	029b      	lsls	r3, r3, #10
 8001b54:	4013      	ands	r3, r2
 8001b56:	d1f0      	bne.n	8001b3a <HAL_RCC_OscConfig+0x112>
 8001b58:	e000      	b.n	8001b5c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b5a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2202      	movs	r2, #2
 8001b62:	4013      	ands	r3, r2
 8001b64:	d100      	bne.n	8001b68 <HAL_RCC_OscConfig+0x140>
 8001b66:	e08b      	b.n	8001c80 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b6e:	6a3b      	ldr	r3, [r7, #32]
 8001b70:	2b04      	cmp	r3, #4
 8001b72:	d005      	beq.n	8001b80 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b74:	6a3b      	ldr	r3, [r7, #32]
 8001b76:	2b0c      	cmp	r3, #12
 8001b78:	d13e      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x1d0>
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d13b      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001b80:	4b7e      	ldr	r3, [pc, #504]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2204      	movs	r2, #4
 8001b86:	4013      	ands	r3, r2
 8001b88:	d004      	beq.n	8001b94 <HAL_RCC_OscConfig+0x16c>
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d101      	bne.n	8001b94 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e302      	b.n	800219a <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b94:	4b79      	ldr	r3, [pc, #484]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	4a7b      	ldr	r2, [pc, #492]	; (8001d88 <HAL_RCC_OscConfig+0x360>)
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	0019      	movs	r1, r3
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	691b      	ldr	r3, [r3, #16]
 8001ba2:	021a      	lsls	r2, r3, #8
 8001ba4:	4b75      	ldr	r3, [pc, #468]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001baa:	4b74      	ldr	r3, [pc, #464]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2209      	movs	r2, #9
 8001bb0:	4393      	bics	r3, r2
 8001bb2:	0019      	movs	r1, r3
 8001bb4:	4b71      	ldr	r3, [pc, #452]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001bb6:	697a      	ldr	r2, [r7, #20]
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001bbc:	f000 fc40 	bl	8002440 <HAL_RCC_GetSysClockFreq>
 8001bc0:	0001      	movs	r1, r0
 8001bc2:	4b6e      	ldr	r3, [pc, #440]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001bc4:	68db      	ldr	r3, [r3, #12]
 8001bc6:	091b      	lsrs	r3, r3, #4
 8001bc8:	220f      	movs	r2, #15
 8001bca:	4013      	ands	r3, r2
 8001bcc:	4a6f      	ldr	r2, [pc, #444]	; (8001d8c <HAL_RCC_OscConfig+0x364>)
 8001bce:	5cd3      	ldrb	r3, [r2, r3]
 8001bd0:	000a      	movs	r2, r1
 8001bd2:	40da      	lsrs	r2, r3
 8001bd4:	4b6e      	ldr	r3, [pc, #440]	; (8001d90 <HAL_RCC_OscConfig+0x368>)
 8001bd6:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001bd8:	4b6e      	ldr	r3, [pc, #440]	; (8001d94 <HAL_RCC_OscConfig+0x36c>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2513      	movs	r5, #19
 8001bde:	197c      	adds	r4, r7, r5
 8001be0:	0018      	movs	r0, r3
 8001be2:	f7fe ffcd 	bl	8000b80 <HAL_InitTick>
 8001be6:	0003      	movs	r3, r0
 8001be8:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001bea:	197b      	adds	r3, r7, r5
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d046      	beq.n	8001c80 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8001bf2:	197b      	adds	r3, r7, r5
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	e2d0      	b.n	800219a <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d027      	beq.n	8001c4e <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001bfe:	4b5f      	ldr	r3, [pc, #380]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	2209      	movs	r2, #9
 8001c04:	4393      	bics	r3, r2
 8001c06:	0019      	movs	r1, r3
 8001c08:	4b5c      	ldr	r3, [pc, #368]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001c0a:	697a      	ldr	r2, [r7, #20]
 8001c0c:	430a      	orrs	r2, r1
 8001c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c10:	f7fe fffc 	bl	8000c0c <HAL_GetTick>
 8001c14:	0003      	movs	r3, r0
 8001c16:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c18:	e008      	b.n	8001c2c <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c1a:	f7fe fff7 	bl	8000c0c <HAL_GetTick>
 8001c1e:	0002      	movs	r2, r0
 8001c20:	69bb      	ldr	r3, [r7, #24]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d901      	bls.n	8001c2c <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e2b6      	b.n	800219a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c2c:	4b53      	ldr	r3, [pc, #332]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2204      	movs	r2, #4
 8001c32:	4013      	ands	r3, r2
 8001c34:	d0f1      	beq.n	8001c1a <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c36:	4b51      	ldr	r3, [pc, #324]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	4a53      	ldr	r2, [pc, #332]	; (8001d88 <HAL_RCC_OscConfig+0x360>)
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	0019      	movs	r1, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	691b      	ldr	r3, [r3, #16]
 8001c44:	021a      	lsls	r2, r3, #8
 8001c46:	4b4d      	ldr	r3, [pc, #308]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	605a      	str	r2, [r3, #4]
 8001c4c:	e018      	b.n	8001c80 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c4e:	4b4b      	ldr	r3, [pc, #300]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	4b4a      	ldr	r3, [pc, #296]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001c54:	2101      	movs	r1, #1
 8001c56:	438a      	bics	r2, r1
 8001c58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5a:	f7fe ffd7 	bl	8000c0c <HAL_GetTick>
 8001c5e:	0003      	movs	r3, r0
 8001c60:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001c62:	e008      	b.n	8001c76 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c64:	f7fe ffd2 	bl	8000c0c <HAL_GetTick>
 8001c68:	0002      	movs	r2, r0
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	2b02      	cmp	r3, #2
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e291      	b.n	800219a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001c76:	4b41      	ldr	r3, [pc, #260]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2204      	movs	r2, #4
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	d1f1      	bne.n	8001c64 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	2210      	movs	r2, #16
 8001c86:	4013      	ands	r3, r2
 8001c88:	d100      	bne.n	8001c8c <HAL_RCC_OscConfig+0x264>
 8001c8a:	e0a1      	b.n	8001dd0 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c8c:	6a3b      	ldr	r3, [r7, #32]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d140      	bne.n	8001d14 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c92:	4b3a      	ldr	r3, [pc, #232]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	2380      	movs	r3, #128	; 0x80
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	d005      	beq.n	8001caa <HAL_RCC_OscConfig+0x282>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	69db      	ldr	r3, [r3, #28]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d101      	bne.n	8001caa <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e277      	b.n	800219a <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001caa:	4b34      	ldr	r3, [pc, #208]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	4a3a      	ldr	r2, [pc, #232]	; (8001d98 <HAL_RCC_OscConfig+0x370>)
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	0019      	movs	r1, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cb8:	4b30      	ldr	r3, [pc, #192]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cbe:	4b2f      	ldr	r3, [pc, #188]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	021b      	lsls	r3, r3, #8
 8001cc4:	0a19      	lsrs	r1, r3, #8
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6a1b      	ldr	r3, [r3, #32]
 8001cca:	061a      	lsls	r2, r3, #24
 8001ccc:	4b2b      	ldr	r3, [pc, #172]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001cce:	430a      	orrs	r2, r1
 8001cd0:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd6:	0b5b      	lsrs	r3, r3, #13
 8001cd8:	3301      	adds	r3, #1
 8001cda:	2280      	movs	r2, #128	; 0x80
 8001cdc:	0212      	lsls	r2, r2, #8
 8001cde:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001ce0:	4b26      	ldr	r3, [pc, #152]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	091b      	lsrs	r3, r3, #4
 8001ce6:	210f      	movs	r1, #15
 8001ce8:	400b      	ands	r3, r1
 8001cea:	4928      	ldr	r1, [pc, #160]	; (8001d8c <HAL_RCC_OscConfig+0x364>)
 8001cec:	5ccb      	ldrb	r3, [r1, r3]
 8001cee:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001cf0:	4b27      	ldr	r3, [pc, #156]	; (8001d90 <HAL_RCC_OscConfig+0x368>)
 8001cf2:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001cf4:	4b27      	ldr	r3, [pc, #156]	; (8001d94 <HAL_RCC_OscConfig+0x36c>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2513      	movs	r5, #19
 8001cfa:	197c      	adds	r4, r7, r5
 8001cfc:	0018      	movs	r0, r3
 8001cfe:	f7fe ff3f 	bl	8000b80 <HAL_InitTick>
 8001d02:	0003      	movs	r3, r0
 8001d04:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001d06:	197b      	adds	r3, r7, r5
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d060      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8001d0e:	197b      	adds	r3, r7, r5
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	e242      	b.n	800219a <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	69db      	ldr	r3, [r3, #28]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d03f      	beq.n	8001d9c <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001d1c:	4b17      	ldr	r3, [pc, #92]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	4b16      	ldr	r3, [pc, #88]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001d22:	2180      	movs	r1, #128	; 0x80
 8001d24:	0049      	lsls	r1, r1, #1
 8001d26:	430a      	orrs	r2, r1
 8001d28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d2a:	f7fe ff6f 	bl	8000c0c <HAL_GetTick>
 8001d2e:	0003      	movs	r3, r0
 8001d30:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001d32:	e008      	b.n	8001d46 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d34:	f7fe ff6a 	bl	8000c0c <HAL_GetTick>
 8001d38:	0002      	movs	r2, r0
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d901      	bls.n	8001d46 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e229      	b.n	800219a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001d46:	4b0d      	ldr	r3, [pc, #52]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	2380      	movs	r3, #128	; 0x80
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	4013      	ands	r3, r2
 8001d50:	d0f0      	beq.n	8001d34 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d52:	4b0a      	ldr	r3, [pc, #40]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	4a10      	ldr	r2, [pc, #64]	; (8001d98 <HAL_RCC_OscConfig+0x370>)
 8001d58:	4013      	ands	r3, r2
 8001d5a:	0019      	movs	r1, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d60:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001d62:	430a      	orrs	r2, r1
 8001d64:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d66:	4b05      	ldr	r3, [pc, #20]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	021b      	lsls	r3, r3, #8
 8001d6c:	0a19      	lsrs	r1, r3, #8
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a1b      	ldr	r3, [r3, #32]
 8001d72:	061a      	lsls	r2, r3, #24
 8001d74:	4b01      	ldr	r3, [pc, #4]	; (8001d7c <HAL_RCC_OscConfig+0x354>)
 8001d76:	430a      	orrs	r2, r1
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	e029      	b.n	8001dd0 <HAL_RCC_OscConfig+0x3a8>
 8001d7c:	40021000 	.word	0x40021000
 8001d80:	fffeffff 	.word	0xfffeffff
 8001d84:	fffbffff 	.word	0xfffbffff
 8001d88:	ffffe0ff 	.word	0xffffe0ff
 8001d8c:	080045b0 	.word	0x080045b0
 8001d90:	20000000 	.word	0x20000000
 8001d94:	20000004 	.word	0x20000004
 8001d98:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001d9c:	4bbd      	ldr	r3, [pc, #756]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	4bbc      	ldr	r3, [pc, #752]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001da2:	49bd      	ldr	r1, [pc, #756]	; (8002098 <HAL_RCC_OscConfig+0x670>)
 8001da4:	400a      	ands	r2, r1
 8001da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001da8:	f7fe ff30 	bl	8000c0c <HAL_GetTick>
 8001dac:	0003      	movs	r3, r0
 8001dae:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001db0:	e008      	b.n	8001dc4 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001db2:	f7fe ff2b 	bl	8000c0c <HAL_GetTick>
 8001db6:	0002      	movs	r2, r0
 8001db8:	69bb      	ldr	r3, [r7, #24]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e1ea      	b.n	800219a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001dc4:	4bb3      	ldr	r3, [pc, #716]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	2380      	movs	r3, #128	; 0x80
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	4013      	ands	r3, r2
 8001dce:	d1f0      	bne.n	8001db2 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2208      	movs	r2, #8
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	d036      	beq.n	8001e48 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	695b      	ldr	r3, [r3, #20]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d019      	beq.n	8001e16 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001de2:	4bac      	ldr	r3, [pc, #688]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001de4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001de6:	4bab      	ldr	r3, [pc, #684]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001de8:	2101      	movs	r1, #1
 8001dea:	430a      	orrs	r2, r1
 8001dec:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dee:	f7fe ff0d 	bl	8000c0c <HAL_GetTick>
 8001df2:	0003      	movs	r3, r0
 8001df4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001df6:	e008      	b.n	8001e0a <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001df8:	f7fe ff08 	bl	8000c0c <HAL_GetTick>
 8001dfc:	0002      	movs	r2, r0
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e1c7      	b.n	800219a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001e0a:	4ba2      	ldr	r3, [pc, #648]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001e0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e0e:	2202      	movs	r2, #2
 8001e10:	4013      	ands	r3, r2
 8001e12:	d0f1      	beq.n	8001df8 <HAL_RCC_OscConfig+0x3d0>
 8001e14:	e018      	b.n	8001e48 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e16:	4b9f      	ldr	r3, [pc, #636]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001e18:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e1a:	4b9e      	ldr	r3, [pc, #632]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001e1c:	2101      	movs	r1, #1
 8001e1e:	438a      	bics	r2, r1
 8001e20:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e22:	f7fe fef3 	bl	8000c0c <HAL_GetTick>
 8001e26:	0003      	movs	r3, r0
 8001e28:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001e2a:	e008      	b.n	8001e3e <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e2c:	f7fe feee 	bl	8000c0c <HAL_GetTick>
 8001e30:	0002      	movs	r2, r0
 8001e32:	69bb      	ldr	r3, [r7, #24]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e1ad      	b.n	800219a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001e3e:	4b95      	ldr	r3, [pc, #596]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001e40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e42:	2202      	movs	r2, #2
 8001e44:	4013      	ands	r3, r2
 8001e46:	d1f1      	bne.n	8001e2c <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2204      	movs	r2, #4
 8001e4e:	4013      	ands	r3, r2
 8001e50:	d100      	bne.n	8001e54 <HAL_RCC_OscConfig+0x42c>
 8001e52:	e0ae      	b.n	8001fb2 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e54:	2027      	movs	r0, #39	; 0x27
 8001e56:	183b      	adds	r3, r7, r0
 8001e58:	2200      	movs	r2, #0
 8001e5a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e5c:	4b8d      	ldr	r3, [pc, #564]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001e5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e60:	2380      	movs	r3, #128	; 0x80
 8001e62:	055b      	lsls	r3, r3, #21
 8001e64:	4013      	ands	r3, r2
 8001e66:	d109      	bne.n	8001e7c <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e68:	4b8a      	ldr	r3, [pc, #552]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001e6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e6c:	4b89      	ldr	r3, [pc, #548]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001e6e:	2180      	movs	r1, #128	; 0x80
 8001e70:	0549      	lsls	r1, r1, #21
 8001e72:	430a      	orrs	r2, r1
 8001e74:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001e76:	183b      	adds	r3, r7, r0
 8001e78:	2201      	movs	r2, #1
 8001e7a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e7c:	4b87      	ldr	r3, [pc, #540]	; (800209c <HAL_RCC_OscConfig+0x674>)
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	2380      	movs	r3, #128	; 0x80
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	4013      	ands	r3, r2
 8001e86:	d11a      	bne.n	8001ebe <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e88:	4b84      	ldr	r3, [pc, #528]	; (800209c <HAL_RCC_OscConfig+0x674>)
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	4b83      	ldr	r3, [pc, #524]	; (800209c <HAL_RCC_OscConfig+0x674>)
 8001e8e:	2180      	movs	r1, #128	; 0x80
 8001e90:	0049      	lsls	r1, r1, #1
 8001e92:	430a      	orrs	r2, r1
 8001e94:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e96:	f7fe feb9 	bl	8000c0c <HAL_GetTick>
 8001e9a:	0003      	movs	r3, r0
 8001e9c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e9e:	e008      	b.n	8001eb2 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ea0:	f7fe feb4 	bl	8000c0c <HAL_GetTick>
 8001ea4:	0002      	movs	r2, r0
 8001ea6:	69bb      	ldr	r3, [r7, #24]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b64      	cmp	r3, #100	; 0x64
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e173      	b.n	800219a <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eb2:	4b7a      	ldr	r3, [pc, #488]	; (800209c <HAL_RCC_OscConfig+0x674>)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	2380      	movs	r3, #128	; 0x80
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	4013      	ands	r3, r2
 8001ebc:	d0f0      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	689a      	ldr	r2, [r3, #8]
 8001ec2:	2380      	movs	r3, #128	; 0x80
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d107      	bne.n	8001eda <HAL_RCC_OscConfig+0x4b2>
 8001eca:	4b72      	ldr	r3, [pc, #456]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001ecc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ece:	4b71      	ldr	r3, [pc, #452]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001ed0:	2180      	movs	r1, #128	; 0x80
 8001ed2:	0049      	lsls	r1, r1, #1
 8001ed4:	430a      	orrs	r2, r1
 8001ed6:	651a      	str	r2, [r3, #80]	; 0x50
 8001ed8:	e031      	b.n	8001f3e <HAL_RCC_OscConfig+0x516>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d10c      	bne.n	8001efc <HAL_RCC_OscConfig+0x4d4>
 8001ee2:	4b6c      	ldr	r3, [pc, #432]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001ee4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ee6:	4b6b      	ldr	r3, [pc, #428]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001ee8:	496b      	ldr	r1, [pc, #428]	; (8002098 <HAL_RCC_OscConfig+0x670>)
 8001eea:	400a      	ands	r2, r1
 8001eec:	651a      	str	r2, [r3, #80]	; 0x50
 8001eee:	4b69      	ldr	r3, [pc, #420]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001ef0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ef2:	4b68      	ldr	r3, [pc, #416]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001ef4:	496a      	ldr	r1, [pc, #424]	; (80020a0 <HAL_RCC_OscConfig+0x678>)
 8001ef6:	400a      	ands	r2, r1
 8001ef8:	651a      	str	r2, [r3, #80]	; 0x50
 8001efa:	e020      	b.n	8001f3e <HAL_RCC_OscConfig+0x516>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	689a      	ldr	r2, [r3, #8]
 8001f00:	23a0      	movs	r3, #160	; 0xa0
 8001f02:	00db      	lsls	r3, r3, #3
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d10e      	bne.n	8001f26 <HAL_RCC_OscConfig+0x4fe>
 8001f08:	4b62      	ldr	r3, [pc, #392]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001f0a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f0c:	4b61      	ldr	r3, [pc, #388]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001f0e:	2180      	movs	r1, #128	; 0x80
 8001f10:	00c9      	lsls	r1, r1, #3
 8001f12:	430a      	orrs	r2, r1
 8001f14:	651a      	str	r2, [r3, #80]	; 0x50
 8001f16:	4b5f      	ldr	r3, [pc, #380]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001f18:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f1a:	4b5e      	ldr	r3, [pc, #376]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001f1c:	2180      	movs	r1, #128	; 0x80
 8001f1e:	0049      	lsls	r1, r1, #1
 8001f20:	430a      	orrs	r2, r1
 8001f22:	651a      	str	r2, [r3, #80]	; 0x50
 8001f24:	e00b      	b.n	8001f3e <HAL_RCC_OscConfig+0x516>
 8001f26:	4b5b      	ldr	r3, [pc, #364]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001f28:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f2a:	4b5a      	ldr	r3, [pc, #360]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001f2c:	495a      	ldr	r1, [pc, #360]	; (8002098 <HAL_RCC_OscConfig+0x670>)
 8001f2e:	400a      	ands	r2, r1
 8001f30:	651a      	str	r2, [r3, #80]	; 0x50
 8001f32:	4b58      	ldr	r3, [pc, #352]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001f34:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f36:	4b57      	ldr	r3, [pc, #348]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001f38:	4959      	ldr	r1, [pc, #356]	; (80020a0 <HAL_RCC_OscConfig+0x678>)
 8001f3a:	400a      	ands	r2, r1
 8001f3c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d015      	beq.n	8001f72 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f46:	f7fe fe61 	bl	8000c0c <HAL_GetTick>
 8001f4a:	0003      	movs	r3, r0
 8001f4c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f4e:	e009      	b.n	8001f64 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f50:	f7fe fe5c 	bl	8000c0c <HAL_GetTick>
 8001f54:	0002      	movs	r2, r0
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	4a52      	ldr	r2, [pc, #328]	; (80020a4 <HAL_RCC_OscConfig+0x67c>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d901      	bls.n	8001f64 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e11a      	b.n	800219a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001f64:	4b4b      	ldr	r3, [pc, #300]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001f66:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f68:	2380      	movs	r3, #128	; 0x80
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	d0ef      	beq.n	8001f50 <HAL_RCC_OscConfig+0x528>
 8001f70:	e014      	b.n	8001f9c <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f72:	f7fe fe4b 	bl	8000c0c <HAL_GetTick>
 8001f76:	0003      	movs	r3, r0
 8001f78:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001f7a:	e009      	b.n	8001f90 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f7c:	f7fe fe46 	bl	8000c0c <HAL_GetTick>
 8001f80:	0002      	movs	r2, r0
 8001f82:	69bb      	ldr	r3, [r7, #24]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	4a47      	ldr	r2, [pc, #284]	; (80020a4 <HAL_RCC_OscConfig+0x67c>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d901      	bls.n	8001f90 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	e104      	b.n	800219a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001f90:	4b40      	ldr	r3, [pc, #256]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001f92:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f94:	2380      	movs	r3, #128	; 0x80
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	4013      	ands	r3, r2
 8001f9a:	d1ef      	bne.n	8001f7c <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f9c:	2327      	movs	r3, #39	; 0x27
 8001f9e:	18fb      	adds	r3, r7, r3
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d105      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fa6:	4b3b      	ldr	r3, [pc, #236]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001fa8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001faa:	4b3a      	ldr	r3, [pc, #232]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001fac:	493e      	ldr	r1, [pc, #248]	; (80020a8 <HAL_RCC_OscConfig+0x680>)
 8001fae:	400a      	ands	r2, r1
 8001fb0:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2220      	movs	r2, #32
 8001fb8:	4013      	ands	r3, r2
 8001fba:	d049      	beq.n	8002050 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	699b      	ldr	r3, [r3, #24]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d026      	beq.n	8002012 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001fc4:	4b33      	ldr	r3, [pc, #204]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001fc6:	689a      	ldr	r2, [r3, #8]
 8001fc8:	4b32      	ldr	r3, [pc, #200]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001fca:	2101      	movs	r1, #1
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	609a      	str	r2, [r3, #8]
 8001fd0:	4b30      	ldr	r3, [pc, #192]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001fd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fd4:	4b2f      	ldr	r3, [pc, #188]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8001fd6:	2101      	movs	r1, #1
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	635a      	str	r2, [r3, #52]	; 0x34
 8001fdc:	4b33      	ldr	r3, [pc, #204]	; (80020ac <HAL_RCC_OscConfig+0x684>)
 8001fde:	6a1a      	ldr	r2, [r3, #32]
 8001fe0:	4b32      	ldr	r3, [pc, #200]	; (80020ac <HAL_RCC_OscConfig+0x684>)
 8001fe2:	2180      	movs	r1, #128	; 0x80
 8001fe4:	0189      	lsls	r1, r1, #6
 8001fe6:	430a      	orrs	r2, r1
 8001fe8:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fea:	f7fe fe0f 	bl	8000c0c <HAL_GetTick>
 8001fee:	0003      	movs	r3, r0
 8001ff0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ff2:	e008      	b.n	8002006 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ff4:	f7fe fe0a 	bl	8000c0c <HAL_GetTick>
 8001ff8:	0002      	movs	r2, r0
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d901      	bls.n	8002006 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e0c9      	b.n	800219a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002006:	4b23      	ldr	r3, [pc, #140]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	2202      	movs	r2, #2
 800200c:	4013      	ands	r3, r2
 800200e:	d0f1      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x5cc>
 8002010:	e01e      	b.n	8002050 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002012:	4b20      	ldr	r3, [pc, #128]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8002014:	689a      	ldr	r2, [r3, #8]
 8002016:	4b1f      	ldr	r3, [pc, #124]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8002018:	2101      	movs	r1, #1
 800201a:	438a      	bics	r2, r1
 800201c:	609a      	str	r2, [r3, #8]
 800201e:	4b23      	ldr	r3, [pc, #140]	; (80020ac <HAL_RCC_OscConfig+0x684>)
 8002020:	6a1a      	ldr	r2, [r3, #32]
 8002022:	4b22      	ldr	r3, [pc, #136]	; (80020ac <HAL_RCC_OscConfig+0x684>)
 8002024:	4922      	ldr	r1, [pc, #136]	; (80020b0 <HAL_RCC_OscConfig+0x688>)
 8002026:	400a      	ands	r2, r1
 8002028:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800202a:	f7fe fdef 	bl	8000c0c <HAL_GetTick>
 800202e:	0003      	movs	r3, r0
 8002030:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002032:	e008      	b.n	8002046 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002034:	f7fe fdea 	bl	8000c0c <HAL_GetTick>
 8002038:	0002      	movs	r2, r0
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	2b02      	cmp	r3, #2
 8002040:	d901      	bls.n	8002046 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e0a9      	b.n	800219a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002046:	4b13      	ldr	r3, [pc, #76]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	2202      	movs	r2, #2
 800204c:	4013      	ands	r3, r2
 800204e:	d1f1      	bne.n	8002034 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002054:	2b00      	cmp	r3, #0
 8002056:	d100      	bne.n	800205a <HAL_RCC_OscConfig+0x632>
 8002058:	e09e      	b.n	8002198 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800205a:	6a3b      	ldr	r3, [r7, #32]
 800205c:	2b0c      	cmp	r3, #12
 800205e:	d100      	bne.n	8002062 <HAL_RCC_OscConfig+0x63a>
 8002060:	e077      	b.n	8002152 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002066:	2b02      	cmp	r3, #2
 8002068:	d158      	bne.n	800211c <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800206a:	4b0a      	ldr	r3, [pc, #40]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	4b09      	ldr	r3, [pc, #36]	; (8002094 <HAL_RCC_OscConfig+0x66c>)
 8002070:	4910      	ldr	r1, [pc, #64]	; (80020b4 <HAL_RCC_OscConfig+0x68c>)
 8002072:	400a      	ands	r2, r1
 8002074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002076:	f7fe fdc9 	bl	8000c0c <HAL_GetTick>
 800207a:	0003      	movs	r3, r0
 800207c:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800207e:	e01b      	b.n	80020b8 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002080:	f7fe fdc4 	bl	8000c0c <HAL_GetTick>
 8002084:	0002      	movs	r2, r0
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	2b02      	cmp	r3, #2
 800208c:	d914      	bls.n	80020b8 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	e083      	b.n	800219a <HAL_RCC_OscConfig+0x772>
 8002092:	46c0      	nop			; (mov r8, r8)
 8002094:	40021000 	.word	0x40021000
 8002098:	fffffeff 	.word	0xfffffeff
 800209c:	40007000 	.word	0x40007000
 80020a0:	fffffbff 	.word	0xfffffbff
 80020a4:	00001388 	.word	0x00001388
 80020a8:	efffffff 	.word	0xefffffff
 80020ac:	40010000 	.word	0x40010000
 80020b0:	ffffdfff 	.word	0xffffdfff
 80020b4:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80020b8:	4b3a      	ldr	r3, [pc, #232]	; (80021a4 <HAL_RCC_OscConfig+0x77c>)
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	2380      	movs	r3, #128	; 0x80
 80020be:	049b      	lsls	r3, r3, #18
 80020c0:	4013      	ands	r3, r2
 80020c2:	d1dd      	bne.n	8002080 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020c4:	4b37      	ldr	r3, [pc, #220]	; (80021a4 <HAL_RCC_OscConfig+0x77c>)
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	4a37      	ldr	r2, [pc, #220]	; (80021a8 <HAL_RCC_OscConfig+0x780>)
 80020ca:	4013      	ands	r3, r2
 80020cc:	0019      	movs	r1, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d6:	431a      	orrs	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020dc:	431a      	orrs	r2, r3
 80020de:	4b31      	ldr	r3, [pc, #196]	; (80021a4 <HAL_RCC_OscConfig+0x77c>)
 80020e0:	430a      	orrs	r2, r1
 80020e2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020e4:	4b2f      	ldr	r3, [pc, #188]	; (80021a4 <HAL_RCC_OscConfig+0x77c>)
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	4b2e      	ldr	r3, [pc, #184]	; (80021a4 <HAL_RCC_OscConfig+0x77c>)
 80020ea:	2180      	movs	r1, #128	; 0x80
 80020ec:	0449      	lsls	r1, r1, #17
 80020ee:	430a      	orrs	r2, r1
 80020f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f2:	f7fe fd8b 	bl	8000c0c <HAL_GetTick>
 80020f6:	0003      	movs	r3, r0
 80020f8:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80020fa:	e008      	b.n	800210e <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020fc:	f7fe fd86 	bl	8000c0c <HAL_GetTick>
 8002100:	0002      	movs	r2, r0
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	2b02      	cmp	r3, #2
 8002108:	d901      	bls.n	800210e <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	e045      	b.n	800219a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800210e:	4b25      	ldr	r3, [pc, #148]	; (80021a4 <HAL_RCC_OscConfig+0x77c>)
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	2380      	movs	r3, #128	; 0x80
 8002114:	049b      	lsls	r3, r3, #18
 8002116:	4013      	ands	r3, r2
 8002118:	d0f0      	beq.n	80020fc <HAL_RCC_OscConfig+0x6d4>
 800211a:	e03d      	b.n	8002198 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800211c:	4b21      	ldr	r3, [pc, #132]	; (80021a4 <HAL_RCC_OscConfig+0x77c>)
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	4b20      	ldr	r3, [pc, #128]	; (80021a4 <HAL_RCC_OscConfig+0x77c>)
 8002122:	4922      	ldr	r1, [pc, #136]	; (80021ac <HAL_RCC_OscConfig+0x784>)
 8002124:	400a      	ands	r2, r1
 8002126:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002128:	f7fe fd70 	bl	8000c0c <HAL_GetTick>
 800212c:	0003      	movs	r3, r0
 800212e:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002130:	e008      	b.n	8002144 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002132:	f7fe fd6b 	bl	8000c0c <HAL_GetTick>
 8002136:	0002      	movs	r2, r0
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	2b02      	cmp	r3, #2
 800213e:	d901      	bls.n	8002144 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8002140:	2303      	movs	r3, #3
 8002142:	e02a      	b.n	800219a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002144:	4b17      	ldr	r3, [pc, #92]	; (80021a4 <HAL_RCC_OscConfig+0x77c>)
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	2380      	movs	r3, #128	; 0x80
 800214a:	049b      	lsls	r3, r3, #18
 800214c:	4013      	ands	r3, r2
 800214e:	d1f0      	bne.n	8002132 <HAL_RCC_OscConfig+0x70a>
 8002150:	e022      	b.n	8002198 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002156:	2b01      	cmp	r3, #1
 8002158:	d101      	bne.n	800215e <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e01d      	b.n	800219a <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800215e:	4b11      	ldr	r3, [pc, #68]	; (80021a4 <HAL_RCC_OscConfig+0x77c>)
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002164:	69fa      	ldr	r2, [r7, #28]
 8002166:	2380      	movs	r3, #128	; 0x80
 8002168:	025b      	lsls	r3, r3, #9
 800216a:	401a      	ands	r2, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002170:	429a      	cmp	r2, r3
 8002172:	d10f      	bne.n	8002194 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002174:	69fa      	ldr	r2, [r7, #28]
 8002176:	23f0      	movs	r3, #240	; 0xf0
 8002178:	039b      	lsls	r3, r3, #14
 800217a:	401a      	ands	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002180:	429a      	cmp	r2, r3
 8002182:	d107      	bne.n	8002194 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002184:	69fa      	ldr	r2, [r7, #28]
 8002186:	23c0      	movs	r3, #192	; 0xc0
 8002188:	041b      	lsls	r3, r3, #16
 800218a:	401a      	ands	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002190:	429a      	cmp	r2, r3
 8002192:	d001      	beq.n	8002198 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	e000      	b.n	800219a <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8002198:	2300      	movs	r3, #0
}
 800219a:	0018      	movs	r0, r3
 800219c:	46bd      	mov	sp, r7
 800219e:	b00a      	add	sp, #40	; 0x28
 80021a0:	bdb0      	pop	{r4, r5, r7, pc}
 80021a2:	46c0      	nop			; (mov r8, r8)
 80021a4:	40021000 	.word	0x40021000
 80021a8:	ff02ffff 	.word	0xff02ffff
 80021ac:	feffffff 	.word	0xfeffffff

080021b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021b0:	b5b0      	push	{r4, r5, r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d101      	bne.n	80021c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e128      	b.n	8002416 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021c4:	4b96      	ldr	r3, [pc, #600]	; (8002420 <HAL_RCC_ClockConfig+0x270>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2201      	movs	r2, #1
 80021ca:	4013      	ands	r3, r2
 80021cc:	683a      	ldr	r2, [r7, #0]
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d91e      	bls.n	8002210 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021d2:	4b93      	ldr	r3, [pc, #588]	; (8002420 <HAL_RCC_ClockConfig+0x270>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2201      	movs	r2, #1
 80021d8:	4393      	bics	r3, r2
 80021da:	0019      	movs	r1, r3
 80021dc:	4b90      	ldr	r3, [pc, #576]	; (8002420 <HAL_RCC_ClockConfig+0x270>)
 80021de:	683a      	ldr	r2, [r7, #0]
 80021e0:	430a      	orrs	r2, r1
 80021e2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80021e4:	f7fe fd12 	bl	8000c0c <HAL_GetTick>
 80021e8:	0003      	movs	r3, r0
 80021ea:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ec:	e009      	b.n	8002202 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021ee:	f7fe fd0d 	bl	8000c0c <HAL_GetTick>
 80021f2:	0002      	movs	r2, r0
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	4a8a      	ldr	r2, [pc, #552]	; (8002424 <HAL_RCC_ClockConfig+0x274>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d901      	bls.n	8002202 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80021fe:	2303      	movs	r3, #3
 8002200:	e109      	b.n	8002416 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002202:	4b87      	ldr	r3, [pc, #540]	; (8002420 <HAL_RCC_ClockConfig+0x270>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	2201      	movs	r2, #1
 8002208:	4013      	ands	r3, r2
 800220a:	683a      	ldr	r2, [r7, #0]
 800220c:	429a      	cmp	r2, r3
 800220e:	d1ee      	bne.n	80021ee <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	2202      	movs	r2, #2
 8002216:	4013      	ands	r3, r2
 8002218:	d009      	beq.n	800222e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800221a:	4b83      	ldr	r3, [pc, #524]	; (8002428 <HAL_RCC_ClockConfig+0x278>)
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	22f0      	movs	r2, #240	; 0xf0
 8002220:	4393      	bics	r3, r2
 8002222:	0019      	movs	r1, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	689a      	ldr	r2, [r3, #8]
 8002228:	4b7f      	ldr	r3, [pc, #508]	; (8002428 <HAL_RCC_ClockConfig+0x278>)
 800222a:	430a      	orrs	r2, r1
 800222c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2201      	movs	r2, #1
 8002234:	4013      	ands	r3, r2
 8002236:	d100      	bne.n	800223a <HAL_RCC_ClockConfig+0x8a>
 8002238:	e089      	b.n	800234e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	2b02      	cmp	r3, #2
 8002240:	d107      	bne.n	8002252 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002242:	4b79      	ldr	r3, [pc, #484]	; (8002428 <HAL_RCC_ClockConfig+0x278>)
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	2380      	movs	r3, #128	; 0x80
 8002248:	029b      	lsls	r3, r3, #10
 800224a:	4013      	ands	r3, r2
 800224c:	d120      	bne.n	8002290 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	e0e1      	b.n	8002416 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	2b03      	cmp	r3, #3
 8002258:	d107      	bne.n	800226a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800225a:	4b73      	ldr	r3, [pc, #460]	; (8002428 <HAL_RCC_ClockConfig+0x278>)
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	2380      	movs	r3, #128	; 0x80
 8002260:	049b      	lsls	r3, r3, #18
 8002262:	4013      	ands	r3, r2
 8002264:	d114      	bne.n	8002290 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e0d5      	b.n	8002416 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d106      	bne.n	8002280 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002272:	4b6d      	ldr	r3, [pc, #436]	; (8002428 <HAL_RCC_ClockConfig+0x278>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2204      	movs	r2, #4
 8002278:	4013      	ands	r3, r2
 800227a:	d109      	bne.n	8002290 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e0ca      	b.n	8002416 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002280:	4b69      	ldr	r3, [pc, #420]	; (8002428 <HAL_RCC_ClockConfig+0x278>)
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	2380      	movs	r3, #128	; 0x80
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	4013      	ands	r3, r2
 800228a:	d101      	bne.n	8002290 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e0c2      	b.n	8002416 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002290:	4b65      	ldr	r3, [pc, #404]	; (8002428 <HAL_RCC_ClockConfig+0x278>)
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	2203      	movs	r2, #3
 8002296:	4393      	bics	r3, r2
 8002298:	0019      	movs	r1, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	685a      	ldr	r2, [r3, #4]
 800229e:	4b62      	ldr	r3, [pc, #392]	; (8002428 <HAL_RCC_ClockConfig+0x278>)
 80022a0:	430a      	orrs	r2, r1
 80022a2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022a4:	f7fe fcb2 	bl	8000c0c <HAL_GetTick>
 80022a8:	0003      	movs	r3, r0
 80022aa:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	2b02      	cmp	r3, #2
 80022b2:	d111      	bne.n	80022d8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80022b4:	e009      	b.n	80022ca <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022b6:	f7fe fca9 	bl	8000c0c <HAL_GetTick>
 80022ba:	0002      	movs	r2, r0
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	4a58      	ldr	r2, [pc, #352]	; (8002424 <HAL_RCC_ClockConfig+0x274>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e0a5      	b.n	8002416 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80022ca:	4b57      	ldr	r3, [pc, #348]	; (8002428 <HAL_RCC_ClockConfig+0x278>)
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	220c      	movs	r2, #12
 80022d0:	4013      	ands	r3, r2
 80022d2:	2b08      	cmp	r3, #8
 80022d4:	d1ef      	bne.n	80022b6 <HAL_RCC_ClockConfig+0x106>
 80022d6:	e03a      	b.n	800234e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	2b03      	cmp	r3, #3
 80022de:	d111      	bne.n	8002304 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022e0:	e009      	b.n	80022f6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022e2:	f7fe fc93 	bl	8000c0c <HAL_GetTick>
 80022e6:	0002      	movs	r2, r0
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	4a4d      	ldr	r2, [pc, #308]	; (8002424 <HAL_RCC_ClockConfig+0x274>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d901      	bls.n	80022f6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e08f      	b.n	8002416 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022f6:	4b4c      	ldr	r3, [pc, #304]	; (8002428 <HAL_RCC_ClockConfig+0x278>)
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	220c      	movs	r2, #12
 80022fc:	4013      	ands	r3, r2
 80022fe:	2b0c      	cmp	r3, #12
 8002300:	d1ef      	bne.n	80022e2 <HAL_RCC_ClockConfig+0x132>
 8002302:	e024      	b.n	800234e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	2b01      	cmp	r3, #1
 800230a:	d11b      	bne.n	8002344 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800230c:	e009      	b.n	8002322 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800230e:	f7fe fc7d 	bl	8000c0c <HAL_GetTick>
 8002312:	0002      	movs	r2, r0
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	4a42      	ldr	r2, [pc, #264]	; (8002424 <HAL_RCC_ClockConfig+0x274>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d901      	bls.n	8002322 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e079      	b.n	8002416 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002322:	4b41      	ldr	r3, [pc, #260]	; (8002428 <HAL_RCC_ClockConfig+0x278>)
 8002324:	68db      	ldr	r3, [r3, #12]
 8002326:	220c      	movs	r2, #12
 8002328:	4013      	ands	r3, r2
 800232a:	2b04      	cmp	r3, #4
 800232c:	d1ef      	bne.n	800230e <HAL_RCC_ClockConfig+0x15e>
 800232e:	e00e      	b.n	800234e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002330:	f7fe fc6c 	bl	8000c0c <HAL_GetTick>
 8002334:	0002      	movs	r2, r0
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	4a3a      	ldr	r2, [pc, #232]	; (8002424 <HAL_RCC_ClockConfig+0x274>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d901      	bls.n	8002344 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e068      	b.n	8002416 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002344:	4b38      	ldr	r3, [pc, #224]	; (8002428 <HAL_RCC_ClockConfig+0x278>)
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	220c      	movs	r2, #12
 800234a:	4013      	ands	r3, r2
 800234c:	d1f0      	bne.n	8002330 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800234e:	4b34      	ldr	r3, [pc, #208]	; (8002420 <HAL_RCC_ClockConfig+0x270>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2201      	movs	r2, #1
 8002354:	4013      	ands	r3, r2
 8002356:	683a      	ldr	r2, [r7, #0]
 8002358:	429a      	cmp	r2, r3
 800235a:	d21e      	bcs.n	800239a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800235c:	4b30      	ldr	r3, [pc, #192]	; (8002420 <HAL_RCC_ClockConfig+0x270>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2201      	movs	r2, #1
 8002362:	4393      	bics	r3, r2
 8002364:	0019      	movs	r1, r3
 8002366:	4b2e      	ldr	r3, [pc, #184]	; (8002420 <HAL_RCC_ClockConfig+0x270>)
 8002368:	683a      	ldr	r2, [r7, #0]
 800236a:	430a      	orrs	r2, r1
 800236c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800236e:	f7fe fc4d 	bl	8000c0c <HAL_GetTick>
 8002372:	0003      	movs	r3, r0
 8002374:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002376:	e009      	b.n	800238c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002378:	f7fe fc48 	bl	8000c0c <HAL_GetTick>
 800237c:	0002      	movs	r2, r0
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	4a28      	ldr	r2, [pc, #160]	; (8002424 <HAL_RCC_ClockConfig+0x274>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d901      	bls.n	800238c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002388:	2303      	movs	r3, #3
 800238a:	e044      	b.n	8002416 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800238c:	4b24      	ldr	r3, [pc, #144]	; (8002420 <HAL_RCC_ClockConfig+0x270>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2201      	movs	r2, #1
 8002392:	4013      	ands	r3, r2
 8002394:	683a      	ldr	r2, [r7, #0]
 8002396:	429a      	cmp	r2, r3
 8002398:	d1ee      	bne.n	8002378 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2204      	movs	r2, #4
 80023a0:	4013      	ands	r3, r2
 80023a2:	d009      	beq.n	80023b8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023a4:	4b20      	ldr	r3, [pc, #128]	; (8002428 <HAL_RCC_ClockConfig+0x278>)
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	4a20      	ldr	r2, [pc, #128]	; (800242c <HAL_RCC_ClockConfig+0x27c>)
 80023aa:	4013      	ands	r3, r2
 80023ac:	0019      	movs	r1, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	68da      	ldr	r2, [r3, #12]
 80023b2:	4b1d      	ldr	r3, [pc, #116]	; (8002428 <HAL_RCC_ClockConfig+0x278>)
 80023b4:	430a      	orrs	r2, r1
 80023b6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2208      	movs	r2, #8
 80023be:	4013      	ands	r3, r2
 80023c0:	d00a      	beq.n	80023d8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80023c2:	4b19      	ldr	r3, [pc, #100]	; (8002428 <HAL_RCC_ClockConfig+0x278>)
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	4a1a      	ldr	r2, [pc, #104]	; (8002430 <HAL_RCC_ClockConfig+0x280>)
 80023c8:	4013      	ands	r3, r2
 80023ca:	0019      	movs	r1, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	691b      	ldr	r3, [r3, #16]
 80023d0:	00da      	lsls	r2, r3, #3
 80023d2:	4b15      	ldr	r3, [pc, #84]	; (8002428 <HAL_RCC_ClockConfig+0x278>)
 80023d4:	430a      	orrs	r2, r1
 80023d6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80023d8:	f000 f832 	bl	8002440 <HAL_RCC_GetSysClockFreq>
 80023dc:	0001      	movs	r1, r0
 80023de:	4b12      	ldr	r3, [pc, #72]	; (8002428 <HAL_RCC_ClockConfig+0x278>)
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	091b      	lsrs	r3, r3, #4
 80023e4:	220f      	movs	r2, #15
 80023e6:	4013      	ands	r3, r2
 80023e8:	4a12      	ldr	r2, [pc, #72]	; (8002434 <HAL_RCC_ClockConfig+0x284>)
 80023ea:	5cd3      	ldrb	r3, [r2, r3]
 80023ec:	000a      	movs	r2, r1
 80023ee:	40da      	lsrs	r2, r3
 80023f0:	4b11      	ldr	r3, [pc, #68]	; (8002438 <HAL_RCC_ClockConfig+0x288>)
 80023f2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80023f4:	4b11      	ldr	r3, [pc, #68]	; (800243c <HAL_RCC_ClockConfig+0x28c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	250b      	movs	r5, #11
 80023fa:	197c      	adds	r4, r7, r5
 80023fc:	0018      	movs	r0, r3
 80023fe:	f7fe fbbf 	bl	8000b80 <HAL_InitTick>
 8002402:	0003      	movs	r3, r0
 8002404:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002406:	197b      	adds	r3, r7, r5
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d002      	beq.n	8002414 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800240e:	197b      	adds	r3, r7, r5
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	e000      	b.n	8002416 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002414:	2300      	movs	r3, #0
}
 8002416:	0018      	movs	r0, r3
 8002418:	46bd      	mov	sp, r7
 800241a:	b004      	add	sp, #16
 800241c:	bdb0      	pop	{r4, r5, r7, pc}
 800241e:	46c0      	nop			; (mov r8, r8)
 8002420:	40022000 	.word	0x40022000
 8002424:	00001388 	.word	0x00001388
 8002428:	40021000 	.word	0x40021000
 800242c:	fffff8ff 	.word	0xfffff8ff
 8002430:	ffffc7ff 	.word	0xffffc7ff
 8002434:	080045b0 	.word	0x080045b0
 8002438:	20000000 	.word	0x20000000
 800243c:	20000004 	.word	0x20000004

08002440 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002440:	b5b0      	push	{r4, r5, r7, lr}
 8002442:	b08e      	sub	sp, #56	; 0x38
 8002444:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002446:	4b4c      	ldr	r3, [pc, #304]	; (8002578 <HAL_RCC_GetSysClockFreq+0x138>)
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800244c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800244e:	230c      	movs	r3, #12
 8002450:	4013      	ands	r3, r2
 8002452:	2b0c      	cmp	r3, #12
 8002454:	d014      	beq.n	8002480 <HAL_RCC_GetSysClockFreq+0x40>
 8002456:	d900      	bls.n	800245a <HAL_RCC_GetSysClockFreq+0x1a>
 8002458:	e07b      	b.n	8002552 <HAL_RCC_GetSysClockFreq+0x112>
 800245a:	2b04      	cmp	r3, #4
 800245c:	d002      	beq.n	8002464 <HAL_RCC_GetSysClockFreq+0x24>
 800245e:	2b08      	cmp	r3, #8
 8002460:	d00b      	beq.n	800247a <HAL_RCC_GetSysClockFreq+0x3a>
 8002462:	e076      	b.n	8002552 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002464:	4b44      	ldr	r3, [pc, #272]	; (8002578 <HAL_RCC_GetSysClockFreq+0x138>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2210      	movs	r2, #16
 800246a:	4013      	ands	r3, r2
 800246c:	d002      	beq.n	8002474 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800246e:	4b43      	ldr	r3, [pc, #268]	; (800257c <HAL_RCC_GetSysClockFreq+0x13c>)
 8002470:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002472:	e07c      	b.n	800256e <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002474:	4b42      	ldr	r3, [pc, #264]	; (8002580 <HAL_RCC_GetSysClockFreq+0x140>)
 8002476:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002478:	e079      	b.n	800256e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800247a:	4b42      	ldr	r3, [pc, #264]	; (8002584 <HAL_RCC_GetSysClockFreq+0x144>)
 800247c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800247e:	e076      	b.n	800256e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002482:	0c9a      	lsrs	r2, r3, #18
 8002484:	230f      	movs	r3, #15
 8002486:	401a      	ands	r2, r3
 8002488:	4b3f      	ldr	r3, [pc, #252]	; (8002588 <HAL_RCC_GetSysClockFreq+0x148>)
 800248a:	5c9b      	ldrb	r3, [r3, r2]
 800248c:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800248e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002490:	0d9a      	lsrs	r2, r3, #22
 8002492:	2303      	movs	r3, #3
 8002494:	4013      	ands	r3, r2
 8002496:	3301      	adds	r3, #1
 8002498:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800249a:	4b37      	ldr	r3, [pc, #220]	; (8002578 <HAL_RCC_GetSysClockFreq+0x138>)
 800249c:	68da      	ldr	r2, [r3, #12]
 800249e:	2380      	movs	r3, #128	; 0x80
 80024a0:	025b      	lsls	r3, r3, #9
 80024a2:	4013      	ands	r3, r2
 80024a4:	d01a      	beq.n	80024dc <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80024a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024a8:	61bb      	str	r3, [r7, #24]
 80024aa:	2300      	movs	r3, #0
 80024ac:	61fb      	str	r3, [r7, #28]
 80024ae:	4a35      	ldr	r2, [pc, #212]	; (8002584 <HAL_RCC_GetSysClockFreq+0x144>)
 80024b0:	2300      	movs	r3, #0
 80024b2:	69b8      	ldr	r0, [r7, #24]
 80024b4:	69f9      	ldr	r1, [r7, #28]
 80024b6:	f7fd fedd 	bl	8000274 <__aeabi_lmul>
 80024ba:	0002      	movs	r2, r0
 80024bc:	000b      	movs	r3, r1
 80024be:	0010      	movs	r0, r2
 80024c0:	0019      	movs	r1, r3
 80024c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c4:	613b      	str	r3, [r7, #16]
 80024c6:	2300      	movs	r3, #0
 80024c8:	617b      	str	r3, [r7, #20]
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	f7fd feb1 	bl	8000234 <__aeabi_uldivmod>
 80024d2:	0002      	movs	r2, r0
 80024d4:	000b      	movs	r3, r1
 80024d6:	0013      	movs	r3, r2
 80024d8:	637b      	str	r3, [r7, #52]	; 0x34
 80024da:	e037      	b.n	800254c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80024dc:	4b26      	ldr	r3, [pc, #152]	; (8002578 <HAL_RCC_GetSysClockFreq+0x138>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2210      	movs	r2, #16
 80024e2:	4013      	ands	r3, r2
 80024e4:	d01a      	beq.n	800251c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80024e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024e8:	60bb      	str	r3, [r7, #8]
 80024ea:	2300      	movs	r3, #0
 80024ec:	60fb      	str	r3, [r7, #12]
 80024ee:	4a23      	ldr	r2, [pc, #140]	; (800257c <HAL_RCC_GetSysClockFreq+0x13c>)
 80024f0:	2300      	movs	r3, #0
 80024f2:	68b8      	ldr	r0, [r7, #8]
 80024f4:	68f9      	ldr	r1, [r7, #12]
 80024f6:	f7fd febd 	bl	8000274 <__aeabi_lmul>
 80024fa:	0002      	movs	r2, r0
 80024fc:	000b      	movs	r3, r1
 80024fe:	0010      	movs	r0, r2
 8002500:	0019      	movs	r1, r3
 8002502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002504:	603b      	str	r3, [r7, #0]
 8002506:	2300      	movs	r3, #0
 8002508:	607b      	str	r3, [r7, #4]
 800250a:	683a      	ldr	r2, [r7, #0]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f7fd fe91 	bl	8000234 <__aeabi_uldivmod>
 8002512:	0002      	movs	r2, r0
 8002514:	000b      	movs	r3, r1
 8002516:	0013      	movs	r3, r2
 8002518:	637b      	str	r3, [r7, #52]	; 0x34
 800251a:	e017      	b.n	800254c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800251c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800251e:	0018      	movs	r0, r3
 8002520:	2300      	movs	r3, #0
 8002522:	0019      	movs	r1, r3
 8002524:	4a16      	ldr	r2, [pc, #88]	; (8002580 <HAL_RCC_GetSysClockFreq+0x140>)
 8002526:	2300      	movs	r3, #0
 8002528:	f7fd fea4 	bl	8000274 <__aeabi_lmul>
 800252c:	0002      	movs	r2, r0
 800252e:	000b      	movs	r3, r1
 8002530:	0010      	movs	r0, r2
 8002532:	0019      	movs	r1, r3
 8002534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002536:	001c      	movs	r4, r3
 8002538:	2300      	movs	r3, #0
 800253a:	001d      	movs	r5, r3
 800253c:	0022      	movs	r2, r4
 800253e:	002b      	movs	r3, r5
 8002540:	f7fd fe78 	bl	8000234 <__aeabi_uldivmod>
 8002544:	0002      	movs	r2, r0
 8002546:	000b      	movs	r3, r1
 8002548:	0013      	movs	r3, r2
 800254a:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 800254c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800254e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002550:	e00d      	b.n	800256e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002552:	4b09      	ldr	r3, [pc, #36]	; (8002578 <HAL_RCC_GetSysClockFreq+0x138>)
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	0b5b      	lsrs	r3, r3, #13
 8002558:	2207      	movs	r2, #7
 800255a:	4013      	ands	r3, r2
 800255c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800255e:	6a3b      	ldr	r3, [r7, #32]
 8002560:	3301      	adds	r3, #1
 8002562:	2280      	movs	r2, #128	; 0x80
 8002564:	0212      	lsls	r2, r2, #8
 8002566:	409a      	lsls	r2, r3
 8002568:	0013      	movs	r3, r2
 800256a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800256c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800256e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002570:	0018      	movs	r0, r3
 8002572:	46bd      	mov	sp, r7
 8002574:	b00e      	add	sp, #56	; 0x38
 8002576:	bdb0      	pop	{r4, r5, r7, pc}
 8002578:	40021000 	.word	0x40021000
 800257c:	003d0900 	.word	0x003d0900
 8002580:	00f42400 	.word	0x00f42400
 8002584:	007a1200 	.word	0x007a1200
 8002588:	080045c8 	.word	0x080045c8

0800258c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002590:	4b02      	ldr	r3, [pc, #8]	; (800259c <HAL_RCC_GetHCLKFreq+0x10>)
 8002592:	681b      	ldr	r3, [r3, #0]
}
 8002594:	0018      	movs	r0, r3
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	46c0      	nop			; (mov r8, r8)
 800259c:	20000000 	.word	0x20000000

080025a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025a4:	f7ff fff2 	bl	800258c <HAL_RCC_GetHCLKFreq>
 80025a8:	0001      	movs	r1, r0
 80025aa:	4b06      	ldr	r3, [pc, #24]	; (80025c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	0a1b      	lsrs	r3, r3, #8
 80025b0:	2207      	movs	r2, #7
 80025b2:	4013      	ands	r3, r2
 80025b4:	4a04      	ldr	r2, [pc, #16]	; (80025c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80025b6:	5cd3      	ldrb	r3, [r2, r3]
 80025b8:	40d9      	lsrs	r1, r3
 80025ba:	000b      	movs	r3, r1
}
 80025bc:	0018      	movs	r0, r3
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	40021000 	.word	0x40021000
 80025c8:	080045c0 	.word	0x080045c0

080025cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025d0:	f7ff ffdc 	bl	800258c <HAL_RCC_GetHCLKFreq>
 80025d4:	0001      	movs	r1, r0
 80025d6:	4b06      	ldr	r3, [pc, #24]	; (80025f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	0adb      	lsrs	r3, r3, #11
 80025dc:	2207      	movs	r2, #7
 80025de:	4013      	ands	r3, r2
 80025e0:	4a04      	ldr	r2, [pc, #16]	; (80025f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80025e2:	5cd3      	ldrb	r3, [r2, r3]
 80025e4:	40d9      	lsrs	r1, r3
 80025e6:	000b      	movs	r3, r1
}
 80025e8:	0018      	movs	r0, r3
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	46c0      	nop			; (mov r8, r8)
 80025f0:	40021000 	.word	0x40021000
 80025f4:	080045c0 	.word	0x080045c0

080025f8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b086      	sub	sp, #24
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002600:	2317      	movs	r3, #23
 8002602:	18fb      	adds	r3, r7, r3
 8002604:	2200      	movs	r2, #0
 8002606:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2220      	movs	r2, #32
 800260e:	4013      	ands	r3, r2
 8002610:	d106      	bne.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	2380      	movs	r3, #128	; 0x80
 8002618:	011b      	lsls	r3, r3, #4
 800261a:	4013      	ands	r3, r2
 800261c:	d100      	bne.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x28>
 800261e:	e0d9      	b.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002620:	4b9c      	ldr	r3, [pc, #624]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002622:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002624:	2380      	movs	r3, #128	; 0x80
 8002626:	055b      	lsls	r3, r3, #21
 8002628:	4013      	ands	r3, r2
 800262a:	d10a      	bne.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800262c:	4b99      	ldr	r3, [pc, #612]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800262e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002630:	4b98      	ldr	r3, [pc, #608]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002632:	2180      	movs	r1, #128	; 0x80
 8002634:	0549      	lsls	r1, r1, #21
 8002636:	430a      	orrs	r2, r1
 8002638:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800263a:	2317      	movs	r3, #23
 800263c:	18fb      	adds	r3, r7, r3
 800263e:	2201      	movs	r2, #1
 8002640:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002642:	4b95      	ldr	r3, [pc, #596]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	2380      	movs	r3, #128	; 0x80
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	4013      	ands	r3, r2
 800264c:	d11a      	bne.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800264e:	4b92      	ldr	r3, [pc, #584]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	4b91      	ldr	r3, [pc, #580]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8002654:	2180      	movs	r1, #128	; 0x80
 8002656:	0049      	lsls	r1, r1, #1
 8002658:	430a      	orrs	r2, r1
 800265a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800265c:	f7fe fad6 	bl	8000c0c <HAL_GetTick>
 8002660:	0003      	movs	r3, r0
 8002662:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002664:	e008      	b.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002666:	f7fe fad1 	bl	8000c0c <HAL_GetTick>
 800266a:	0002      	movs	r2, r0
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	2b64      	cmp	r3, #100	; 0x64
 8002672:	d901      	bls.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002674:	2303      	movs	r3, #3
 8002676:	e108      	b.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x292>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002678:	4b87      	ldr	r3, [pc, #540]	; (8002898 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	2380      	movs	r3, #128	; 0x80
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	4013      	ands	r3, r2
 8002682:	d0f0      	beq.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002684:	4b83      	ldr	r3, [pc, #524]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	23c0      	movs	r3, #192	; 0xc0
 800268a:	039b      	lsls	r3, r3, #14
 800268c:	4013      	ands	r3, r2
 800268e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685a      	ldr	r2, [r3, #4]
 8002694:	23c0      	movs	r3, #192	; 0xc0
 8002696:	039b      	lsls	r3, r3, #14
 8002698:	4013      	ands	r3, r2
 800269a:	68fa      	ldr	r2, [r7, #12]
 800269c:	429a      	cmp	r2, r3
 800269e:	d107      	bne.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	689a      	ldr	r2, [r3, #8]
 80026a4:	23c0      	movs	r3, #192	; 0xc0
 80026a6:	039b      	lsls	r3, r3, #14
 80026a8:	4013      	ands	r3, r2
 80026aa:	68fa      	ldr	r2, [r7, #12]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d013      	beq.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	685a      	ldr	r2, [r3, #4]
 80026b4:	23c0      	movs	r3, #192	; 0xc0
 80026b6:	029b      	lsls	r3, r3, #10
 80026b8:	401a      	ands	r2, r3
 80026ba:	23c0      	movs	r3, #192	; 0xc0
 80026bc:	029b      	lsls	r3, r3, #10
 80026be:	429a      	cmp	r2, r3
 80026c0:	d10a      	bne.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80026c2:	4b74      	ldr	r3, [pc, #464]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	2380      	movs	r3, #128	; 0x80
 80026c8:	029b      	lsls	r3, r3, #10
 80026ca:	401a      	ands	r2, r3
 80026cc:	2380      	movs	r3, #128	; 0x80
 80026ce:	029b      	lsls	r3, r3, #10
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d101      	bne.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e0d8      	b.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x292>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80026d8:	4b6e      	ldr	r3, [pc, #440]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80026da:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80026dc:	23c0      	movs	r3, #192	; 0xc0
 80026de:	029b      	lsls	r3, r3, #10
 80026e0:	4013      	ands	r3, r2
 80026e2:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d049      	beq.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x186>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685a      	ldr	r2, [r3, #4]
 80026ee:	23c0      	movs	r3, #192	; 0xc0
 80026f0:	029b      	lsls	r3, r3, #10
 80026f2:	4013      	ands	r3, r2
 80026f4:	68fa      	ldr	r2, [r7, #12]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d004      	beq.n	8002704 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2220      	movs	r2, #32
 8002700:	4013      	ands	r3, r2
 8002702:	d10d      	bne.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	689a      	ldr	r2, [r3, #8]
 8002708:	23c0      	movs	r3, #192	; 0xc0
 800270a:	029b      	lsls	r3, r3, #10
 800270c:	4013      	ands	r3, r2
 800270e:	68fa      	ldr	r2, [r7, #12]
 8002710:	429a      	cmp	r2, r3
 8002712:	d034      	beq.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	2380      	movs	r3, #128	; 0x80
 800271a:	011b      	lsls	r3, r3, #4
 800271c:	4013      	ands	r3, r2
 800271e:	d02e      	beq.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002720:	4b5c      	ldr	r3, [pc, #368]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002722:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002724:	4a5d      	ldr	r2, [pc, #372]	; (800289c <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8002726:	4013      	ands	r3, r2
 8002728:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800272a:	4b5a      	ldr	r3, [pc, #360]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800272c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800272e:	4b59      	ldr	r3, [pc, #356]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002730:	2180      	movs	r1, #128	; 0x80
 8002732:	0309      	lsls	r1, r1, #12
 8002734:	430a      	orrs	r2, r1
 8002736:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002738:	4b56      	ldr	r3, [pc, #344]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800273a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800273c:	4b55      	ldr	r3, [pc, #340]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800273e:	4958      	ldr	r1, [pc, #352]	; (80028a0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8002740:	400a      	ands	r2, r1
 8002742:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002744:	4b53      	ldr	r3, [pc, #332]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800274a:	68fa      	ldr	r2, [r7, #12]
 800274c:	2380      	movs	r3, #128	; 0x80
 800274e:	005b      	lsls	r3, r3, #1
 8002750:	4013      	ands	r3, r2
 8002752:	d014      	beq.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002754:	f7fe fa5a 	bl	8000c0c <HAL_GetTick>
 8002758:	0003      	movs	r3, r0
 800275a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800275c:	e009      	b.n	8002772 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800275e:	f7fe fa55 	bl	8000c0c <HAL_GetTick>
 8002762:	0002      	movs	r2, r0
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	4a4e      	ldr	r2, [pc, #312]	; (80028a4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d901      	bls.n	8002772 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800276e:	2303      	movs	r3, #3
 8002770:	e08b      	b.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x292>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002772:	4b48      	ldr	r3, [pc, #288]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002774:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002776:	2380      	movs	r3, #128	; 0x80
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	4013      	ands	r3, r2
 800277c:	d0ef      	beq.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685a      	ldr	r2, [r3, #4]
 8002782:	23c0      	movs	r3, #192	; 0xc0
 8002784:	029b      	lsls	r3, r3, #10
 8002786:	401a      	ands	r2, r3
 8002788:	23c0      	movs	r3, #192	; 0xc0
 800278a:	029b      	lsls	r3, r3, #10
 800278c:	429a      	cmp	r2, r3
 800278e:	d10c      	bne.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8002790:	4b40      	ldr	r3, [pc, #256]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a44      	ldr	r2, [pc, #272]	; (80028a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002796:	4013      	ands	r3, r2
 8002798:	0019      	movs	r1, r3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	685a      	ldr	r2, [r3, #4]
 800279e:	23c0      	movs	r3, #192	; 0xc0
 80027a0:	039b      	lsls	r3, r3, #14
 80027a2:	401a      	ands	r2, r3
 80027a4:	4b3b      	ldr	r3, [pc, #236]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80027a6:	430a      	orrs	r2, r1
 80027a8:	601a      	str	r2, [r3, #0]
 80027aa:	4b3a      	ldr	r3, [pc, #232]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80027ac:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	685a      	ldr	r2, [r3, #4]
 80027b2:	23c0      	movs	r3, #192	; 0xc0
 80027b4:	029b      	lsls	r3, r3, #10
 80027b6:	401a      	ands	r2, r3
 80027b8:	4b36      	ldr	r3, [pc, #216]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80027ba:	430a      	orrs	r2, r1
 80027bc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80027be:	2317      	movs	r3, #23
 80027c0:	18fb      	adds	r3, r7, r3
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d105      	bne.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027c8:	4b32      	ldr	r3, [pc, #200]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80027ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027cc:	4b31      	ldr	r3, [pc, #196]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80027ce:	4937      	ldr	r1, [pc, #220]	; (80028ac <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80027d0:	400a      	ands	r2, r1
 80027d2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2201      	movs	r2, #1
 80027da:	4013      	ands	r3, r2
 80027dc:	d009      	beq.n	80027f2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80027de:	4b2d      	ldr	r3, [pc, #180]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80027e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027e2:	2203      	movs	r2, #3
 80027e4:	4393      	bics	r3, r2
 80027e6:	0019      	movs	r1, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	68da      	ldr	r2, [r3, #12]
 80027ec:	4b29      	ldr	r3, [pc, #164]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80027ee:	430a      	orrs	r2, r1
 80027f0:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2202      	movs	r2, #2
 80027f8:	4013      	ands	r3, r2
 80027fa:	d009      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80027fc:	4b25      	ldr	r3, [pc, #148]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80027fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002800:	220c      	movs	r2, #12
 8002802:	4393      	bics	r3, r2
 8002804:	0019      	movs	r1, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	691a      	ldr	r2, [r3, #16]
 800280a:	4b22      	ldr	r3, [pc, #136]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800280c:	430a      	orrs	r2, r1
 800280e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2204      	movs	r2, #4
 8002816:	4013      	ands	r3, r2
 8002818:	d009      	beq.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800281a:	4b1e      	ldr	r3, [pc, #120]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800281c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800281e:	4a24      	ldr	r2, [pc, #144]	; (80028b0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8002820:	4013      	ands	r3, r2
 8002822:	0019      	movs	r1, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	695a      	ldr	r2, [r3, #20]
 8002828:	4b1a      	ldr	r3, [pc, #104]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800282a:	430a      	orrs	r2, r1
 800282c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2208      	movs	r2, #8
 8002834:	4013      	ands	r3, r2
 8002836:	d009      	beq.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002838:	4b16      	ldr	r3, [pc, #88]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800283a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800283c:	4a1d      	ldr	r2, [pc, #116]	; (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800283e:	4013      	ands	r3, r2
 8002840:	0019      	movs	r1, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	699a      	ldr	r2, [r3, #24]
 8002846:	4b13      	ldr	r3, [pc, #76]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002848:	430a      	orrs	r2, r1
 800284a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2240      	movs	r2, #64	; 0x40
 8002852:	4013      	ands	r3, r2
 8002854:	d009      	beq.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002856:	4b0f      	ldr	r3, [pc, #60]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800285a:	4a17      	ldr	r2, [pc, #92]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800285c:	4013      	ands	r3, r2
 800285e:	0019      	movs	r1, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6a1a      	ldr	r2, [r3, #32]
 8002864:	4b0b      	ldr	r3, [pc, #44]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002866:	430a      	orrs	r2, r1
 8002868:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2280      	movs	r2, #128	; 0x80
 8002870:	4013      	ands	r3, r2
 8002872:	d009      	beq.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002874:	4b07      	ldr	r3, [pc, #28]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002878:	4a10      	ldr	r2, [pc, #64]	; (80028bc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800287a:	4013      	ands	r3, r2
 800287c:	0019      	movs	r1, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	69da      	ldr	r2, [r3, #28]
 8002882:	4b04      	ldr	r3, [pc, #16]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002884:	430a      	orrs	r2, r1
 8002886:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	0018      	movs	r0, r3
 800288c:	46bd      	mov	sp, r7
 800288e:	b006      	add	sp, #24
 8002890:	bd80      	pop	{r7, pc}
 8002892:	46c0      	nop			; (mov r8, r8)
 8002894:	40021000 	.word	0x40021000
 8002898:	40007000 	.word	0x40007000
 800289c:	fffcffff 	.word	0xfffcffff
 80028a0:	fff7ffff 	.word	0xfff7ffff
 80028a4:	00001388 	.word	0x00001388
 80028a8:	ffcfffff 	.word	0xffcfffff
 80028ac:	efffffff 	.word	0xefffffff
 80028b0:	fffff3ff 	.word	0xfffff3ff
 80028b4:	ffffcfff 	.word	0xffffcfff
 80028b8:	fbffffff 	.word	0xfbffffff
 80028bc:	fff3ffff 	.word	0xfff3ffff

080028c0 <HAL_MultiProcessor_Init>:
  *        HAL_MultiProcessorEx_AddressLength_Set() must be called after
  *        HAL_MultiProcessor_Init().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	607a      	str	r2, [r7, #4]
 80028ca:	230b      	movs	r3, #11
 80028cc:	18fb      	adds	r3, r7, r3
 80028ce:	1c0a      	adds	r2, r1, #0
 80028d0:	701a      	strb	r2, [r3, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d101      	bne.n	80028dc <HAL_MultiProcessor_Init+0x1c>
  {
    return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e061      	b.n	80029a0 <HAL_MultiProcessor_Init+0xe0>
  }

  /* Check the wake up method parameter */
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));

  if (huart->gState == HAL_UART_STATE_RESET)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d107      	bne.n	80028f4 <HAL_MultiProcessor_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2274      	movs	r2, #116	; 0x74
 80028e8:	2100      	movs	r1, #0
 80028ea:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	0018      	movs	r0, r3
 80028f0:	f7fd fffa 	bl	80008e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2224      	movs	r2, #36	; 0x24
 80028f8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	2101      	movs	r1, #1
 8002906:	438a      	bics	r2, r1
 8002908:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	0018      	movs	r0, r3
 800290e:	f000 f9e5 	bl	8002cdc <UART_SetConfig>
 8002912:	0003      	movs	r3, r0
 8002914:	2b01      	cmp	r3, #1
 8002916:	d101      	bne.n	800291c <HAL_MultiProcessor_Init+0x5c>
  {
    return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e041      	b.n	80029a0 <HAL_MultiProcessor_Init+0xe0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002920:	2b00      	cmp	r3, #0
 8002922:	d003      	beq.n	800292c <HAL_MultiProcessor_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	0018      	movs	r0, r3
 8002928:	f000 fc5c 	bl	80031e4 <UART_AdvFeatureConfig>
  }

  /* In multiprocessor mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register. */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	685a      	ldr	r2, [r3, #4]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	491c      	ldr	r1, [pc, #112]	; (80029a8 <HAL_MultiProcessor_Init+0xe8>)
 8002938:	400a      	ands	r2, r1
 800293a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	689a      	ldr	r2, [r3, #8]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	212a      	movs	r1, #42	; 0x2a
 8002948:	438a      	bics	r2, r1
 800294a:	609a      	str	r2, [r3, #8]

  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	2380      	movs	r3, #128	; 0x80
 8002950:	011b      	lsls	r3, r3, #4
 8002952:	429a      	cmp	r2, r3
 8002954:	d10c      	bne.n	8002970 <HAL_MultiProcessor_Init+0xb0>
  {
    /* If address mark wake up method is chosen, set the USART address node */
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	021b      	lsls	r3, r3, #8
 800295e:	0a19      	lsrs	r1, r3, #8
 8002960:	230b      	movs	r3, #11
 8002962:	18fb      	adds	r3, r7, r3
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	061a      	lsls	r2, r3, #24
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	430a      	orrs	r2, r1
 800296e:	605a      	str	r2, [r3, #4]
  }

  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a0d      	ldr	r2, [pc, #52]	; (80029ac <HAL_MultiProcessor_Init+0xec>)
 8002978:	4013      	ands	r3, r2
 800297a:	0019      	movs	r1, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	430a      	orrs	r2, r1
 8002984:	601a      	str	r2, [r3, #0]

  __HAL_UART_ENABLE(huart);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2101      	movs	r1, #1
 8002992:	430a      	orrs	r2, r1
 8002994:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	0018      	movs	r0, r3
 800299a:	f000 fcd7 	bl	800334c <UART_CheckIdleState>
 800299e:	0003      	movs	r3, r0
}
 80029a0:	0018      	movs	r0, r3
 80029a2:	46bd      	mov	sp, r7
 80029a4:	b004      	add	sp, #16
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	ffffb7ff 	.word	0xffffb7ff
 80029ac:	fffff7ff 	.word	0xfffff7ff

080029b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b08a      	sub	sp, #40	; 0x28
 80029b4:	af02      	add	r7, sp, #8
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	603b      	str	r3, [r7, #0]
 80029bc:	1dbb      	adds	r3, r7, #6
 80029be:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029c4:	2b20      	cmp	r3, #32
 80029c6:	d000      	beq.n	80029ca <HAL_UART_Transmit+0x1a>
 80029c8:	e095      	b.n	8002af6 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d003      	beq.n	80029d8 <HAL_UART_Transmit+0x28>
 80029d0:	1dbb      	adds	r3, r7, #6
 80029d2:	881b      	ldrh	r3, [r3, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d101      	bne.n	80029dc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	e08d      	b.n	8002af8 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	689a      	ldr	r2, [r3, #8]
 80029e0:	2380      	movs	r3, #128	; 0x80
 80029e2:	015b      	lsls	r3, r3, #5
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d109      	bne.n	80029fc <HAL_UART_Transmit+0x4c>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	691b      	ldr	r3, [r3, #16]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d105      	bne.n	80029fc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	2201      	movs	r2, #1
 80029f4:	4013      	ands	r3, r2
 80029f6:	d001      	beq.n	80029fc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e07d      	b.n	8002af8 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2274      	movs	r2, #116	; 0x74
 8002a00:	5c9b      	ldrb	r3, [r3, r2]
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d101      	bne.n	8002a0a <HAL_UART_Transmit+0x5a>
 8002a06:	2302      	movs	r3, #2
 8002a08:	e076      	b.n	8002af8 <HAL_UART_Transmit+0x148>
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2274      	movs	r2, #116	; 0x74
 8002a0e:	2101      	movs	r1, #1
 8002a10:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2280      	movs	r2, #128	; 0x80
 8002a16:	2100      	movs	r1, #0
 8002a18:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2221      	movs	r2, #33	; 0x21
 8002a1e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a20:	f7fe f8f4 	bl	8000c0c <HAL_GetTick>
 8002a24:	0003      	movs	r3, r0
 8002a26:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	1dba      	adds	r2, r7, #6
 8002a2c:	2150      	movs	r1, #80	; 0x50
 8002a2e:	8812      	ldrh	r2, [r2, #0]
 8002a30:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	1dba      	adds	r2, r7, #6
 8002a36:	2152      	movs	r1, #82	; 0x52
 8002a38:	8812      	ldrh	r2, [r2, #0]
 8002a3a:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	689a      	ldr	r2, [r3, #8]
 8002a40:	2380      	movs	r3, #128	; 0x80
 8002a42:	015b      	lsls	r3, r3, #5
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d108      	bne.n	8002a5a <HAL_UART_Transmit+0xaa>
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	691b      	ldr	r3, [r3, #16]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d104      	bne.n	8002a5a <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8002a50:	2300      	movs	r3, #0
 8002a52:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	61bb      	str	r3, [r7, #24]
 8002a58:	e003      	b.n	8002a62 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2274      	movs	r2, #116	; 0x74
 8002a66:	2100      	movs	r1, #0
 8002a68:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8002a6a:	e02c      	b.n	8002ac6 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a6c:	697a      	ldr	r2, [r7, #20]
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	9300      	str	r3, [sp, #0]
 8002a74:	0013      	movs	r3, r2
 8002a76:	2200      	movs	r2, #0
 8002a78:	2180      	movs	r1, #128	; 0x80
 8002a7a:	f000 fcaf 	bl	80033dc <UART_WaitOnFlagUntilTimeout>
 8002a7e:	1e03      	subs	r3, r0, #0
 8002a80:	d001      	beq.n	8002a86 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e038      	b.n	8002af8 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d10b      	bne.n	8002aa4 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a8c:	69bb      	ldr	r3, [r7, #24]
 8002a8e:	881b      	ldrh	r3, [r3, #0]
 8002a90:	001a      	movs	r2, r3
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	05d2      	lsls	r2, r2, #23
 8002a98:	0dd2      	lsrs	r2, r2, #23
 8002a9a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	3302      	adds	r3, #2
 8002aa0:	61bb      	str	r3, [r7, #24]
 8002aa2:	e007      	b.n	8002ab4 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	781a      	ldrb	r2, [r3, #0]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2252      	movs	r2, #82	; 0x52
 8002ab8:	5a9b      	ldrh	r3, [r3, r2]
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	3b01      	subs	r3, #1
 8002abe:	b299      	uxth	r1, r3
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2252      	movs	r2, #82	; 0x52
 8002ac4:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2252      	movs	r2, #82	; 0x52
 8002aca:	5a9b      	ldrh	r3, [r3, r2]
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1cc      	bne.n	8002a6c <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ad2:	697a      	ldr	r2, [r7, #20]
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	9300      	str	r3, [sp, #0]
 8002ada:	0013      	movs	r3, r2
 8002adc:	2200      	movs	r2, #0
 8002ade:	2140      	movs	r1, #64	; 0x40
 8002ae0:	f000 fc7c 	bl	80033dc <UART_WaitOnFlagUntilTimeout>
 8002ae4:	1e03      	subs	r3, r0, #0
 8002ae6:	d001      	beq.n	8002aec <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e005      	b.n	8002af8 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2220      	movs	r2, #32
 8002af0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002af2:	2300      	movs	r3, #0
 8002af4:	e000      	b.n	8002af8 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8002af6:	2302      	movs	r3, #2
  }
}
 8002af8:	0018      	movs	r0, r3
 8002afa:	46bd      	mov	sp, r7
 8002afc:	b008      	add	sp, #32
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b08a      	sub	sp, #40	; 0x28
 8002b04:	af02      	add	r7, sp, #8
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	60b9      	str	r1, [r7, #8]
 8002b0a:	603b      	str	r3, [r7, #0]
 8002b0c:	1dbb      	adds	r3, r7, #6
 8002b0e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b14:	2b20      	cmp	r3, #32
 8002b16:	d000      	beq.n	8002b1a <HAL_UART_Receive+0x1a>
 8002b18:	e0d9      	b.n	8002cce <HAL_UART_Receive+0x1ce>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d003      	beq.n	8002b28 <HAL_UART_Receive+0x28>
 8002b20:	1dbb      	adds	r3, r7, #6
 8002b22:	881b      	ldrh	r3, [r3, #0]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d101      	bne.n	8002b2c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e0d1      	b.n	8002cd0 <HAL_UART_Receive+0x1d0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	689a      	ldr	r2, [r3, #8]
 8002b30:	2380      	movs	r3, #128	; 0x80
 8002b32:	015b      	lsls	r3, r3, #5
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d109      	bne.n	8002b4c <HAL_UART_Receive+0x4c>
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	691b      	ldr	r3, [r3, #16]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d105      	bne.n	8002b4c <HAL_UART_Receive+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	2201      	movs	r2, #1
 8002b44:	4013      	ands	r3, r2
 8002b46:	d001      	beq.n	8002b4c <HAL_UART_Receive+0x4c>
      {
        return  HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e0c1      	b.n	8002cd0 <HAL_UART_Receive+0x1d0>
      }
    }

    __HAL_LOCK(huart);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2274      	movs	r2, #116	; 0x74
 8002b50:	5c9b      	ldrb	r3, [r3, r2]
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d101      	bne.n	8002b5a <HAL_UART_Receive+0x5a>
 8002b56:	2302      	movs	r3, #2
 8002b58:	e0ba      	b.n	8002cd0 <HAL_UART_Receive+0x1d0>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2274      	movs	r2, #116	; 0x74
 8002b5e:	2101      	movs	r1, #1
 8002b60:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2280      	movs	r2, #128	; 0x80
 8002b66:	2100      	movs	r1, #0
 8002b68:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2222      	movs	r2, #34	; 0x22
 8002b6e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b76:	f7fe f849 	bl	8000c0c <HAL_GetTick>
 8002b7a:	0003      	movs	r3, r0
 8002b7c:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	1dba      	adds	r2, r7, #6
 8002b82:	2158      	movs	r1, #88	; 0x58
 8002b84:	8812      	ldrh	r2, [r2, #0]
 8002b86:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	1dba      	adds	r2, r7, #6
 8002b8c:	215a      	movs	r1, #90	; 0x5a
 8002b8e:	8812      	ldrh	r2, [r2, #0]
 8002b90:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	689a      	ldr	r2, [r3, #8]
 8002b96:	2380      	movs	r3, #128	; 0x80
 8002b98:	015b      	lsls	r3, r3, #5
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d10d      	bne.n	8002bba <HAL_UART_Receive+0xba>
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d104      	bne.n	8002bb0 <HAL_UART_Receive+0xb0>
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	225c      	movs	r2, #92	; 0x5c
 8002baa:	494b      	ldr	r1, [pc, #300]	; (8002cd8 <HAL_UART_Receive+0x1d8>)
 8002bac:	5299      	strh	r1, [r3, r2]
 8002bae:	e02e      	b.n	8002c0e <HAL_UART_Receive+0x10e>
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	225c      	movs	r2, #92	; 0x5c
 8002bb4:	21ff      	movs	r1, #255	; 0xff
 8002bb6:	5299      	strh	r1, [r3, r2]
 8002bb8:	e029      	b.n	8002c0e <HAL_UART_Receive+0x10e>
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d10d      	bne.n	8002bde <HAL_UART_Receive+0xde>
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	691b      	ldr	r3, [r3, #16]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d104      	bne.n	8002bd4 <HAL_UART_Receive+0xd4>
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	225c      	movs	r2, #92	; 0x5c
 8002bce:	21ff      	movs	r1, #255	; 0xff
 8002bd0:	5299      	strh	r1, [r3, r2]
 8002bd2:	e01c      	b.n	8002c0e <HAL_UART_Receive+0x10e>
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	225c      	movs	r2, #92	; 0x5c
 8002bd8:	217f      	movs	r1, #127	; 0x7f
 8002bda:	5299      	strh	r1, [r3, r2]
 8002bdc:	e017      	b.n	8002c0e <HAL_UART_Receive+0x10e>
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	689a      	ldr	r2, [r3, #8]
 8002be2:	2380      	movs	r3, #128	; 0x80
 8002be4:	055b      	lsls	r3, r3, #21
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d10d      	bne.n	8002c06 <HAL_UART_Receive+0x106>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	691b      	ldr	r3, [r3, #16]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d104      	bne.n	8002bfc <HAL_UART_Receive+0xfc>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	225c      	movs	r2, #92	; 0x5c
 8002bf6:	217f      	movs	r1, #127	; 0x7f
 8002bf8:	5299      	strh	r1, [r3, r2]
 8002bfa:	e008      	b.n	8002c0e <HAL_UART_Receive+0x10e>
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	225c      	movs	r2, #92	; 0x5c
 8002c00:	213f      	movs	r1, #63	; 0x3f
 8002c02:	5299      	strh	r1, [r3, r2]
 8002c04:	e003      	b.n	8002c0e <HAL_UART_Receive+0x10e>
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	225c      	movs	r2, #92	; 0x5c
 8002c0a:	2100      	movs	r1, #0
 8002c0c:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8002c0e:	2312      	movs	r3, #18
 8002c10:	18fb      	adds	r3, r7, r3
 8002c12:	68fa      	ldr	r2, [r7, #12]
 8002c14:	215c      	movs	r1, #92	; 0x5c
 8002c16:	5a52      	ldrh	r2, [r2, r1]
 8002c18:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	689a      	ldr	r2, [r3, #8]
 8002c1e:	2380      	movs	r3, #128	; 0x80
 8002c20:	015b      	lsls	r3, r3, #5
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d108      	bne.n	8002c38 <HAL_UART_Receive+0x138>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d104      	bne.n	8002c38 <HAL_UART_Receive+0x138>
    {
      pdata8bits  = NULL;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	61bb      	str	r3, [r7, #24]
 8002c36:	e003      	b.n	8002c40 <HAL_UART_Receive+0x140>
    }
    else
    {
      pdata8bits  = pData;
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2274      	movs	r2, #116	; 0x74
 8002c44:	2100      	movs	r1, #0
 8002c46:	5499      	strb	r1, [r3, r2]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002c48:	e036      	b.n	8002cb8 <HAL_UART_Receive+0x1b8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002c4a:	697a      	ldr	r2, [r7, #20]
 8002c4c:	68f8      	ldr	r0, [r7, #12]
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	9300      	str	r3, [sp, #0]
 8002c52:	0013      	movs	r3, r2
 8002c54:	2200      	movs	r2, #0
 8002c56:	2120      	movs	r1, #32
 8002c58:	f000 fbc0 	bl	80033dc <UART_WaitOnFlagUntilTimeout>
 8002c5c:	1e03      	subs	r3, r0, #0
 8002c5e:	d001      	beq.n	8002c64 <HAL_UART_Receive+0x164>
      {
        return HAL_TIMEOUT;
 8002c60:	2303      	movs	r3, #3
 8002c62:	e035      	b.n	8002cd0 <HAL_UART_Receive+0x1d0>
      }
      if (pdata8bits == NULL)
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d10e      	bne.n	8002c88 <HAL_UART_Receive+0x188>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	2212      	movs	r2, #18
 8002c74:	18ba      	adds	r2, r7, r2
 8002c76:	8812      	ldrh	r2, [r2, #0]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	b29a      	uxth	r2, r3
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	3302      	adds	r3, #2
 8002c84:	61bb      	str	r3, [r7, #24]
 8002c86:	e00e      	b.n	8002ca6 <HAL_UART_Receive+0x1a6>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	2212      	movs	r2, #18
 8002c92:	18ba      	adds	r2, r7, r2
 8002c94:	8812      	ldrh	r2, [r2, #0]
 8002c96:	b2d2      	uxtb	r2, r2
 8002c98:	4013      	ands	r3, r2
 8002c9a:	b2da      	uxtb	r2, r3
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	225a      	movs	r2, #90	; 0x5a
 8002caa:	5a9b      	ldrh	r3, [r3, r2]
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	3b01      	subs	r3, #1
 8002cb0:	b299      	uxth	r1, r3
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	225a      	movs	r2, #90	; 0x5a
 8002cb6:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	225a      	movs	r2, #90	; 0x5a
 8002cbc:	5a9b      	ldrh	r3, [r3, r2]
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d1c2      	bne.n	8002c4a <HAL_UART_Receive+0x14a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2220      	movs	r2, #32
 8002cc8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	e000      	b.n	8002cd0 <HAL_UART_Receive+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8002cce:	2302      	movs	r3, #2
  }
}
 8002cd0:	0018      	movs	r0, r3
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	b008      	add	sp, #32
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	000001ff 	.word	0x000001ff

08002cdc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cdc:	b5b0      	push	{r4, r5, r7, lr}
 8002cde:	b08e      	sub	sp, #56	; 0x38
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ce4:	231a      	movs	r3, #26
 8002ce6:	2218      	movs	r2, #24
 8002ce8:	189b      	adds	r3, r3, r2
 8002cea:	19db      	adds	r3, r3, r7
 8002cec:	2200      	movs	r2, #0
 8002cee:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002cf0:	69fb      	ldr	r3, [r7, #28]
 8002cf2:	689a      	ldr	r2, [r3, #8]
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	691b      	ldr	r3, [r3, #16]
 8002cf8:	431a      	orrs	r2, r3
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	695b      	ldr	r3, [r3, #20]
 8002cfe:	431a      	orrs	r2, r3
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	69db      	ldr	r3, [r3, #28]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4ac6      	ldr	r2, [pc, #792]	; (8003028 <UART_SetConfig+0x34c>)
 8002d10:	4013      	ands	r3, r2
 8002d12:	0019      	movs	r1, r3
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	4ac1      	ldr	r2, [pc, #772]	; (800302c <UART_SetConfig+0x350>)
 8002d26:	4013      	ands	r3, r2
 8002d28:	0019      	movs	r1, r3
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	68da      	ldr	r2, [r3, #12]
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	430a      	orrs	r2, r1
 8002d34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	699b      	ldr	r3, [r3, #24]
 8002d3a:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4abb      	ldr	r2, [pc, #748]	; (8003030 <UART_SetConfig+0x354>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d004      	beq.n	8002d50 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	6a1b      	ldr	r3, [r3, #32]
 8002d4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	4ab7      	ldr	r2, [pc, #732]	; (8003034 <UART_SetConfig+0x358>)
 8002d58:	4013      	ands	r3, r2
 8002d5a:	0019      	movs	r1, r3
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d62:	430a      	orrs	r2, r1
 8002d64:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4ab3      	ldr	r2, [pc, #716]	; (8003038 <UART_SetConfig+0x35c>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d131      	bne.n	8002dd4 <UART_SetConfig+0xf8>
 8002d70:	4bb2      	ldr	r3, [pc, #712]	; (800303c <UART_SetConfig+0x360>)
 8002d72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d74:	2203      	movs	r2, #3
 8002d76:	4013      	ands	r3, r2
 8002d78:	2b03      	cmp	r3, #3
 8002d7a:	d01d      	beq.n	8002db8 <UART_SetConfig+0xdc>
 8002d7c:	d823      	bhi.n	8002dc6 <UART_SetConfig+0xea>
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	d00c      	beq.n	8002d9c <UART_SetConfig+0xc0>
 8002d82:	d820      	bhi.n	8002dc6 <UART_SetConfig+0xea>
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d002      	beq.n	8002d8e <UART_SetConfig+0xb2>
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d00e      	beq.n	8002daa <UART_SetConfig+0xce>
 8002d8c:	e01b      	b.n	8002dc6 <UART_SetConfig+0xea>
 8002d8e:	231b      	movs	r3, #27
 8002d90:	2218      	movs	r2, #24
 8002d92:	189b      	adds	r3, r3, r2
 8002d94:	19db      	adds	r3, r3, r7
 8002d96:	2201      	movs	r2, #1
 8002d98:	701a      	strb	r2, [r3, #0]
 8002d9a:	e09c      	b.n	8002ed6 <UART_SetConfig+0x1fa>
 8002d9c:	231b      	movs	r3, #27
 8002d9e:	2218      	movs	r2, #24
 8002da0:	189b      	adds	r3, r3, r2
 8002da2:	19db      	adds	r3, r3, r7
 8002da4:	2202      	movs	r2, #2
 8002da6:	701a      	strb	r2, [r3, #0]
 8002da8:	e095      	b.n	8002ed6 <UART_SetConfig+0x1fa>
 8002daa:	231b      	movs	r3, #27
 8002dac:	2218      	movs	r2, #24
 8002dae:	189b      	adds	r3, r3, r2
 8002db0:	19db      	adds	r3, r3, r7
 8002db2:	2204      	movs	r2, #4
 8002db4:	701a      	strb	r2, [r3, #0]
 8002db6:	e08e      	b.n	8002ed6 <UART_SetConfig+0x1fa>
 8002db8:	231b      	movs	r3, #27
 8002dba:	2218      	movs	r2, #24
 8002dbc:	189b      	adds	r3, r3, r2
 8002dbe:	19db      	adds	r3, r3, r7
 8002dc0:	2208      	movs	r2, #8
 8002dc2:	701a      	strb	r2, [r3, #0]
 8002dc4:	e087      	b.n	8002ed6 <UART_SetConfig+0x1fa>
 8002dc6:	231b      	movs	r3, #27
 8002dc8:	2218      	movs	r2, #24
 8002dca:	189b      	adds	r3, r3, r2
 8002dcc:	19db      	adds	r3, r3, r7
 8002dce:	2210      	movs	r2, #16
 8002dd0:	701a      	strb	r2, [r3, #0]
 8002dd2:	e080      	b.n	8002ed6 <UART_SetConfig+0x1fa>
 8002dd4:	69fb      	ldr	r3, [r7, #28]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a99      	ldr	r2, [pc, #612]	; (8003040 <UART_SetConfig+0x364>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d131      	bne.n	8002e42 <UART_SetConfig+0x166>
 8002dde:	4b97      	ldr	r3, [pc, #604]	; (800303c <UART_SetConfig+0x360>)
 8002de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002de2:	220c      	movs	r2, #12
 8002de4:	4013      	ands	r3, r2
 8002de6:	2b0c      	cmp	r3, #12
 8002de8:	d01d      	beq.n	8002e26 <UART_SetConfig+0x14a>
 8002dea:	d823      	bhi.n	8002e34 <UART_SetConfig+0x158>
 8002dec:	2b08      	cmp	r3, #8
 8002dee:	d00c      	beq.n	8002e0a <UART_SetConfig+0x12e>
 8002df0:	d820      	bhi.n	8002e34 <UART_SetConfig+0x158>
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d002      	beq.n	8002dfc <UART_SetConfig+0x120>
 8002df6:	2b04      	cmp	r3, #4
 8002df8:	d00e      	beq.n	8002e18 <UART_SetConfig+0x13c>
 8002dfa:	e01b      	b.n	8002e34 <UART_SetConfig+0x158>
 8002dfc:	231b      	movs	r3, #27
 8002dfe:	2218      	movs	r2, #24
 8002e00:	189b      	adds	r3, r3, r2
 8002e02:	19db      	adds	r3, r3, r7
 8002e04:	2200      	movs	r2, #0
 8002e06:	701a      	strb	r2, [r3, #0]
 8002e08:	e065      	b.n	8002ed6 <UART_SetConfig+0x1fa>
 8002e0a:	231b      	movs	r3, #27
 8002e0c:	2218      	movs	r2, #24
 8002e0e:	189b      	adds	r3, r3, r2
 8002e10:	19db      	adds	r3, r3, r7
 8002e12:	2202      	movs	r2, #2
 8002e14:	701a      	strb	r2, [r3, #0]
 8002e16:	e05e      	b.n	8002ed6 <UART_SetConfig+0x1fa>
 8002e18:	231b      	movs	r3, #27
 8002e1a:	2218      	movs	r2, #24
 8002e1c:	189b      	adds	r3, r3, r2
 8002e1e:	19db      	adds	r3, r3, r7
 8002e20:	2204      	movs	r2, #4
 8002e22:	701a      	strb	r2, [r3, #0]
 8002e24:	e057      	b.n	8002ed6 <UART_SetConfig+0x1fa>
 8002e26:	231b      	movs	r3, #27
 8002e28:	2218      	movs	r2, #24
 8002e2a:	189b      	adds	r3, r3, r2
 8002e2c:	19db      	adds	r3, r3, r7
 8002e2e:	2208      	movs	r2, #8
 8002e30:	701a      	strb	r2, [r3, #0]
 8002e32:	e050      	b.n	8002ed6 <UART_SetConfig+0x1fa>
 8002e34:	231b      	movs	r3, #27
 8002e36:	2218      	movs	r2, #24
 8002e38:	189b      	adds	r3, r3, r2
 8002e3a:	19db      	adds	r3, r3, r7
 8002e3c:	2210      	movs	r2, #16
 8002e3e:	701a      	strb	r2, [r3, #0]
 8002e40:	e049      	b.n	8002ed6 <UART_SetConfig+0x1fa>
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a7a      	ldr	r2, [pc, #488]	; (8003030 <UART_SetConfig+0x354>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d13e      	bne.n	8002eca <UART_SetConfig+0x1ee>
 8002e4c:	4b7b      	ldr	r3, [pc, #492]	; (800303c <UART_SetConfig+0x360>)
 8002e4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e50:	23c0      	movs	r3, #192	; 0xc0
 8002e52:	011b      	lsls	r3, r3, #4
 8002e54:	4013      	ands	r3, r2
 8002e56:	22c0      	movs	r2, #192	; 0xc0
 8002e58:	0112      	lsls	r2, r2, #4
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d027      	beq.n	8002eae <UART_SetConfig+0x1d2>
 8002e5e:	22c0      	movs	r2, #192	; 0xc0
 8002e60:	0112      	lsls	r2, r2, #4
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d82a      	bhi.n	8002ebc <UART_SetConfig+0x1e0>
 8002e66:	2280      	movs	r2, #128	; 0x80
 8002e68:	0112      	lsls	r2, r2, #4
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d011      	beq.n	8002e92 <UART_SetConfig+0x1b6>
 8002e6e:	2280      	movs	r2, #128	; 0x80
 8002e70:	0112      	lsls	r2, r2, #4
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d822      	bhi.n	8002ebc <UART_SetConfig+0x1e0>
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d004      	beq.n	8002e84 <UART_SetConfig+0x1a8>
 8002e7a:	2280      	movs	r2, #128	; 0x80
 8002e7c:	00d2      	lsls	r2, r2, #3
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d00e      	beq.n	8002ea0 <UART_SetConfig+0x1c4>
 8002e82:	e01b      	b.n	8002ebc <UART_SetConfig+0x1e0>
 8002e84:	231b      	movs	r3, #27
 8002e86:	2218      	movs	r2, #24
 8002e88:	189b      	adds	r3, r3, r2
 8002e8a:	19db      	adds	r3, r3, r7
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	701a      	strb	r2, [r3, #0]
 8002e90:	e021      	b.n	8002ed6 <UART_SetConfig+0x1fa>
 8002e92:	231b      	movs	r3, #27
 8002e94:	2218      	movs	r2, #24
 8002e96:	189b      	adds	r3, r3, r2
 8002e98:	19db      	adds	r3, r3, r7
 8002e9a:	2202      	movs	r2, #2
 8002e9c:	701a      	strb	r2, [r3, #0]
 8002e9e:	e01a      	b.n	8002ed6 <UART_SetConfig+0x1fa>
 8002ea0:	231b      	movs	r3, #27
 8002ea2:	2218      	movs	r2, #24
 8002ea4:	189b      	adds	r3, r3, r2
 8002ea6:	19db      	adds	r3, r3, r7
 8002ea8:	2204      	movs	r2, #4
 8002eaa:	701a      	strb	r2, [r3, #0]
 8002eac:	e013      	b.n	8002ed6 <UART_SetConfig+0x1fa>
 8002eae:	231b      	movs	r3, #27
 8002eb0:	2218      	movs	r2, #24
 8002eb2:	189b      	adds	r3, r3, r2
 8002eb4:	19db      	adds	r3, r3, r7
 8002eb6:	2208      	movs	r2, #8
 8002eb8:	701a      	strb	r2, [r3, #0]
 8002eba:	e00c      	b.n	8002ed6 <UART_SetConfig+0x1fa>
 8002ebc:	231b      	movs	r3, #27
 8002ebe:	2218      	movs	r2, #24
 8002ec0:	189b      	adds	r3, r3, r2
 8002ec2:	19db      	adds	r3, r3, r7
 8002ec4:	2210      	movs	r2, #16
 8002ec6:	701a      	strb	r2, [r3, #0]
 8002ec8:	e005      	b.n	8002ed6 <UART_SetConfig+0x1fa>
 8002eca:	231b      	movs	r3, #27
 8002ecc:	2218      	movs	r2, #24
 8002ece:	189b      	adds	r3, r3, r2
 8002ed0:	19db      	adds	r3, r3, r7
 8002ed2:	2210      	movs	r2, #16
 8002ed4:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a55      	ldr	r2, [pc, #340]	; (8003030 <UART_SetConfig+0x354>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d000      	beq.n	8002ee2 <UART_SetConfig+0x206>
 8002ee0:	e084      	b.n	8002fec <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002ee2:	231b      	movs	r3, #27
 8002ee4:	2218      	movs	r2, #24
 8002ee6:	189b      	adds	r3, r3, r2
 8002ee8:	19db      	adds	r3, r3, r7
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	2b08      	cmp	r3, #8
 8002eee:	d01d      	beq.n	8002f2c <UART_SetConfig+0x250>
 8002ef0:	dc20      	bgt.n	8002f34 <UART_SetConfig+0x258>
 8002ef2:	2b04      	cmp	r3, #4
 8002ef4:	d015      	beq.n	8002f22 <UART_SetConfig+0x246>
 8002ef6:	dc1d      	bgt.n	8002f34 <UART_SetConfig+0x258>
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d002      	beq.n	8002f02 <UART_SetConfig+0x226>
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d005      	beq.n	8002f0c <UART_SetConfig+0x230>
 8002f00:	e018      	b.n	8002f34 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f02:	f7ff fb4d 	bl	80025a0 <HAL_RCC_GetPCLK1Freq>
 8002f06:	0003      	movs	r3, r0
 8002f08:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f0a:	e01c      	b.n	8002f46 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f0c:	4b4b      	ldr	r3, [pc, #300]	; (800303c <UART_SetConfig+0x360>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2210      	movs	r2, #16
 8002f12:	4013      	ands	r3, r2
 8002f14:	d002      	beq.n	8002f1c <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002f16:	4b4b      	ldr	r3, [pc, #300]	; (8003044 <UART_SetConfig+0x368>)
 8002f18:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002f1a:	e014      	b.n	8002f46 <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8002f1c:	4b4a      	ldr	r3, [pc, #296]	; (8003048 <UART_SetConfig+0x36c>)
 8002f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f20:	e011      	b.n	8002f46 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f22:	f7ff fa8d 	bl	8002440 <HAL_RCC_GetSysClockFreq>
 8002f26:	0003      	movs	r3, r0
 8002f28:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f2a:	e00c      	b.n	8002f46 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f2c:	2380      	movs	r3, #128	; 0x80
 8002f2e:	021b      	lsls	r3, r3, #8
 8002f30:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f32:	e008      	b.n	8002f46 <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8002f34:	2300      	movs	r3, #0
 8002f36:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002f38:	231a      	movs	r3, #26
 8002f3a:	2218      	movs	r2, #24
 8002f3c:	189b      	adds	r3, r3, r2
 8002f3e:	19db      	adds	r3, r3, r7
 8002f40:	2201      	movs	r2, #1
 8002f42:	701a      	strb	r2, [r3, #0]
        break;
 8002f44:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d100      	bne.n	8002f4e <UART_SetConfig+0x272>
 8002f4c:	e133      	b.n	80031b6 <UART_SetConfig+0x4da>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	685a      	ldr	r2, [r3, #4]
 8002f52:	0013      	movs	r3, r2
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	189b      	adds	r3, r3, r2
 8002f58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d305      	bcc.n	8002f6a <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002f64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d906      	bls.n	8002f78 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8002f6a:	231a      	movs	r3, #26
 8002f6c:	2218      	movs	r2, #24
 8002f6e:	189b      	adds	r3, r3, r2
 8002f70:	19db      	adds	r3, r3, r7
 8002f72:	2201      	movs	r2, #1
 8002f74:	701a      	strb	r2, [r3, #0]
 8002f76:	e11e      	b.n	80031b6 <UART_SetConfig+0x4da>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f7a:	613b      	str	r3, [r7, #16]
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	617b      	str	r3, [r7, #20]
 8002f80:	6939      	ldr	r1, [r7, #16]
 8002f82:	697a      	ldr	r2, [r7, #20]
 8002f84:	000b      	movs	r3, r1
 8002f86:	0e1b      	lsrs	r3, r3, #24
 8002f88:	0010      	movs	r0, r2
 8002f8a:	0205      	lsls	r5, r0, #8
 8002f8c:	431d      	orrs	r5, r3
 8002f8e:	000b      	movs	r3, r1
 8002f90:	021c      	lsls	r4, r3, #8
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	085b      	lsrs	r3, r3, #1
 8002f98:	60bb      	str	r3, [r7, #8]
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	60fb      	str	r3, [r7, #12]
 8002f9e:	68b8      	ldr	r0, [r7, #8]
 8002fa0:	68f9      	ldr	r1, [r7, #12]
 8002fa2:	1900      	adds	r0, r0, r4
 8002fa4:	4169      	adcs	r1, r5
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	603b      	str	r3, [r7, #0]
 8002fac:	2300      	movs	r3, #0
 8002fae:	607b      	str	r3, [r7, #4]
 8002fb0:	683a      	ldr	r2, [r7, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f7fd f93e 	bl	8000234 <__aeabi_uldivmod>
 8002fb8:	0002      	movs	r2, r0
 8002fba:	000b      	movs	r3, r1
 8002fbc:	0013      	movs	r3, r2
 8002fbe:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002fc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002fc2:	23c0      	movs	r3, #192	; 0xc0
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d309      	bcc.n	8002fde <UART_SetConfig+0x302>
 8002fca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002fcc:	2380      	movs	r3, #128	; 0x80
 8002fce:	035b      	lsls	r3, r3, #13
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d204      	bcs.n	8002fde <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002fda:	60da      	str	r2, [r3, #12]
 8002fdc:	e0eb      	b.n	80031b6 <UART_SetConfig+0x4da>
        }
        else
        {
          ret = HAL_ERROR;
 8002fde:	231a      	movs	r3, #26
 8002fe0:	2218      	movs	r2, #24
 8002fe2:	189b      	adds	r3, r3, r2
 8002fe4:	19db      	adds	r3, r3, r7
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	701a      	strb	r2, [r3, #0]
 8002fea:	e0e4      	b.n	80031b6 <UART_SetConfig+0x4da>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	69da      	ldr	r2, [r3, #28]
 8002ff0:	2380      	movs	r3, #128	; 0x80
 8002ff2:	021b      	lsls	r3, r3, #8
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d000      	beq.n	8002ffa <UART_SetConfig+0x31e>
 8002ff8:	e086      	b.n	8003108 <UART_SetConfig+0x42c>
  {
    switch (clocksource)
 8002ffa:	231b      	movs	r3, #27
 8002ffc:	2218      	movs	r2, #24
 8002ffe:	189b      	adds	r3, r3, r2
 8003000:	19db      	adds	r3, r3, r7
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	2b08      	cmp	r3, #8
 8003006:	d837      	bhi.n	8003078 <UART_SetConfig+0x39c>
 8003008:	009a      	lsls	r2, r3, #2
 800300a:	4b10      	ldr	r3, [pc, #64]	; (800304c <UART_SetConfig+0x370>)
 800300c:	18d3      	adds	r3, r2, r3
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003012:	f7ff fac5 	bl	80025a0 <HAL_RCC_GetPCLK1Freq>
 8003016:	0003      	movs	r3, r0
 8003018:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800301a:	e036      	b.n	800308a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800301c:	f7ff fad6 	bl	80025cc <HAL_RCC_GetPCLK2Freq>
 8003020:	0003      	movs	r3, r0
 8003022:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003024:	e031      	b.n	800308a <UART_SetConfig+0x3ae>
 8003026:	46c0      	nop			; (mov r8, r8)
 8003028:	efff69f3 	.word	0xefff69f3
 800302c:	ffffcfff 	.word	0xffffcfff
 8003030:	40004800 	.word	0x40004800
 8003034:	fffff4ff 	.word	0xfffff4ff
 8003038:	40013800 	.word	0x40013800
 800303c:	40021000 	.word	0x40021000
 8003040:	40004400 	.word	0x40004400
 8003044:	003d0900 	.word	0x003d0900
 8003048:	00f42400 	.word	0x00f42400
 800304c:	080045d4 	.word	0x080045d4
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003050:	4b60      	ldr	r3, [pc, #384]	; (80031d4 <UART_SetConfig+0x4f8>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2210      	movs	r2, #16
 8003056:	4013      	ands	r3, r2
 8003058:	d002      	beq.n	8003060 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800305a:	4b5f      	ldr	r3, [pc, #380]	; (80031d8 <UART_SetConfig+0x4fc>)
 800305c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800305e:	e014      	b.n	800308a <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8003060:	4b5e      	ldr	r3, [pc, #376]	; (80031dc <UART_SetConfig+0x500>)
 8003062:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003064:	e011      	b.n	800308a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003066:	f7ff f9eb 	bl	8002440 <HAL_RCC_GetSysClockFreq>
 800306a:	0003      	movs	r3, r0
 800306c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800306e:	e00c      	b.n	800308a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003070:	2380      	movs	r3, #128	; 0x80
 8003072:	021b      	lsls	r3, r3, #8
 8003074:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003076:	e008      	b.n	800308a <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8003078:	2300      	movs	r3, #0
 800307a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800307c:	231a      	movs	r3, #26
 800307e:	2218      	movs	r2, #24
 8003080:	189b      	adds	r3, r3, r2
 8003082:	19db      	adds	r3, r3, r7
 8003084:	2201      	movs	r2, #1
 8003086:	701a      	strb	r2, [r3, #0]
        break;
 8003088:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800308a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800308c:	2b00      	cmp	r3, #0
 800308e:	d100      	bne.n	8003092 <UART_SetConfig+0x3b6>
 8003090:	e091      	b.n	80031b6 <UART_SetConfig+0x4da>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003094:	005a      	lsls	r2, r3, #1
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	085b      	lsrs	r3, r3, #1
 800309c:	18d2      	adds	r2, r2, r3
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	0019      	movs	r1, r3
 80030a4:	0010      	movs	r0, r2
 80030a6:	f7fd f839 	bl	800011c <__udivsi3>
 80030aa:	0003      	movs	r3, r0
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80030b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030b2:	2b0f      	cmp	r3, #15
 80030b4:	d921      	bls.n	80030fa <UART_SetConfig+0x41e>
 80030b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030b8:	2380      	movs	r3, #128	; 0x80
 80030ba:	025b      	lsls	r3, r3, #9
 80030bc:	429a      	cmp	r2, r3
 80030be:	d21c      	bcs.n	80030fa <UART_SetConfig+0x41e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80030c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c2:	b29a      	uxth	r2, r3
 80030c4:	200e      	movs	r0, #14
 80030c6:	2418      	movs	r4, #24
 80030c8:	1903      	adds	r3, r0, r4
 80030ca:	19db      	adds	r3, r3, r7
 80030cc:	210f      	movs	r1, #15
 80030ce:	438a      	bics	r2, r1
 80030d0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80030d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030d4:	085b      	lsrs	r3, r3, #1
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	2207      	movs	r2, #7
 80030da:	4013      	ands	r3, r2
 80030dc:	b299      	uxth	r1, r3
 80030de:	1903      	adds	r3, r0, r4
 80030e0:	19db      	adds	r3, r3, r7
 80030e2:	1902      	adds	r2, r0, r4
 80030e4:	19d2      	adds	r2, r2, r7
 80030e6:	8812      	ldrh	r2, [r2, #0]
 80030e8:	430a      	orrs	r2, r1
 80030ea:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	1902      	adds	r2, r0, r4
 80030f2:	19d2      	adds	r2, r2, r7
 80030f4:	8812      	ldrh	r2, [r2, #0]
 80030f6:	60da      	str	r2, [r3, #12]
 80030f8:	e05d      	b.n	80031b6 <UART_SetConfig+0x4da>
      }
      else
      {
        ret = HAL_ERROR;
 80030fa:	231a      	movs	r3, #26
 80030fc:	2218      	movs	r2, #24
 80030fe:	189b      	adds	r3, r3, r2
 8003100:	19db      	adds	r3, r3, r7
 8003102:	2201      	movs	r2, #1
 8003104:	701a      	strb	r2, [r3, #0]
 8003106:	e056      	b.n	80031b6 <UART_SetConfig+0x4da>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003108:	231b      	movs	r3, #27
 800310a:	2218      	movs	r2, #24
 800310c:	189b      	adds	r3, r3, r2
 800310e:	19db      	adds	r3, r3, r7
 8003110:	781b      	ldrb	r3, [r3, #0]
 8003112:	2b08      	cmp	r3, #8
 8003114:	d822      	bhi.n	800315c <UART_SetConfig+0x480>
 8003116:	009a      	lsls	r2, r3, #2
 8003118:	4b31      	ldr	r3, [pc, #196]	; (80031e0 <UART_SetConfig+0x504>)
 800311a:	18d3      	adds	r3, r2, r3
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003120:	f7ff fa3e 	bl	80025a0 <HAL_RCC_GetPCLK1Freq>
 8003124:	0003      	movs	r3, r0
 8003126:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003128:	e021      	b.n	800316e <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800312a:	f7ff fa4f 	bl	80025cc <HAL_RCC_GetPCLK2Freq>
 800312e:	0003      	movs	r3, r0
 8003130:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003132:	e01c      	b.n	800316e <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003134:	4b27      	ldr	r3, [pc, #156]	; (80031d4 <UART_SetConfig+0x4f8>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2210      	movs	r2, #16
 800313a:	4013      	ands	r3, r2
 800313c:	d002      	beq.n	8003144 <UART_SetConfig+0x468>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800313e:	4b26      	ldr	r3, [pc, #152]	; (80031d8 <UART_SetConfig+0x4fc>)
 8003140:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003142:	e014      	b.n	800316e <UART_SetConfig+0x492>
          pclk = (uint32_t) HSI_VALUE;
 8003144:	4b25      	ldr	r3, [pc, #148]	; (80031dc <UART_SetConfig+0x500>)
 8003146:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003148:	e011      	b.n	800316e <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800314a:	f7ff f979 	bl	8002440 <HAL_RCC_GetSysClockFreq>
 800314e:	0003      	movs	r3, r0
 8003150:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003152:	e00c      	b.n	800316e <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003154:	2380      	movs	r3, #128	; 0x80
 8003156:	021b      	lsls	r3, r3, #8
 8003158:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800315a:	e008      	b.n	800316e <UART_SetConfig+0x492>
      default:
        pclk = 0U;
 800315c:	2300      	movs	r3, #0
 800315e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003160:	231a      	movs	r3, #26
 8003162:	2218      	movs	r2, #24
 8003164:	189b      	adds	r3, r3, r2
 8003166:	19db      	adds	r3, r3, r7
 8003168:	2201      	movs	r2, #1
 800316a:	701a      	strb	r2, [r3, #0]
        break;
 800316c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800316e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003170:	2b00      	cmp	r3, #0
 8003172:	d020      	beq.n	80031b6 <UART_SetConfig+0x4da>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	085a      	lsrs	r2, r3, #1
 800317a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800317c:	18d2      	adds	r2, r2, r3
 800317e:	69fb      	ldr	r3, [r7, #28]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	0019      	movs	r1, r3
 8003184:	0010      	movs	r0, r2
 8003186:	f7fc ffc9 	bl	800011c <__udivsi3>
 800318a:	0003      	movs	r3, r0
 800318c:	b29b      	uxth	r3, r3
 800318e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003192:	2b0f      	cmp	r3, #15
 8003194:	d909      	bls.n	80031aa <UART_SetConfig+0x4ce>
 8003196:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003198:	2380      	movs	r3, #128	; 0x80
 800319a:	025b      	lsls	r3, r3, #9
 800319c:	429a      	cmp	r2, r3
 800319e:	d204      	bcs.n	80031aa <UART_SetConfig+0x4ce>
      {
        huart->Instance->BRR = usartdiv;
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80031a6:	60da      	str	r2, [r3, #12]
 80031a8:	e005      	b.n	80031b6 <UART_SetConfig+0x4da>
      }
      else
      {
        ret = HAL_ERROR;
 80031aa:	231a      	movs	r3, #26
 80031ac:	2218      	movs	r2, #24
 80031ae:	189b      	adds	r3, r3, r2
 80031b0:	19db      	adds	r3, r3, r7
 80031b2:	2201      	movs	r2, #1
 80031b4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	2200      	movs	r2, #0
 80031ba:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	2200      	movs	r2, #0
 80031c0:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80031c2:	231a      	movs	r3, #26
 80031c4:	2218      	movs	r2, #24
 80031c6:	189b      	adds	r3, r3, r2
 80031c8:	19db      	adds	r3, r3, r7
 80031ca:	781b      	ldrb	r3, [r3, #0]
}
 80031cc:	0018      	movs	r0, r3
 80031ce:	46bd      	mov	sp, r7
 80031d0:	b00e      	add	sp, #56	; 0x38
 80031d2:	bdb0      	pop	{r4, r5, r7, pc}
 80031d4:	40021000 	.word	0x40021000
 80031d8:	003d0900 	.word	0x003d0900
 80031dc:	00f42400 	.word	0x00f42400
 80031e0:	080045f8 	.word	0x080045f8

080031e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f0:	2201      	movs	r2, #1
 80031f2:	4013      	ands	r3, r2
 80031f4:	d00b      	beq.n	800320e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	4a4a      	ldr	r2, [pc, #296]	; (8003328 <UART_AdvFeatureConfig+0x144>)
 80031fe:	4013      	ands	r3, r2
 8003200:	0019      	movs	r1, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	430a      	orrs	r2, r1
 800320c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003212:	2202      	movs	r2, #2
 8003214:	4013      	ands	r3, r2
 8003216:	d00b      	beq.n	8003230 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	4a43      	ldr	r2, [pc, #268]	; (800332c <UART_AdvFeatureConfig+0x148>)
 8003220:	4013      	ands	r3, r2
 8003222:	0019      	movs	r1, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	430a      	orrs	r2, r1
 800322e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003234:	2204      	movs	r2, #4
 8003236:	4013      	ands	r3, r2
 8003238:	d00b      	beq.n	8003252 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	4a3b      	ldr	r2, [pc, #236]	; (8003330 <UART_AdvFeatureConfig+0x14c>)
 8003242:	4013      	ands	r3, r2
 8003244:	0019      	movs	r1, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	430a      	orrs	r2, r1
 8003250:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003256:	2208      	movs	r2, #8
 8003258:	4013      	ands	r3, r2
 800325a:	d00b      	beq.n	8003274 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	4a34      	ldr	r2, [pc, #208]	; (8003334 <UART_AdvFeatureConfig+0x150>)
 8003264:	4013      	ands	r3, r2
 8003266:	0019      	movs	r1, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	430a      	orrs	r2, r1
 8003272:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003278:	2210      	movs	r2, #16
 800327a:	4013      	ands	r3, r2
 800327c:	d00b      	beq.n	8003296 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	4a2c      	ldr	r2, [pc, #176]	; (8003338 <UART_AdvFeatureConfig+0x154>)
 8003286:	4013      	ands	r3, r2
 8003288:	0019      	movs	r1, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	430a      	orrs	r2, r1
 8003294:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329a:	2220      	movs	r2, #32
 800329c:	4013      	ands	r3, r2
 800329e:	d00b      	beq.n	80032b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	4a25      	ldr	r2, [pc, #148]	; (800333c <UART_AdvFeatureConfig+0x158>)
 80032a8:	4013      	ands	r3, r2
 80032aa:	0019      	movs	r1, r3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	430a      	orrs	r2, r1
 80032b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032bc:	2240      	movs	r2, #64	; 0x40
 80032be:	4013      	ands	r3, r2
 80032c0:	d01d      	beq.n	80032fe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	4a1d      	ldr	r2, [pc, #116]	; (8003340 <UART_AdvFeatureConfig+0x15c>)
 80032ca:	4013      	ands	r3, r2
 80032cc:	0019      	movs	r1, r3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	430a      	orrs	r2, r1
 80032d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032de:	2380      	movs	r3, #128	; 0x80
 80032e0:	035b      	lsls	r3, r3, #13
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d10b      	bne.n	80032fe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	4a15      	ldr	r2, [pc, #84]	; (8003344 <UART_AdvFeatureConfig+0x160>)
 80032ee:	4013      	ands	r3, r2
 80032f0:	0019      	movs	r1, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	430a      	orrs	r2, r1
 80032fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003302:	2280      	movs	r2, #128	; 0x80
 8003304:	4013      	ands	r3, r2
 8003306:	d00b      	beq.n	8003320 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	4a0e      	ldr	r2, [pc, #56]	; (8003348 <UART_AdvFeatureConfig+0x164>)
 8003310:	4013      	ands	r3, r2
 8003312:	0019      	movs	r1, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	430a      	orrs	r2, r1
 800331e:	605a      	str	r2, [r3, #4]
  }
}
 8003320:	46c0      	nop			; (mov r8, r8)
 8003322:	46bd      	mov	sp, r7
 8003324:	b002      	add	sp, #8
 8003326:	bd80      	pop	{r7, pc}
 8003328:	fffdffff 	.word	0xfffdffff
 800332c:	fffeffff 	.word	0xfffeffff
 8003330:	fffbffff 	.word	0xfffbffff
 8003334:	ffff7fff 	.word	0xffff7fff
 8003338:	ffffefff 	.word	0xffffefff
 800333c:	ffffdfff 	.word	0xffffdfff
 8003340:	ffefffff 	.word	0xffefffff
 8003344:	ff9fffff 	.word	0xff9fffff
 8003348:	fff7ffff 	.word	0xfff7ffff

0800334c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b086      	sub	sp, #24
 8003350:	af02      	add	r7, sp, #8
 8003352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2280      	movs	r2, #128	; 0x80
 8003358:	2100      	movs	r1, #0
 800335a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800335c:	f7fd fc56 	bl	8000c0c <HAL_GetTick>
 8003360:	0003      	movs	r3, r0
 8003362:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2208      	movs	r2, #8
 800336c:	4013      	ands	r3, r2
 800336e:	2b08      	cmp	r3, #8
 8003370:	d10c      	bne.n	800338c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2280      	movs	r2, #128	; 0x80
 8003376:	0391      	lsls	r1, r2, #14
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	4a17      	ldr	r2, [pc, #92]	; (80033d8 <UART_CheckIdleState+0x8c>)
 800337c:	9200      	str	r2, [sp, #0]
 800337e:	2200      	movs	r2, #0
 8003380:	f000 f82c 	bl	80033dc <UART_WaitOnFlagUntilTimeout>
 8003384:	1e03      	subs	r3, r0, #0
 8003386:	d001      	beq.n	800338c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003388:	2303      	movs	r3, #3
 800338a:	e021      	b.n	80033d0 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	2204      	movs	r2, #4
 8003394:	4013      	ands	r3, r2
 8003396:	2b04      	cmp	r3, #4
 8003398:	d10c      	bne.n	80033b4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2280      	movs	r2, #128	; 0x80
 800339e:	03d1      	lsls	r1, r2, #15
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	4a0d      	ldr	r2, [pc, #52]	; (80033d8 <UART_CheckIdleState+0x8c>)
 80033a4:	9200      	str	r2, [sp, #0]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f000 f818 	bl	80033dc <UART_WaitOnFlagUntilTimeout>
 80033ac:	1e03      	subs	r3, r0, #0
 80033ae:	d001      	beq.n	80033b4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	e00d      	b.n	80033d0 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2220      	movs	r2, #32
 80033b8:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2220      	movs	r2, #32
 80033be:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2274      	movs	r2, #116	; 0x74
 80033ca:	2100      	movs	r1, #0
 80033cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033ce:	2300      	movs	r3, #0
}
 80033d0:	0018      	movs	r0, r3
 80033d2:	46bd      	mov	sp, r7
 80033d4:	b004      	add	sp, #16
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	01ffffff 	.word	0x01ffffff

080033dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b094      	sub	sp, #80	; 0x50
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	60b9      	str	r1, [r7, #8]
 80033e6:	603b      	str	r3, [r7, #0]
 80033e8:	1dfb      	adds	r3, r7, #7
 80033ea:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033ec:	e0a3      	b.n	8003536 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033f0:	3301      	adds	r3, #1
 80033f2:	d100      	bne.n	80033f6 <UART_WaitOnFlagUntilTimeout+0x1a>
 80033f4:	e09f      	b.n	8003536 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033f6:	f7fd fc09 	bl	8000c0c <HAL_GetTick>
 80033fa:	0002      	movs	r2, r0
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003402:	429a      	cmp	r2, r3
 8003404:	d302      	bcc.n	800340c <UART_WaitOnFlagUntilTimeout+0x30>
 8003406:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003408:	2b00      	cmp	r3, #0
 800340a:	d13d      	bne.n	8003488 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800340c:	f3ef 8310 	mrs	r3, PRIMASK
 8003410:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003412:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003414:	647b      	str	r3, [r7, #68]	; 0x44
 8003416:	2301      	movs	r3, #1
 8003418:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800341a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800341c:	f383 8810 	msr	PRIMASK, r3
}
 8003420:	46c0      	nop			; (mov r8, r8)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	494c      	ldr	r1, [pc, #304]	; (8003560 <UART_WaitOnFlagUntilTimeout+0x184>)
 800342e:	400a      	ands	r2, r1
 8003430:	601a      	str	r2, [r3, #0]
 8003432:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003434:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003438:	f383 8810 	msr	PRIMASK, r3
}
 800343c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800343e:	f3ef 8310 	mrs	r3, PRIMASK
 8003442:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003444:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003446:	643b      	str	r3, [r7, #64]	; 0x40
 8003448:	2301      	movs	r3, #1
 800344a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800344c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800344e:	f383 8810 	msr	PRIMASK, r3
}
 8003452:	46c0      	nop			; (mov r8, r8)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	689a      	ldr	r2, [r3, #8]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	2101      	movs	r1, #1
 8003460:	438a      	bics	r2, r1
 8003462:	609a      	str	r2, [r3, #8]
 8003464:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003466:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003468:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800346a:	f383 8810 	msr	PRIMASK, r3
}
 800346e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2220      	movs	r2, #32
 8003474:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2220      	movs	r2, #32
 800347a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2274      	movs	r2, #116	; 0x74
 8003480:	2100      	movs	r1, #0
 8003482:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e067      	b.n	8003558 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2204      	movs	r2, #4
 8003490:	4013      	ands	r3, r2
 8003492:	d050      	beq.n	8003536 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	69da      	ldr	r2, [r3, #28]
 800349a:	2380      	movs	r3, #128	; 0x80
 800349c:	011b      	lsls	r3, r3, #4
 800349e:	401a      	ands	r2, r3
 80034a0:	2380      	movs	r3, #128	; 0x80
 80034a2:	011b      	lsls	r3, r3, #4
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d146      	bne.n	8003536 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	2280      	movs	r2, #128	; 0x80
 80034ae:	0112      	lsls	r2, r2, #4
 80034b0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034b2:	f3ef 8310 	mrs	r3, PRIMASK
 80034b6:	613b      	str	r3, [r7, #16]
  return(result);
 80034b8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80034ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80034bc:	2301      	movs	r3, #1
 80034be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	f383 8810 	msr	PRIMASK, r3
}
 80034c6:	46c0      	nop			; (mov r8, r8)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4923      	ldr	r1, [pc, #140]	; (8003560 <UART_WaitOnFlagUntilTimeout+0x184>)
 80034d4:	400a      	ands	r2, r1
 80034d6:	601a      	str	r2, [r3, #0]
 80034d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034da:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034dc:	69bb      	ldr	r3, [r7, #24]
 80034de:	f383 8810 	msr	PRIMASK, r3
}
 80034e2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034e4:	f3ef 8310 	mrs	r3, PRIMASK
 80034e8:	61fb      	str	r3, [r7, #28]
  return(result);
 80034ea:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ec:	64bb      	str	r3, [r7, #72]	; 0x48
 80034ee:	2301      	movs	r3, #1
 80034f0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034f2:	6a3b      	ldr	r3, [r7, #32]
 80034f4:	f383 8810 	msr	PRIMASK, r3
}
 80034f8:	46c0      	nop			; (mov r8, r8)
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	689a      	ldr	r2, [r3, #8]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2101      	movs	r1, #1
 8003506:	438a      	bics	r2, r1
 8003508:	609a      	str	r2, [r3, #8]
 800350a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800350c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800350e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003510:	f383 8810 	msr	PRIMASK, r3
}
 8003514:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2220      	movs	r2, #32
 800351a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2220      	movs	r2, #32
 8003520:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2280      	movs	r2, #128	; 0x80
 8003526:	2120      	movs	r1, #32
 8003528:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2274      	movs	r2, #116	; 0x74
 800352e:	2100      	movs	r1, #0
 8003530:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e010      	b.n	8003558 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	69db      	ldr	r3, [r3, #28]
 800353c:	68ba      	ldr	r2, [r7, #8]
 800353e:	4013      	ands	r3, r2
 8003540:	68ba      	ldr	r2, [r7, #8]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	425a      	negs	r2, r3
 8003546:	4153      	adcs	r3, r2
 8003548:	b2db      	uxtb	r3, r3
 800354a:	001a      	movs	r2, r3
 800354c:	1dfb      	adds	r3, r7, #7
 800354e:	781b      	ldrb	r3, [r3, #0]
 8003550:	429a      	cmp	r2, r3
 8003552:	d100      	bne.n	8003556 <UART_WaitOnFlagUntilTimeout+0x17a>
 8003554:	e74b      	b.n	80033ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003556:	2300      	movs	r3, #0
}
 8003558:	0018      	movs	r0, r3
 800355a:	46bd      	mov	sp, r7
 800355c:	b014      	add	sp, #80	; 0x50
 800355e:	bd80      	pop	{r7, pc}
 8003560:	fffffe5f 	.word	0xfffffe5f

08003564 <__errno>:
 8003564:	4b01      	ldr	r3, [pc, #4]	; (800356c <__errno+0x8>)
 8003566:	6818      	ldr	r0, [r3, #0]
 8003568:	4770      	bx	lr
 800356a:	46c0      	nop			; (mov r8, r8)
 800356c:	2000000c 	.word	0x2000000c

08003570 <__libc_init_array>:
 8003570:	b570      	push	{r4, r5, r6, lr}
 8003572:	2600      	movs	r6, #0
 8003574:	4d0c      	ldr	r5, [pc, #48]	; (80035a8 <__libc_init_array+0x38>)
 8003576:	4c0d      	ldr	r4, [pc, #52]	; (80035ac <__libc_init_array+0x3c>)
 8003578:	1b64      	subs	r4, r4, r5
 800357a:	10a4      	asrs	r4, r4, #2
 800357c:	42a6      	cmp	r6, r4
 800357e:	d109      	bne.n	8003594 <__libc_init_array+0x24>
 8003580:	2600      	movs	r6, #0
 8003582:	f000 fff9 	bl	8004578 <_init>
 8003586:	4d0a      	ldr	r5, [pc, #40]	; (80035b0 <__libc_init_array+0x40>)
 8003588:	4c0a      	ldr	r4, [pc, #40]	; (80035b4 <__libc_init_array+0x44>)
 800358a:	1b64      	subs	r4, r4, r5
 800358c:	10a4      	asrs	r4, r4, #2
 800358e:	42a6      	cmp	r6, r4
 8003590:	d105      	bne.n	800359e <__libc_init_array+0x2e>
 8003592:	bd70      	pop	{r4, r5, r6, pc}
 8003594:	00b3      	lsls	r3, r6, #2
 8003596:	58eb      	ldr	r3, [r5, r3]
 8003598:	4798      	blx	r3
 800359a:	3601      	adds	r6, #1
 800359c:	e7ee      	b.n	800357c <__libc_init_array+0xc>
 800359e:	00b3      	lsls	r3, r6, #2
 80035a0:	58eb      	ldr	r3, [r5, r3]
 80035a2:	4798      	blx	r3
 80035a4:	3601      	adds	r6, #1
 80035a6:	e7f2      	b.n	800358e <__libc_init_array+0x1e>
 80035a8:	080046bc 	.word	0x080046bc
 80035ac:	080046bc 	.word	0x080046bc
 80035b0:	080046bc 	.word	0x080046bc
 80035b4:	080046c0 	.word	0x080046c0

080035b8 <memset>:
 80035b8:	0003      	movs	r3, r0
 80035ba:	1882      	adds	r2, r0, r2
 80035bc:	4293      	cmp	r3, r2
 80035be:	d100      	bne.n	80035c2 <memset+0xa>
 80035c0:	4770      	bx	lr
 80035c2:	7019      	strb	r1, [r3, #0]
 80035c4:	3301      	adds	r3, #1
 80035c6:	e7f9      	b.n	80035bc <memset+0x4>

080035c8 <iprintf>:
 80035c8:	b40f      	push	{r0, r1, r2, r3}
 80035ca:	4b0b      	ldr	r3, [pc, #44]	; (80035f8 <iprintf+0x30>)
 80035cc:	b513      	push	{r0, r1, r4, lr}
 80035ce:	681c      	ldr	r4, [r3, #0]
 80035d0:	2c00      	cmp	r4, #0
 80035d2:	d005      	beq.n	80035e0 <iprintf+0x18>
 80035d4:	69a3      	ldr	r3, [r4, #24]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d102      	bne.n	80035e0 <iprintf+0x18>
 80035da:	0020      	movs	r0, r4
 80035dc:	f000 f870 	bl	80036c0 <__sinit>
 80035e0:	ab05      	add	r3, sp, #20
 80035e2:	0020      	movs	r0, r4
 80035e4:	9a04      	ldr	r2, [sp, #16]
 80035e6:	68a1      	ldr	r1, [r4, #8]
 80035e8:	9301      	str	r3, [sp, #4]
 80035ea:	f000 f9cd 	bl	8003988 <_vfiprintf_r>
 80035ee:	bc16      	pop	{r1, r2, r4}
 80035f0:	bc08      	pop	{r3}
 80035f2:	b004      	add	sp, #16
 80035f4:	4718      	bx	r3
 80035f6:	46c0      	nop			; (mov r8, r8)
 80035f8:	2000000c 	.word	0x2000000c

080035fc <std>:
 80035fc:	2300      	movs	r3, #0
 80035fe:	b510      	push	{r4, lr}
 8003600:	0004      	movs	r4, r0
 8003602:	6003      	str	r3, [r0, #0]
 8003604:	6043      	str	r3, [r0, #4]
 8003606:	6083      	str	r3, [r0, #8]
 8003608:	8181      	strh	r1, [r0, #12]
 800360a:	6643      	str	r3, [r0, #100]	; 0x64
 800360c:	0019      	movs	r1, r3
 800360e:	81c2      	strh	r2, [r0, #14]
 8003610:	6103      	str	r3, [r0, #16]
 8003612:	6143      	str	r3, [r0, #20]
 8003614:	6183      	str	r3, [r0, #24]
 8003616:	2208      	movs	r2, #8
 8003618:	305c      	adds	r0, #92	; 0x5c
 800361a:	f7ff ffcd 	bl	80035b8 <memset>
 800361e:	4b05      	ldr	r3, [pc, #20]	; (8003634 <std+0x38>)
 8003620:	6224      	str	r4, [r4, #32]
 8003622:	6263      	str	r3, [r4, #36]	; 0x24
 8003624:	4b04      	ldr	r3, [pc, #16]	; (8003638 <std+0x3c>)
 8003626:	62a3      	str	r3, [r4, #40]	; 0x28
 8003628:	4b04      	ldr	r3, [pc, #16]	; (800363c <std+0x40>)
 800362a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800362c:	4b04      	ldr	r3, [pc, #16]	; (8003640 <std+0x44>)
 800362e:	6323      	str	r3, [r4, #48]	; 0x30
 8003630:	bd10      	pop	{r4, pc}
 8003632:	46c0      	nop			; (mov r8, r8)
 8003634:	08003f25 	.word	0x08003f25
 8003638:	08003f4d 	.word	0x08003f4d
 800363c:	08003f85 	.word	0x08003f85
 8003640:	08003fb1 	.word	0x08003fb1

08003644 <_cleanup_r>:
 8003644:	b510      	push	{r4, lr}
 8003646:	4902      	ldr	r1, [pc, #8]	; (8003650 <_cleanup_r+0xc>)
 8003648:	f000 f8ba 	bl	80037c0 <_fwalk_reent>
 800364c:	bd10      	pop	{r4, pc}
 800364e:	46c0      	nop			; (mov r8, r8)
 8003650:	080042bd 	.word	0x080042bd

08003654 <__sfmoreglue>:
 8003654:	b570      	push	{r4, r5, r6, lr}
 8003656:	2568      	movs	r5, #104	; 0x68
 8003658:	1e4a      	subs	r2, r1, #1
 800365a:	4355      	muls	r5, r2
 800365c:	000e      	movs	r6, r1
 800365e:	0029      	movs	r1, r5
 8003660:	3174      	adds	r1, #116	; 0x74
 8003662:	f000 f8f3 	bl	800384c <_malloc_r>
 8003666:	1e04      	subs	r4, r0, #0
 8003668:	d008      	beq.n	800367c <__sfmoreglue+0x28>
 800366a:	2100      	movs	r1, #0
 800366c:	002a      	movs	r2, r5
 800366e:	6001      	str	r1, [r0, #0]
 8003670:	6046      	str	r6, [r0, #4]
 8003672:	300c      	adds	r0, #12
 8003674:	60a0      	str	r0, [r4, #8]
 8003676:	3268      	adds	r2, #104	; 0x68
 8003678:	f7ff ff9e 	bl	80035b8 <memset>
 800367c:	0020      	movs	r0, r4
 800367e:	bd70      	pop	{r4, r5, r6, pc}

08003680 <__sfp_lock_acquire>:
 8003680:	b510      	push	{r4, lr}
 8003682:	4802      	ldr	r0, [pc, #8]	; (800368c <__sfp_lock_acquire+0xc>)
 8003684:	f000 f8bd 	bl	8003802 <__retarget_lock_acquire_recursive>
 8003688:	bd10      	pop	{r4, pc}
 800368a:	46c0      	nop			; (mov r8, r8)
 800368c:	20000181 	.word	0x20000181

08003690 <__sfp_lock_release>:
 8003690:	b510      	push	{r4, lr}
 8003692:	4802      	ldr	r0, [pc, #8]	; (800369c <__sfp_lock_release+0xc>)
 8003694:	f000 f8b6 	bl	8003804 <__retarget_lock_release_recursive>
 8003698:	bd10      	pop	{r4, pc}
 800369a:	46c0      	nop			; (mov r8, r8)
 800369c:	20000181 	.word	0x20000181

080036a0 <__sinit_lock_acquire>:
 80036a0:	b510      	push	{r4, lr}
 80036a2:	4802      	ldr	r0, [pc, #8]	; (80036ac <__sinit_lock_acquire+0xc>)
 80036a4:	f000 f8ad 	bl	8003802 <__retarget_lock_acquire_recursive>
 80036a8:	bd10      	pop	{r4, pc}
 80036aa:	46c0      	nop			; (mov r8, r8)
 80036ac:	20000182 	.word	0x20000182

080036b0 <__sinit_lock_release>:
 80036b0:	b510      	push	{r4, lr}
 80036b2:	4802      	ldr	r0, [pc, #8]	; (80036bc <__sinit_lock_release+0xc>)
 80036b4:	f000 f8a6 	bl	8003804 <__retarget_lock_release_recursive>
 80036b8:	bd10      	pop	{r4, pc}
 80036ba:	46c0      	nop			; (mov r8, r8)
 80036bc:	20000182 	.word	0x20000182

080036c0 <__sinit>:
 80036c0:	b513      	push	{r0, r1, r4, lr}
 80036c2:	0004      	movs	r4, r0
 80036c4:	f7ff ffec 	bl	80036a0 <__sinit_lock_acquire>
 80036c8:	69a3      	ldr	r3, [r4, #24]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d002      	beq.n	80036d4 <__sinit+0x14>
 80036ce:	f7ff ffef 	bl	80036b0 <__sinit_lock_release>
 80036d2:	bd13      	pop	{r0, r1, r4, pc}
 80036d4:	64a3      	str	r3, [r4, #72]	; 0x48
 80036d6:	64e3      	str	r3, [r4, #76]	; 0x4c
 80036d8:	6523      	str	r3, [r4, #80]	; 0x50
 80036da:	4b13      	ldr	r3, [pc, #76]	; (8003728 <__sinit+0x68>)
 80036dc:	4a13      	ldr	r2, [pc, #76]	; (800372c <__sinit+0x6c>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	62a2      	str	r2, [r4, #40]	; 0x28
 80036e2:	9301      	str	r3, [sp, #4]
 80036e4:	42a3      	cmp	r3, r4
 80036e6:	d101      	bne.n	80036ec <__sinit+0x2c>
 80036e8:	2301      	movs	r3, #1
 80036ea:	61a3      	str	r3, [r4, #24]
 80036ec:	0020      	movs	r0, r4
 80036ee:	f000 f81f 	bl	8003730 <__sfp>
 80036f2:	6060      	str	r0, [r4, #4]
 80036f4:	0020      	movs	r0, r4
 80036f6:	f000 f81b 	bl	8003730 <__sfp>
 80036fa:	60a0      	str	r0, [r4, #8]
 80036fc:	0020      	movs	r0, r4
 80036fe:	f000 f817 	bl	8003730 <__sfp>
 8003702:	2200      	movs	r2, #0
 8003704:	2104      	movs	r1, #4
 8003706:	60e0      	str	r0, [r4, #12]
 8003708:	6860      	ldr	r0, [r4, #4]
 800370a:	f7ff ff77 	bl	80035fc <std>
 800370e:	2201      	movs	r2, #1
 8003710:	2109      	movs	r1, #9
 8003712:	68a0      	ldr	r0, [r4, #8]
 8003714:	f7ff ff72 	bl	80035fc <std>
 8003718:	2202      	movs	r2, #2
 800371a:	2112      	movs	r1, #18
 800371c:	68e0      	ldr	r0, [r4, #12]
 800371e:	f7ff ff6d 	bl	80035fc <std>
 8003722:	2301      	movs	r3, #1
 8003724:	61a3      	str	r3, [r4, #24]
 8003726:	e7d2      	b.n	80036ce <__sinit+0xe>
 8003728:	0800461c 	.word	0x0800461c
 800372c:	08003645 	.word	0x08003645

08003730 <__sfp>:
 8003730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003732:	0007      	movs	r7, r0
 8003734:	f7ff ffa4 	bl	8003680 <__sfp_lock_acquire>
 8003738:	4b1f      	ldr	r3, [pc, #124]	; (80037b8 <__sfp+0x88>)
 800373a:	681e      	ldr	r6, [r3, #0]
 800373c:	69b3      	ldr	r3, [r6, #24]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d102      	bne.n	8003748 <__sfp+0x18>
 8003742:	0030      	movs	r0, r6
 8003744:	f7ff ffbc 	bl	80036c0 <__sinit>
 8003748:	3648      	adds	r6, #72	; 0x48
 800374a:	68b4      	ldr	r4, [r6, #8]
 800374c:	6873      	ldr	r3, [r6, #4]
 800374e:	3b01      	subs	r3, #1
 8003750:	d504      	bpl.n	800375c <__sfp+0x2c>
 8003752:	6833      	ldr	r3, [r6, #0]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d022      	beq.n	800379e <__sfp+0x6e>
 8003758:	6836      	ldr	r6, [r6, #0]
 800375a:	e7f6      	b.n	800374a <__sfp+0x1a>
 800375c:	220c      	movs	r2, #12
 800375e:	5ea5      	ldrsh	r5, [r4, r2]
 8003760:	2d00      	cmp	r5, #0
 8003762:	d11a      	bne.n	800379a <__sfp+0x6a>
 8003764:	0020      	movs	r0, r4
 8003766:	4b15      	ldr	r3, [pc, #84]	; (80037bc <__sfp+0x8c>)
 8003768:	3058      	adds	r0, #88	; 0x58
 800376a:	60e3      	str	r3, [r4, #12]
 800376c:	6665      	str	r5, [r4, #100]	; 0x64
 800376e:	f000 f847 	bl	8003800 <__retarget_lock_init_recursive>
 8003772:	f7ff ff8d 	bl	8003690 <__sfp_lock_release>
 8003776:	0020      	movs	r0, r4
 8003778:	2208      	movs	r2, #8
 800377a:	0029      	movs	r1, r5
 800377c:	6025      	str	r5, [r4, #0]
 800377e:	60a5      	str	r5, [r4, #8]
 8003780:	6065      	str	r5, [r4, #4]
 8003782:	6125      	str	r5, [r4, #16]
 8003784:	6165      	str	r5, [r4, #20]
 8003786:	61a5      	str	r5, [r4, #24]
 8003788:	305c      	adds	r0, #92	; 0x5c
 800378a:	f7ff ff15 	bl	80035b8 <memset>
 800378e:	6365      	str	r5, [r4, #52]	; 0x34
 8003790:	63a5      	str	r5, [r4, #56]	; 0x38
 8003792:	64a5      	str	r5, [r4, #72]	; 0x48
 8003794:	64e5      	str	r5, [r4, #76]	; 0x4c
 8003796:	0020      	movs	r0, r4
 8003798:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800379a:	3468      	adds	r4, #104	; 0x68
 800379c:	e7d7      	b.n	800374e <__sfp+0x1e>
 800379e:	2104      	movs	r1, #4
 80037a0:	0038      	movs	r0, r7
 80037a2:	f7ff ff57 	bl	8003654 <__sfmoreglue>
 80037a6:	1e04      	subs	r4, r0, #0
 80037a8:	6030      	str	r0, [r6, #0]
 80037aa:	d1d5      	bne.n	8003758 <__sfp+0x28>
 80037ac:	f7ff ff70 	bl	8003690 <__sfp_lock_release>
 80037b0:	230c      	movs	r3, #12
 80037b2:	603b      	str	r3, [r7, #0]
 80037b4:	e7ef      	b.n	8003796 <__sfp+0x66>
 80037b6:	46c0      	nop			; (mov r8, r8)
 80037b8:	0800461c 	.word	0x0800461c
 80037bc:	ffff0001 	.word	0xffff0001

080037c0 <_fwalk_reent>:
 80037c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80037c2:	0004      	movs	r4, r0
 80037c4:	0006      	movs	r6, r0
 80037c6:	2700      	movs	r7, #0
 80037c8:	9101      	str	r1, [sp, #4]
 80037ca:	3448      	adds	r4, #72	; 0x48
 80037cc:	6863      	ldr	r3, [r4, #4]
 80037ce:	68a5      	ldr	r5, [r4, #8]
 80037d0:	9300      	str	r3, [sp, #0]
 80037d2:	9b00      	ldr	r3, [sp, #0]
 80037d4:	3b01      	subs	r3, #1
 80037d6:	9300      	str	r3, [sp, #0]
 80037d8:	d504      	bpl.n	80037e4 <_fwalk_reent+0x24>
 80037da:	6824      	ldr	r4, [r4, #0]
 80037dc:	2c00      	cmp	r4, #0
 80037de:	d1f5      	bne.n	80037cc <_fwalk_reent+0xc>
 80037e0:	0038      	movs	r0, r7
 80037e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80037e4:	89ab      	ldrh	r3, [r5, #12]
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d908      	bls.n	80037fc <_fwalk_reent+0x3c>
 80037ea:	220e      	movs	r2, #14
 80037ec:	5eab      	ldrsh	r3, [r5, r2]
 80037ee:	3301      	adds	r3, #1
 80037f0:	d004      	beq.n	80037fc <_fwalk_reent+0x3c>
 80037f2:	0029      	movs	r1, r5
 80037f4:	0030      	movs	r0, r6
 80037f6:	9b01      	ldr	r3, [sp, #4]
 80037f8:	4798      	blx	r3
 80037fa:	4307      	orrs	r7, r0
 80037fc:	3568      	adds	r5, #104	; 0x68
 80037fe:	e7e8      	b.n	80037d2 <_fwalk_reent+0x12>

08003800 <__retarget_lock_init_recursive>:
 8003800:	4770      	bx	lr

08003802 <__retarget_lock_acquire_recursive>:
 8003802:	4770      	bx	lr

08003804 <__retarget_lock_release_recursive>:
 8003804:	4770      	bx	lr
	...

08003808 <sbrk_aligned>:
 8003808:	b570      	push	{r4, r5, r6, lr}
 800380a:	4e0f      	ldr	r6, [pc, #60]	; (8003848 <sbrk_aligned+0x40>)
 800380c:	000d      	movs	r5, r1
 800380e:	6831      	ldr	r1, [r6, #0]
 8003810:	0004      	movs	r4, r0
 8003812:	2900      	cmp	r1, #0
 8003814:	d102      	bne.n	800381c <sbrk_aligned+0x14>
 8003816:	f000 fb73 	bl	8003f00 <_sbrk_r>
 800381a:	6030      	str	r0, [r6, #0]
 800381c:	0029      	movs	r1, r5
 800381e:	0020      	movs	r0, r4
 8003820:	f000 fb6e 	bl	8003f00 <_sbrk_r>
 8003824:	1c43      	adds	r3, r0, #1
 8003826:	d00a      	beq.n	800383e <sbrk_aligned+0x36>
 8003828:	2303      	movs	r3, #3
 800382a:	1cc5      	adds	r5, r0, #3
 800382c:	439d      	bics	r5, r3
 800382e:	42a8      	cmp	r0, r5
 8003830:	d007      	beq.n	8003842 <sbrk_aligned+0x3a>
 8003832:	1a29      	subs	r1, r5, r0
 8003834:	0020      	movs	r0, r4
 8003836:	f000 fb63 	bl	8003f00 <_sbrk_r>
 800383a:	1c43      	adds	r3, r0, #1
 800383c:	d101      	bne.n	8003842 <sbrk_aligned+0x3a>
 800383e:	2501      	movs	r5, #1
 8003840:	426d      	negs	r5, r5
 8003842:	0028      	movs	r0, r5
 8003844:	bd70      	pop	{r4, r5, r6, pc}
 8003846:	46c0      	nop			; (mov r8, r8)
 8003848:	20000188 	.word	0x20000188

0800384c <_malloc_r>:
 800384c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800384e:	2203      	movs	r2, #3
 8003850:	1ccb      	adds	r3, r1, #3
 8003852:	4393      	bics	r3, r2
 8003854:	3308      	adds	r3, #8
 8003856:	0006      	movs	r6, r0
 8003858:	001f      	movs	r7, r3
 800385a:	2b0c      	cmp	r3, #12
 800385c:	d232      	bcs.n	80038c4 <_malloc_r+0x78>
 800385e:	270c      	movs	r7, #12
 8003860:	42b9      	cmp	r1, r7
 8003862:	d831      	bhi.n	80038c8 <_malloc_r+0x7c>
 8003864:	0030      	movs	r0, r6
 8003866:	f000 fdf5 	bl	8004454 <__malloc_lock>
 800386a:	4d32      	ldr	r5, [pc, #200]	; (8003934 <_malloc_r+0xe8>)
 800386c:	682b      	ldr	r3, [r5, #0]
 800386e:	001c      	movs	r4, r3
 8003870:	2c00      	cmp	r4, #0
 8003872:	d12e      	bne.n	80038d2 <_malloc_r+0x86>
 8003874:	0039      	movs	r1, r7
 8003876:	0030      	movs	r0, r6
 8003878:	f7ff ffc6 	bl	8003808 <sbrk_aligned>
 800387c:	0004      	movs	r4, r0
 800387e:	1c43      	adds	r3, r0, #1
 8003880:	d11e      	bne.n	80038c0 <_malloc_r+0x74>
 8003882:	682c      	ldr	r4, [r5, #0]
 8003884:	0025      	movs	r5, r4
 8003886:	2d00      	cmp	r5, #0
 8003888:	d14a      	bne.n	8003920 <_malloc_r+0xd4>
 800388a:	6823      	ldr	r3, [r4, #0]
 800388c:	0029      	movs	r1, r5
 800388e:	18e3      	adds	r3, r4, r3
 8003890:	0030      	movs	r0, r6
 8003892:	9301      	str	r3, [sp, #4]
 8003894:	f000 fb34 	bl	8003f00 <_sbrk_r>
 8003898:	9b01      	ldr	r3, [sp, #4]
 800389a:	4283      	cmp	r3, r0
 800389c:	d143      	bne.n	8003926 <_malloc_r+0xda>
 800389e:	6823      	ldr	r3, [r4, #0]
 80038a0:	3703      	adds	r7, #3
 80038a2:	1aff      	subs	r7, r7, r3
 80038a4:	2303      	movs	r3, #3
 80038a6:	439f      	bics	r7, r3
 80038a8:	3708      	adds	r7, #8
 80038aa:	2f0c      	cmp	r7, #12
 80038ac:	d200      	bcs.n	80038b0 <_malloc_r+0x64>
 80038ae:	270c      	movs	r7, #12
 80038b0:	0039      	movs	r1, r7
 80038b2:	0030      	movs	r0, r6
 80038b4:	f7ff ffa8 	bl	8003808 <sbrk_aligned>
 80038b8:	1c43      	adds	r3, r0, #1
 80038ba:	d034      	beq.n	8003926 <_malloc_r+0xda>
 80038bc:	6823      	ldr	r3, [r4, #0]
 80038be:	19df      	adds	r7, r3, r7
 80038c0:	6027      	str	r7, [r4, #0]
 80038c2:	e013      	b.n	80038ec <_malloc_r+0xa0>
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	dacb      	bge.n	8003860 <_malloc_r+0x14>
 80038c8:	230c      	movs	r3, #12
 80038ca:	2500      	movs	r5, #0
 80038cc:	6033      	str	r3, [r6, #0]
 80038ce:	0028      	movs	r0, r5
 80038d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80038d2:	6822      	ldr	r2, [r4, #0]
 80038d4:	1bd1      	subs	r1, r2, r7
 80038d6:	d420      	bmi.n	800391a <_malloc_r+0xce>
 80038d8:	290b      	cmp	r1, #11
 80038da:	d917      	bls.n	800390c <_malloc_r+0xc0>
 80038dc:	19e2      	adds	r2, r4, r7
 80038de:	6027      	str	r7, [r4, #0]
 80038e0:	42a3      	cmp	r3, r4
 80038e2:	d111      	bne.n	8003908 <_malloc_r+0xbc>
 80038e4:	602a      	str	r2, [r5, #0]
 80038e6:	6863      	ldr	r3, [r4, #4]
 80038e8:	6011      	str	r1, [r2, #0]
 80038ea:	6053      	str	r3, [r2, #4]
 80038ec:	0030      	movs	r0, r6
 80038ee:	0025      	movs	r5, r4
 80038f0:	f000 fdb8 	bl	8004464 <__malloc_unlock>
 80038f4:	2207      	movs	r2, #7
 80038f6:	350b      	adds	r5, #11
 80038f8:	1d23      	adds	r3, r4, #4
 80038fa:	4395      	bics	r5, r2
 80038fc:	1aea      	subs	r2, r5, r3
 80038fe:	429d      	cmp	r5, r3
 8003900:	d0e5      	beq.n	80038ce <_malloc_r+0x82>
 8003902:	1b5b      	subs	r3, r3, r5
 8003904:	50a3      	str	r3, [r4, r2]
 8003906:	e7e2      	b.n	80038ce <_malloc_r+0x82>
 8003908:	605a      	str	r2, [r3, #4]
 800390a:	e7ec      	b.n	80038e6 <_malloc_r+0x9a>
 800390c:	6862      	ldr	r2, [r4, #4]
 800390e:	42a3      	cmp	r3, r4
 8003910:	d101      	bne.n	8003916 <_malloc_r+0xca>
 8003912:	602a      	str	r2, [r5, #0]
 8003914:	e7ea      	b.n	80038ec <_malloc_r+0xa0>
 8003916:	605a      	str	r2, [r3, #4]
 8003918:	e7e8      	b.n	80038ec <_malloc_r+0xa0>
 800391a:	0023      	movs	r3, r4
 800391c:	6864      	ldr	r4, [r4, #4]
 800391e:	e7a7      	b.n	8003870 <_malloc_r+0x24>
 8003920:	002c      	movs	r4, r5
 8003922:	686d      	ldr	r5, [r5, #4]
 8003924:	e7af      	b.n	8003886 <_malloc_r+0x3a>
 8003926:	230c      	movs	r3, #12
 8003928:	0030      	movs	r0, r6
 800392a:	6033      	str	r3, [r6, #0]
 800392c:	f000 fd9a 	bl	8004464 <__malloc_unlock>
 8003930:	e7cd      	b.n	80038ce <_malloc_r+0x82>
 8003932:	46c0      	nop			; (mov r8, r8)
 8003934:	20000184 	.word	0x20000184

08003938 <__sfputc_r>:
 8003938:	6893      	ldr	r3, [r2, #8]
 800393a:	b510      	push	{r4, lr}
 800393c:	3b01      	subs	r3, #1
 800393e:	6093      	str	r3, [r2, #8]
 8003940:	2b00      	cmp	r3, #0
 8003942:	da04      	bge.n	800394e <__sfputc_r+0x16>
 8003944:	6994      	ldr	r4, [r2, #24]
 8003946:	42a3      	cmp	r3, r4
 8003948:	db07      	blt.n	800395a <__sfputc_r+0x22>
 800394a:	290a      	cmp	r1, #10
 800394c:	d005      	beq.n	800395a <__sfputc_r+0x22>
 800394e:	6813      	ldr	r3, [r2, #0]
 8003950:	1c58      	adds	r0, r3, #1
 8003952:	6010      	str	r0, [r2, #0]
 8003954:	7019      	strb	r1, [r3, #0]
 8003956:	0008      	movs	r0, r1
 8003958:	bd10      	pop	{r4, pc}
 800395a:	f000 fb2f 	bl	8003fbc <__swbuf_r>
 800395e:	0001      	movs	r1, r0
 8003960:	e7f9      	b.n	8003956 <__sfputc_r+0x1e>

08003962 <__sfputs_r>:
 8003962:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003964:	0006      	movs	r6, r0
 8003966:	000f      	movs	r7, r1
 8003968:	0014      	movs	r4, r2
 800396a:	18d5      	adds	r5, r2, r3
 800396c:	42ac      	cmp	r4, r5
 800396e:	d101      	bne.n	8003974 <__sfputs_r+0x12>
 8003970:	2000      	movs	r0, #0
 8003972:	e007      	b.n	8003984 <__sfputs_r+0x22>
 8003974:	7821      	ldrb	r1, [r4, #0]
 8003976:	003a      	movs	r2, r7
 8003978:	0030      	movs	r0, r6
 800397a:	f7ff ffdd 	bl	8003938 <__sfputc_r>
 800397e:	3401      	adds	r4, #1
 8003980:	1c43      	adds	r3, r0, #1
 8003982:	d1f3      	bne.n	800396c <__sfputs_r+0xa>
 8003984:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003988 <_vfiprintf_r>:
 8003988:	b5f0      	push	{r4, r5, r6, r7, lr}
 800398a:	b0a1      	sub	sp, #132	; 0x84
 800398c:	0006      	movs	r6, r0
 800398e:	000c      	movs	r4, r1
 8003990:	001f      	movs	r7, r3
 8003992:	9203      	str	r2, [sp, #12]
 8003994:	2800      	cmp	r0, #0
 8003996:	d004      	beq.n	80039a2 <_vfiprintf_r+0x1a>
 8003998:	6983      	ldr	r3, [r0, #24]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d101      	bne.n	80039a2 <_vfiprintf_r+0x1a>
 800399e:	f7ff fe8f 	bl	80036c0 <__sinit>
 80039a2:	4b8e      	ldr	r3, [pc, #568]	; (8003bdc <_vfiprintf_r+0x254>)
 80039a4:	429c      	cmp	r4, r3
 80039a6:	d11c      	bne.n	80039e2 <_vfiprintf_r+0x5a>
 80039a8:	6874      	ldr	r4, [r6, #4]
 80039aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80039ac:	07db      	lsls	r3, r3, #31
 80039ae:	d405      	bmi.n	80039bc <_vfiprintf_r+0x34>
 80039b0:	89a3      	ldrh	r3, [r4, #12]
 80039b2:	059b      	lsls	r3, r3, #22
 80039b4:	d402      	bmi.n	80039bc <_vfiprintf_r+0x34>
 80039b6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80039b8:	f7ff ff23 	bl	8003802 <__retarget_lock_acquire_recursive>
 80039bc:	89a3      	ldrh	r3, [r4, #12]
 80039be:	071b      	lsls	r3, r3, #28
 80039c0:	d502      	bpl.n	80039c8 <_vfiprintf_r+0x40>
 80039c2:	6923      	ldr	r3, [r4, #16]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d11d      	bne.n	8003a04 <_vfiprintf_r+0x7c>
 80039c8:	0021      	movs	r1, r4
 80039ca:	0030      	movs	r0, r6
 80039cc:	f000 fb60 	bl	8004090 <__swsetup_r>
 80039d0:	2800      	cmp	r0, #0
 80039d2:	d017      	beq.n	8003a04 <_vfiprintf_r+0x7c>
 80039d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80039d6:	07db      	lsls	r3, r3, #31
 80039d8:	d50d      	bpl.n	80039f6 <_vfiprintf_r+0x6e>
 80039da:	2001      	movs	r0, #1
 80039dc:	4240      	negs	r0, r0
 80039de:	b021      	add	sp, #132	; 0x84
 80039e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039e2:	4b7f      	ldr	r3, [pc, #508]	; (8003be0 <_vfiprintf_r+0x258>)
 80039e4:	429c      	cmp	r4, r3
 80039e6:	d101      	bne.n	80039ec <_vfiprintf_r+0x64>
 80039e8:	68b4      	ldr	r4, [r6, #8]
 80039ea:	e7de      	b.n	80039aa <_vfiprintf_r+0x22>
 80039ec:	4b7d      	ldr	r3, [pc, #500]	; (8003be4 <_vfiprintf_r+0x25c>)
 80039ee:	429c      	cmp	r4, r3
 80039f0:	d1db      	bne.n	80039aa <_vfiprintf_r+0x22>
 80039f2:	68f4      	ldr	r4, [r6, #12]
 80039f4:	e7d9      	b.n	80039aa <_vfiprintf_r+0x22>
 80039f6:	89a3      	ldrh	r3, [r4, #12]
 80039f8:	059b      	lsls	r3, r3, #22
 80039fa:	d4ee      	bmi.n	80039da <_vfiprintf_r+0x52>
 80039fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80039fe:	f7ff ff01 	bl	8003804 <__retarget_lock_release_recursive>
 8003a02:	e7ea      	b.n	80039da <_vfiprintf_r+0x52>
 8003a04:	2300      	movs	r3, #0
 8003a06:	ad08      	add	r5, sp, #32
 8003a08:	616b      	str	r3, [r5, #20]
 8003a0a:	3320      	adds	r3, #32
 8003a0c:	766b      	strb	r3, [r5, #25]
 8003a0e:	3310      	adds	r3, #16
 8003a10:	76ab      	strb	r3, [r5, #26]
 8003a12:	9707      	str	r7, [sp, #28]
 8003a14:	9f03      	ldr	r7, [sp, #12]
 8003a16:	783b      	ldrb	r3, [r7, #0]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d001      	beq.n	8003a20 <_vfiprintf_r+0x98>
 8003a1c:	2b25      	cmp	r3, #37	; 0x25
 8003a1e:	d14e      	bne.n	8003abe <_vfiprintf_r+0x136>
 8003a20:	9b03      	ldr	r3, [sp, #12]
 8003a22:	1afb      	subs	r3, r7, r3
 8003a24:	9305      	str	r3, [sp, #20]
 8003a26:	9b03      	ldr	r3, [sp, #12]
 8003a28:	429f      	cmp	r7, r3
 8003a2a:	d00d      	beq.n	8003a48 <_vfiprintf_r+0xc0>
 8003a2c:	9b05      	ldr	r3, [sp, #20]
 8003a2e:	0021      	movs	r1, r4
 8003a30:	0030      	movs	r0, r6
 8003a32:	9a03      	ldr	r2, [sp, #12]
 8003a34:	f7ff ff95 	bl	8003962 <__sfputs_r>
 8003a38:	1c43      	adds	r3, r0, #1
 8003a3a:	d100      	bne.n	8003a3e <_vfiprintf_r+0xb6>
 8003a3c:	e0b5      	b.n	8003baa <_vfiprintf_r+0x222>
 8003a3e:	696a      	ldr	r2, [r5, #20]
 8003a40:	9b05      	ldr	r3, [sp, #20]
 8003a42:	4694      	mov	ip, r2
 8003a44:	4463      	add	r3, ip
 8003a46:	616b      	str	r3, [r5, #20]
 8003a48:	783b      	ldrb	r3, [r7, #0]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d100      	bne.n	8003a50 <_vfiprintf_r+0xc8>
 8003a4e:	e0ac      	b.n	8003baa <_vfiprintf_r+0x222>
 8003a50:	2201      	movs	r2, #1
 8003a52:	1c7b      	adds	r3, r7, #1
 8003a54:	9303      	str	r3, [sp, #12]
 8003a56:	2300      	movs	r3, #0
 8003a58:	4252      	negs	r2, r2
 8003a5a:	606a      	str	r2, [r5, #4]
 8003a5c:	a904      	add	r1, sp, #16
 8003a5e:	3254      	adds	r2, #84	; 0x54
 8003a60:	1852      	adds	r2, r2, r1
 8003a62:	602b      	str	r3, [r5, #0]
 8003a64:	60eb      	str	r3, [r5, #12]
 8003a66:	60ab      	str	r3, [r5, #8]
 8003a68:	7013      	strb	r3, [r2, #0]
 8003a6a:	65ab      	str	r3, [r5, #88]	; 0x58
 8003a6c:	9b03      	ldr	r3, [sp, #12]
 8003a6e:	2205      	movs	r2, #5
 8003a70:	7819      	ldrb	r1, [r3, #0]
 8003a72:	485d      	ldr	r0, [pc, #372]	; (8003be8 <_vfiprintf_r+0x260>)
 8003a74:	f000 fce2 	bl	800443c <memchr>
 8003a78:	9b03      	ldr	r3, [sp, #12]
 8003a7a:	1c5f      	adds	r7, r3, #1
 8003a7c:	2800      	cmp	r0, #0
 8003a7e:	d120      	bne.n	8003ac2 <_vfiprintf_r+0x13a>
 8003a80:	682a      	ldr	r2, [r5, #0]
 8003a82:	06d3      	lsls	r3, r2, #27
 8003a84:	d504      	bpl.n	8003a90 <_vfiprintf_r+0x108>
 8003a86:	2353      	movs	r3, #83	; 0x53
 8003a88:	a904      	add	r1, sp, #16
 8003a8a:	185b      	adds	r3, r3, r1
 8003a8c:	2120      	movs	r1, #32
 8003a8e:	7019      	strb	r1, [r3, #0]
 8003a90:	0713      	lsls	r3, r2, #28
 8003a92:	d504      	bpl.n	8003a9e <_vfiprintf_r+0x116>
 8003a94:	2353      	movs	r3, #83	; 0x53
 8003a96:	a904      	add	r1, sp, #16
 8003a98:	185b      	adds	r3, r3, r1
 8003a9a:	212b      	movs	r1, #43	; 0x2b
 8003a9c:	7019      	strb	r1, [r3, #0]
 8003a9e:	9b03      	ldr	r3, [sp, #12]
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	2b2a      	cmp	r3, #42	; 0x2a
 8003aa4:	d016      	beq.n	8003ad4 <_vfiprintf_r+0x14c>
 8003aa6:	2100      	movs	r1, #0
 8003aa8:	68eb      	ldr	r3, [r5, #12]
 8003aaa:	9f03      	ldr	r7, [sp, #12]
 8003aac:	783a      	ldrb	r2, [r7, #0]
 8003aae:	1c78      	adds	r0, r7, #1
 8003ab0:	3a30      	subs	r2, #48	; 0x30
 8003ab2:	4684      	mov	ip, r0
 8003ab4:	2a09      	cmp	r2, #9
 8003ab6:	d94f      	bls.n	8003b58 <_vfiprintf_r+0x1d0>
 8003ab8:	2900      	cmp	r1, #0
 8003aba:	d111      	bne.n	8003ae0 <_vfiprintf_r+0x158>
 8003abc:	e017      	b.n	8003aee <_vfiprintf_r+0x166>
 8003abe:	3701      	adds	r7, #1
 8003ac0:	e7a9      	b.n	8003a16 <_vfiprintf_r+0x8e>
 8003ac2:	4b49      	ldr	r3, [pc, #292]	; (8003be8 <_vfiprintf_r+0x260>)
 8003ac4:	682a      	ldr	r2, [r5, #0]
 8003ac6:	1ac0      	subs	r0, r0, r3
 8003ac8:	2301      	movs	r3, #1
 8003aca:	4083      	lsls	r3, r0
 8003acc:	4313      	orrs	r3, r2
 8003ace:	602b      	str	r3, [r5, #0]
 8003ad0:	9703      	str	r7, [sp, #12]
 8003ad2:	e7cb      	b.n	8003a6c <_vfiprintf_r+0xe4>
 8003ad4:	9b07      	ldr	r3, [sp, #28]
 8003ad6:	1d19      	adds	r1, r3, #4
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	9107      	str	r1, [sp, #28]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	db01      	blt.n	8003ae4 <_vfiprintf_r+0x15c>
 8003ae0:	930b      	str	r3, [sp, #44]	; 0x2c
 8003ae2:	e004      	b.n	8003aee <_vfiprintf_r+0x166>
 8003ae4:	425b      	negs	r3, r3
 8003ae6:	60eb      	str	r3, [r5, #12]
 8003ae8:	2302      	movs	r3, #2
 8003aea:	4313      	orrs	r3, r2
 8003aec:	602b      	str	r3, [r5, #0]
 8003aee:	783b      	ldrb	r3, [r7, #0]
 8003af0:	2b2e      	cmp	r3, #46	; 0x2e
 8003af2:	d10a      	bne.n	8003b0a <_vfiprintf_r+0x182>
 8003af4:	787b      	ldrb	r3, [r7, #1]
 8003af6:	2b2a      	cmp	r3, #42	; 0x2a
 8003af8:	d137      	bne.n	8003b6a <_vfiprintf_r+0x1e2>
 8003afa:	9b07      	ldr	r3, [sp, #28]
 8003afc:	3702      	adds	r7, #2
 8003afe:	1d1a      	adds	r2, r3, #4
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	9207      	str	r2, [sp, #28]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	db2d      	blt.n	8003b64 <_vfiprintf_r+0x1dc>
 8003b08:	9309      	str	r3, [sp, #36]	; 0x24
 8003b0a:	2203      	movs	r2, #3
 8003b0c:	7839      	ldrb	r1, [r7, #0]
 8003b0e:	4837      	ldr	r0, [pc, #220]	; (8003bec <_vfiprintf_r+0x264>)
 8003b10:	f000 fc94 	bl	800443c <memchr>
 8003b14:	2800      	cmp	r0, #0
 8003b16:	d007      	beq.n	8003b28 <_vfiprintf_r+0x1a0>
 8003b18:	4b34      	ldr	r3, [pc, #208]	; (8003bec <_vfiprintf_r+0x264>)
 8003b1a:	682a      	ldr	r2, [r5, #0]
 8003b1c:	1ac0      	subs	r0, r0, r3
 8003b1e:	2340      	movs	r3, #64	; 0x40
 8003b20:	4083      	lsls	r3, r0
 8003b22:	4313      	orrs	r3, r2
 8003b24:	3701      	adds	r7, #1
 8003b26:	602b      	str	r3, [r5, #0]
 8003b28:	7839      	ldrb	r1, [r7, #0]
 8003b2a:	1c7b      	adds	r3, r7, #1
 8003b2c:	2206      	movs	r2, #6
 8003b2e:	4830      	ldr	r0, [pc, #192]	; (8003bf0 <_vfiprintf_r+0x268>)
 8003b30:	9303      	str	r3, [sp, #12]
 8003b32:	7629      	strb	r1, [r5, #24]
 8003b34:	f000 fc82 	bl	800443c <memchr>
 8003b38:	2800      	cmp	r0, #0
 8003b3a:	d045      	beq.n	8003bc8 <_vfiprintf_r+0x240>
 8003b3c:	4b2d      	ldr	r3, [pc, #180]	; (8003bf4 <_vfiprintf_r+0x26c>)
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d127      	bne.n	8003b92 <_vfiprintf_r+0x20a>
 8003b42:	2207      	movs	r2, #7
 8003b44:	9b07      	ldr	r3, [sp, #28]
 8003b46:	3307      	adds	r3, #7
 8003b48:	4393      	bics	r3, r2
 8003b4a:	3308      	adds	r3, #8
 8003b4c:	9307      	str	r3, [sp, #28]
 8003b4e:	696b      	ldr	r3, [r5, #20]
 8003b50:	9a04      	ldr	r2, [sp, #16]
 8003b52:	189b      	adds	r3, r3, r2
 8003b54:	616b      	str	r3, [r5, #20]
 8003b56:	e75d      	b.n	8003a14 <_vfiprintf_r+0x8c>
 8003b58:	210a      	movs	r1, #10
 8003b5a:	434b      	muls	r3, r1
 8003b5c:	4667      	mov	r7, ip
 8003b5e:	189b      	adds	r3, r3, r2
 8003b60:	3909      	subs	r1, #9
 8003b62:	e7a3      	b.n	8003aac <_vfiprintf_r+0x124>
 8003b64:	2301      	movs	r3, #1
 8003b66:	425b      	negs	r3, r3
 8003b68:	e7ce      	b.n	8003b08 <_vfiprintf_r+0x180>
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	001a      	movs	r2, r3
 8003b6e:	3701      	adds	r7, #1
 8003b70:	606b      	str	r3, [r5, #4]
 8003b72:	7839      	ldrb	r1, [r7, #0]
 8003b74:	1c78      	adds	r0, r7, #1
 8003b76:	3930      	subs	r1, #48	; 0x30
 8003b78:	4684      	mov	ip, r0
 8003b7a:	2909      	cmp	r1, #9
 8003b7c:	d903      	bls.n	8003b86 <_vfiprintf_r+0x1fe>
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d0c3      	beq.n	8003b0a <_vfiprintf_r+0x182>
 8003b82:	9209      	str	r2, [sp, #36]	; 0x24
 8003b84:	e7c1      	b.n	8003b0a <_vfiprintf_r+0x182>
 8003b86:	230a      	movs	r3, #10
 8003b88:	435a      	muls	r2, r3
 8003b8a:	4667      	mov	r7, ip
 8003b8c:	1852      	adds	r2, r2, r1
 8003b8e:	3b09      	subs	r3, #9
 8003b90:	e7ef      	b.n	8003b72 <_vfiprintf_r+0x1ea>
 8003b92:	ab07      	add	r3, sp, #28
 8003b94:	9300      	str	r3, [sp, #0]
 8003b96:	0022      	movs	r2, r4
 8003b98:	0029      	movs	r1, r5
 8003b9a:	0030      	movs	r0, r6
 8003b9c:	4b16      	ldr	r3, [pc, #88]	; (8003bf8 <_vfiprintf_r+0x270>)
 8003b9e:	e000      	b.n	8003ba2 <_vfiprintf_r+0x21a>
 8003ba0:	bf00      	nop
 8003ba2:	9004      	str	r0, [sp, #16]
 8003ba4:	9b04      	ldr	r3, [sp, #16]
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	d1d1      	bne.n	8003b4e <_vfiprintf_r+0x1c6>
 8003baa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003bac:	07db      	lsls	r3, r3, #31
 8003bae:	d405      	bmi.n	8003bbc <_vfiprintf_r+0x234>
 8003bb0:	89a3      	ldrh	r3, [r4, #12]
 8003bb2:	059b      	lsls	r3, r3, #22
 8003bb4:	d402      	bmi.n	8003bbc <_vfiprintf_r+0x234>
 8003bb6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003bb8:	f7ff fe24 	bl	8003804 <__retarget_lock_release_recursive>
 8003bbc:	89a3      	ldrh	r3, [r4, #12]
 8003bbe:	065b      	lsls	r3, r3, #25
 8003bc0:	d500      	bpl.n	8003bc4 <_vfiprintf_r+0x23c>
 8003bc2:	e70a      	b.n	80039da <_vfiprintf_r+0x52>
 8003bc4:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003bc6:	e70a      	b.n	80039de <_vfiprintf_r+0x56>
 8003bc8:	ab07      	add	r3, sp, #28
 8003bca:	9300      	str	r3, [sp, #0]
 8003bcc:	0022      	movs	r2, r4
 8003bce:	0029      	movs	r1, r5
 8003bd0:	0030      	movs	r0, r6
 8003bd2:	4b09      	ldr	r3, [pc, #36]	; (8003bf8 <_vfiprintf_r+0x270>)
 8003bd4:	f000 f882 	bl	8003cdc <_printf_i>
 8003bd8:	e7e3      	b.n	8003ba2 <_vfiprintf_r+0x21a>
 8003bda:	46c0      	nop			; (mov r8, r8)
 8003bdc:	08004640 	.word	0x08004640
 8003be0:	08004660 	.word	0x08004660
 8003be4:	08004620 	.word	0x08004620
 8003be8:	08004680 	.word	0x08004680
 8003bec:	08004686 	.word	0x08004686
 8003bf0:	0800468a 	.word	0x0800468a
 8003bf4:	00000000 	.word	0x00000000
 8003bf8:	08003963 	.word	0x08003963

08003bfc <_printf_common>:
 8003bfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003bfe:	0015      	movs	r5, r2
 8003c00:	9301      	str	r3, [sp, #4]
 8003c02:	688a      	ldr	r2, [r1, #8]
 8003c04:	690b      	ldr	r3, [r1, #16]
 8003c06:	000c      	movs	r4, r1
 8003c08:	9000      	str	r0, [sp, #0]
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	da00      	bge.n	8003c10 <_printf_common+0x14>
 8003c0e:	0013      	movs	r3, r2
 8003c10:	0022      	movs	r2, r4
 8003c12:	602b      	str	r3, [r5, #0]
 8003c14:	3243      	adds	r2, #67	; 0x43
 8003c16:	7812      	ldrb	r2, [r2, #0]
 8003c18:	2a00      	cmp	r2, #0
 8003c1a:	d001      	beq.n	8003c20 <_printf_common+0x24>
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	602b      	str	r3, [r5, #0]
 8003c20:	6823      	ldr	r3, [r4, #0]
 8003c22:	069b      	lsls	r3, r3, #26
 8003c24:	d502      	bpl.n	8003c2c <_printf_common+0x30>
 8003c26:	682b      	ldr	r3, [r5, #0]
 8003c28:	3302      	adds	r3, #2
 8003c2a:	602b      	str	r3, [r5, #0]
 8003c2c:	6822      	ldr	r2, [r4, #0]
 8003c2e:	2306      	movs	r3, #6
 8003c30:	0017      	movs	r7, r2
 8003c32:	401f      	ands	r7, r3
 8003c34:	421a      	tst	r2, r3
 8003c36:	d027      	beq.n	8003c88 <_printf_common+0x8c>
 8003c38:	0023      	movs	r3, r4
 8003c3a:	3343      	adds	r3, #67	; 0x43
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	1e5a      	subs	r2, r3, #1
 8003c40:	4193      	sbcs	r3, r2
 8003c42:	6822      	ldr	r2, [r4, #0]
 8003c44:	0692      	lsls	r2, r2, #26
 8003c46:	d430      	bmi.n	8003caa <_printf_common+0xae>
 8003c48:	0022      	movs	r2, r4
 8003c4a:	9901      	ldr	r1, [sp, #4]
 8003c4c:	9800      	ldr	r0, [sp, #0]
 8003c4e:	9e08      	ldr	r6, [sp, #32]
 8003c50:	3243      	adds	r2, #67	; 0x43
 8003c52:	47b0      	blx	r6
 8003c54:	1c43      	adds	r3, r0, #1
 8003c56:	d025      	beq.n	8003ca4 <_printf_common+0xa8>
 8003c58:	2306      	movs	r3, #6
 8003c5a:	6820      	ldr	r0, [r4, #0]
 8003c5c:	682a      	ldr	r2, [r5, #0]
 8003c5e:	68e1      	ldr	r1, [r4, #12]
 8003c60:	2500      	movs	r5, #0
 8003c62:	4003      	ands	r3, r0
 8003c64:	2b04      	cmp	r3, #4
 8003c66:	d103      	bne.n	8003c70 <_printf_common+0x74>
 8003c68:	1a8d      	subs	r5, r1, r2
 8003c6a:	43eb      	mvns	r3, r5
 8003c6c:	17db      	asrs	r3, r3, #31
 8003c6e:	401d      	ands	r5, r3
 8003c70:	68a3      	ldr	r3, [r4, #8]
 8003c72:	6922      	ldr	r2, [r4, #16]
 8003c74:	4293      	cmp	r3, r2
 8003c76:	dd01      	ble.n	8003c7c <_printf_common+0x80>
 8003c78:	1a9b      	subs	r3, r3, r2
 8003c7a:	18ed      	adds	r5, r5, r3
 8003c7c:	2700      	movs	r7, #0
 8003c7e:	42bd      	cmp	r5, r7
 8003c80:	d120      	bne.n	8003cc4 <_printf_common+0xc8>
 8003c82:	2000      	movs	r0, #0
 8003c84:	e010      	b.n	8003ca8 <_printf_common+0xac>
 8003c86:	3701      	adds	r7, #1
 8003c88:	68e3      	ldr	r3, [r4, #12]
 8003c8a:	682a      	ldr	r2, [r5, #0]
 8003c8c:	1a9b      	subs	r3, r3, r2
 8003c8e:	42bb      	cmp	r3, r7
 8003c90:	ddd2      	ble.n	8003c38 <_printf_common+0x3c>
 8003c92:	0022      	movs	r2, r4
 8003c94:	2301      	movs	r3, #1
 8003c96:	9901      	ldr	r1, [sp, #4]
 8003c98:	9800      	ldr	r0, [sp, #0]
 8003c9a:	9e08      	ldr	r6, [sp, #32]
 8003c9c:	3219      	adds	r2, #25
 8003c9e:	47b0      	blx	r6
 8003ca0:	1c43      	adds	r3, r0, #1
 8003ca2:	d1f0      	bne.n	8003c86 <_printf_common+0x8a>
 8003ca4:	2001      	movs	r0, #1
 8003ca6:	4240      	negs	r0, r0
 8003ca8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003caa:	2030      	movs	r0, #48	; 0x30
 8003cac:	18e1      	adds	r1, r4, r3
 8003cae:	3143      	adds	r1, #67	; 0x43
 8003cb0:	7008      	strb	r0, [r1, #0]
 8003cb2:	0021      	movs	r1, r4
 8003cb4:	1c5a      	adds	r2, r3, #1
 8003cb6:	3145      	adds	r1, #69	; 0x45
 8003cb8:	7809      	ldrb	r1, [r1, #0]
 8003cba:	18a2      	adds	r2, r4, r2
 8003cbc:	3243      	adds	r2, #67	; 0x43
 8003cbe:	3302      	adds	r3, #2
 8003cc0:	7011      	strb	r1, [r2, #0]
 8003cc2:	e7c1      	b.n	8003c48 <_printf_common+0x4c>
 8003cc4:	0022      	movs	r2, r4
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	9901      	ldr	r1, [sp, #4]
 8003cca:	9800      	ldr	r0, [sp, #0]
 8003ccc:	9e08      	ldr	r6, [sp, #32]
 8003cce:	321a      	adds	r2, #26
 8003cd0:	47b0      	blx	r6
 8003cd2:	1c43      	adds	r3, r0, #1
 8003cd4:	d0e6      	beq.n	8003ca4 <_printf_common+0xa8>
 8003cd6:	3701      	adds	r7, #1
 8003cd8:	e7d1      	b.n	8003c7e <_printf_common+0x82>
	...

08003cdc <_printf_i>:
 8003cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cde:	b08b      	sub	sp, #44	; 0x2c
 8003ce0:	9206      	str	r2, [sp, #24]
 8003ce2:	000a      	movs	r2, r1
 8003ce4:	3243      	adds	r2, #67	; 0x43
 8003ce6:	9307      	str	r3, [sp, #28]
 8003ce8:	9005      	str	r0, [sp, #20]
 8003cea:	9204      	str	r2, [sp, #16]
 8003cec:	7e0a      	ldrb	r2, [r1, #24]
 8003cee:	000c      	movs	r4, r1
 8003cf0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003cf2:	2a78      	cmp	r2, #120	; 0x78
 8003cf4:	d807      	bhi.n	8003d06 <_printf_i+0x2a>
 8003cf6:	2a62      	cmp	r2, #98	; 0x62
 8003cf8:	d809      	bhi.n	8003d0e <_printf_i+0x32>
 8003cfa:	2a00      	cmp	r2, #0
 8003cfc:	d100      	bne.n	8003d00 <_printf_i+0x24>
 8003cfe:	e0c1      	b.n	8003e84 <_printf_i+0x1a8>
 8003d00:	2a58      	cmp	r2, #88	; 0x58
 8003d02:	d100      	bne.n	8003d06 <_printf_i+0x2a>
 8003d04:	e08c      	b.n	8003e20 <_printf_i+0x144>
 8003d06:	0026      	movs	r6, r4
 8003d08:	3642      	adds	r6, #66	; 0x42
 8003d0a:	7032      	strb	r2, [r6, #0]
 8003d0c:	e022      	b.n	8003d54 <_printf_i+0x78>
 8003d0e:	0010      	movs	r0, r2
 8003d10:	3863      	subs	r0, #99	; 0x63
 8003d12:	2815      	cmp	r0, #21
 8003d14:	d8f7      	bhi.n	8003d06 <_printf_i+0x2a>
 8003d16:	f7fc f9f7 	bl	8000108 <__gnu_thumb1_case_shi>
 8003d1a:	0016      	.short	0x0016
 8003d1c:	fff6001f 	.word	0xfff6001f
 8003d20:	fff6fff6 	.word	0xfff6fff6
 8003d24:	001ffff6 	.word	0x001ffff6
 8003d28:	fff6fff6 	.word	0xfff6fff6
 8003d2c:	fff6fff6 	.word	0xfff6fff6
 8003d30:	003600a8 	.word	0x003600a8
 8003d34:	fff6009a 	.word	0xfff6009a
 8003d38:	00b9fff6 	.word	0x00b9fff6
 8003d3c:	0036fff6 	.word	0x0036fff6
 8003d40:	fff6fff6 	.word	0xfff6fff6
 8003d44:	009e      	.short	0x009e
 8003d46:	0026      	movs	r6, r4
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	3642      	adds	r6, #66	; 0x42
 8003d4c:	1d11      	adds	r1, r2, #4
 8003d4e:	6019      	str	r1, [r3, #0]
 8003d50:	6813      	ldr	r3, [r2, #0]
 8003d52:	7033      	strb	r3, [r6, #0]
 8003d54:	2301      	movs	r3, #1
 8003d56:	e0a7      	b.n	8003ea8 <_printf_i+0x1cc>
 8003d58:	6808      	ldr	r0, [r1, #0]
 8003d5a:	6819      	ldr	r1, [r3, #0]
 8003d5c:	1d0a      	adds	r2, r1, #4
 8003d5e:	0605      	lsls	r5, r0, #24
 8003d60:	d50b      	bpl.n	8003d7a <_printf_i+0x9e>
 8003d62:	680d      	ldr	r5, [r1, #0]
 8003d64:	601a      	str	r2, [r3, #0]
 8003d66:	2d00      	cmp	r5, #0
 8003d68:	da03      	bge.n	8003d72 <_printf_i+0x96>
 8003d6a:	232d      	movs	r3, #45	; 0x2d
 8003d6c:	9a04      	ldr	r2, [sp, #16]
 8003d6e:	426d      	negs	r5, r5
 8003d70:	7013      	strb	r3, [r2, #0]
 8003d72:	4b61      	ldr	r3, [pc, #388]	; (8003ef8 <_printf_i+0x21c>)
 8003d74:	270a      	movs	r7, #10
 8003d76:	9303      	str	r3, [sp, #12]
 8003d78:	e01b      	b.n	8003db2 <_printf_i+0xd6>
 8003d7a:	680d      	ldr	r5, [r1, #0]
 8003d7c:	601a      	str	r2, [r3, #0]
 8003d7e:	0641      	lsls	r1, r0, #25
 8003d80:	d5f1      	bpl.n	8003d66 <_printf_i+0x8a>
 8003d82:	b22d      	sxth	r5, r5
 8003d84:	e7ef      	b.n	8003d66 <_printf_i+0x8a>
 8003d86:	680d      	ldr	r5, [r1, #0]
 8003d88:	6819      	ldr	r1, [r3, #0]
 8003d8a:	1d08      	adds	r0, r1, #4
 8003d8c:	6018      	str	r0, [r3, #0]
 8003d8e:	062e      	lsls	r6, r5, #24
 8003d90:	d501      	bpl.n	8003d96 <_printf_i+0xba>
 8003d92:	680d      	ldr	r5, [r1, #0]
 8003d94:	e003      	b.n	8003d9e <_printf_i+0xc2>
 8003d96:	066d      	lsls	r5, r5, #25
 8003d98:	d5fb      	bpl.n	8003d92 <_printf_i+0xb6>
 8003d9a:	680d      	ldr	r5, [r1, #0]
 8003d9c:	b2ad      	uxth	r5, r5
 8003d9e:	4b56      	ldr	r3, [pc, #344]	; (8003ef8 <_printf_i+0x21c>)
 8003da0:	2708      	movs	r7, #8
 8003da2:	9303      	str	r3, [sp, #12]
 8003da4:	2a6f      	cmp	r2, #111	; 0x6f
 8003da6:	d000      	beq.n	8003daa <_printf_i+0xce>
 8003da8:	3702      	adds	r7, #2
 8003daa:	0023      	movs	r3, r4
 8003dac:	2200      	movs	r2, #0
 8003dae:	3343      	adds	r3, #67	; 0x43
 8003db0:	701a      	strb	r2, [r3, #0]
 8003db2:	6863      	ldr	r3, [r4, #4]
 8003db4:	60a3      	str	r3, [r4, #8]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	db03      	blt.n	8003dc2 <_printf_i+0xe6>
 8003dba:	2204      	movs	r2, #4
 8003dbc:	6821      	ldr	r1, [r4, #0]
 8003dbe:	4391      	bics	r1, r2
 8003dc0:	6021      	str	r1, [r4, #0]
 8003dc2:	2d00      	cmp	r5, #0
 8003dc4:	d102      	bne.n	8003dcc <_printf_i+0xf0>
 8003dc6:	9e04      	ldr	r6, [sp, #16]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d00c      	beq.n	8003de6 <_printf_i+0x10a>
 8003dcc:	9e04      	ldr	r6, [sp, #16]
 8003dce:	0028      	movs	r0, r5
 8003dd0:	0039      	movs	r1, r7
 8003dd2:	f7fc fa29 	bl	8000228 <__aeabi_uidivmod>
 8003dd6:	9b03      	ldr	r3, [sp, #12]
 8003dd8:	3e01      	subs	r6, #1
 8003dda:	5c5b      	ldrb	r3, [r3, r1]
 8003ddc:	7033      	strb	r3, [r6, #0]
 8003dde:	002b      	movs	r3, r5
 8003de0:	0005      	movs	r5, r0
 8003de2:	429f      	cmp	r7, r3
 8003de4:	d9f3      	bls.n	8003dce <_printf_i+0xf2>
 8003de6:	2f08      	cmp	r7, #8
 8003de8:	d109      	bne.n	8003dfe <_printf_i+0x122>
 8003dea:	6823      	ldr	r3, [r4, #0]
 8003dec:	07db      	lsls	r3, r3, #31
 8003dee:	d506      	bpl.n	8003dfe <_printf_i+0x122>
 8003df0:	6863      	ldr	r3, [r4, #4]
 8003df2:	6922      	ldr	r2, [r4, #16]
 8003df4:	4293      	cmp	r3, r2
 8003df6:	dc02      	bgt.n	8003dfe <_printf_i+0x122>
 8003df8:	2330      	movs	r3, #48	; 0x30
 8003dfa:	3e01      	subs	r6, #1
 8003dfc:	7033      	strb	r3, [r6, #0]
 8003dfe:	9b04      	ldr	r3, [sp, #16]
 8003e00:	1b9b      	subs	r3, r3, r6
 8003e02:	6123      	str	r3, [r4, #16]
 8003e04:	9b07      	ldr	r3, [sp, #28]
 8003e06:	0021      	movs	r1, r4
 8003e08:	9300      	str	r3, [sp, #0]
 8003e0a:	9805      	ldr	r0, [sp, #20]
 8003e0c:	9b06      	ldr	r3, [sp, #24]
 8003e0e:	aa09      	add	r2, sp, #36	; 0x24
 8003e10:	f7ff fef4 	bl	8003bfc <_printf_common>
 8003e14:	1c43      	adds	r3, r0, #1
 8003e16:	d14c      	bne.n	8003eb2 <_printf_i+0x1d6>
 8003e18:	2001      	movs	r0, #1
 8003e1a:	4240      	negs	r0, r0
 8003e1c:	b00b      	add	sp, #44	; 0x2c
 8003e1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e20:	3145      	adds	r1, #69	; 0x45
 8003e22:	700a      	strb	r2, [r1, #0]
 8003e24:	4a34      	ldr	r2, [pc, #208]	; (8003ef8 <_printf_i+0x21c>)
 8003e26:	9203      	str	r2, [sp, #12]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	6821      	ldr	r1, [r4, #0]
 8003e2c:	ca20      	ldmia	r2!, {r5}
 8003e2e:	601a      	str	r2, [r3, #0]
 8003e30:	0608      	lsls	r0, r1, #24
 8003e32:	d516      	bpl.n	8003e62 <_printf_i+0x186>
 8003e34:	07cb      	lsls	r3, r1, #31
 8003e36:	d502      	bpl.n	8003e3e <_printf_i+0x162>
 8003e38:	2320      	movs	r3, #32
 8003e3a:	4319      	orrs	r1, r3
 8003e3c:	6021      	str	r1, [r4, #0]
 8003e3e:	2710      	movs	r7, #16
 8003e40:	2d00      	cmp	r5, #0
 8003e42:	d1b2      	bne.n	8003daa <_printf_i+0xce>
 8003e44:	2320      	movs	r3, #32
 8003e46:	6822      	ldr	r2, [r4, #0]
 8003e48:	439a      	bics	r2, r3
 8003e4a:	6022      	str	r2, [r4, #0]
 8003e4c:	e7ad      	b.n	8003daa <_printf_i+0xce>
 8003e4e:	2220      	movs	r2, #32
 8003e50:	6809      	ldr	r1, [r1, #0]
 8003e52:	430a      	orrs	r2, r1
 8003e54:	6022      	str	r2, [r4, #0]
 8003e56:	0022      	movs	r2, r4
 8003e58:	2178      	movs	r1, #120	; 0x78
 8003e5a:	3245      	adds	r2, #69	; 0x45
 8003e5c:	7011      	strb	r1, [r2, #0]
 8003e5e:	4a27      	ldr	r2, [pc, #156]	; (8003efc <_printf_i+0x220>)
 8003e60:	e7e1      	b.n	8003e26 <_printf_i+0x14a>
 8003e62:	0648      	lsls	r0, r1, #25
 8003e64:	d5e6      	bpl.n	8003e34 <_printf_i+0x158>
 8003e66:	b2ad      	uxth	r5, r5
 8003e68:	e7e4      	b.n	8003e34 <_printf_i+0x158>
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	680d      	ldr	r5, [r1, #0]
 8003e6e:	1d10      	adds	r0, r2, #4
 8003e70:	6949      	ldr	r1, [r1, #20]
 8003e72:	6018      	str	r0, [r3, #0]
 8003e74:	6813      	ldr	r3, [r2, #0]
 8003e76:	062e      	lsls	r6, r5, #24
 8003e78:	d501      	bpl.n	8003e7e <_printf_i+0x1a2>
 8003e7a:	6019      	str	r1, [r3, #0]
 8003e7c:	e002      	b.n	8003e84 <_printf_i+0x1a8>
 8003e7e:	066d      	lsls	r5, r5, #25
 8003e80:	d5fb      	bpl.n	8003e7a <_printf_i+0x19e>
 8003e82:	8019      	strh	r1, [r3, #0]
 8003e84:	2300      	movs	r3, #0
 8003e86:	9e04      	ldr	r6, [sp, #16]
 8003e88:	6123      	str	r3, [r4, #16]
 8003e8a:	e7bb      	b.n	8003e04 <_printf_i+0x128>
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	1d11      	adds	r1, r2, #4
 8003e90:	6019      	str	r1, [r3, #0]
 8003e92:	6816      	ldr	r6, [r2, #0]
 8003e94:	2100      	movs	r1, #0
 8003e96:	0030      	movs	r0, r6
 8003e98:	6862      	ldr	r2, [r4, #4]
 8003e9a:	f000 facf 	bl	800443c <memchr>
 8003e9e:	2800      	cmp	r0, #0
 8003ea0:	d001      	beq.n	8003ea6 <_printf_i+0x1ca>
 8003ea2:	1b80      	subs	r0, r0, r6
 8003ea4:	6060      	str	r0, [r4, #4]
 8003ea6:	6863      	ldr	r3, [r4, #4]
 8003ea8:	6123      	str	r3, [r4, #16]
 8003eaa:	2300      	movs	r3, #0
 8003eac:	9a04      	ldr	r2, [sp, #16]
 8003eae:	7013      	strb	r3, [r2, #0]
 8003eb0:	e7a8      	b.n	8003e04 <_printf_i+0x128>
 8003eb2:	6923      	ldr	r3, [r4, #16]
 8003eb4:	0032      	movs	r2, r6
 8003eb6:	9906      	ldr	r1, [sp, #24]
 8003eb8:	9805      	ldr	r0, [sp, #20]
 8003eba:	9d07      	ldr	r5, [sp, #28]
 8003ebc:	47a8      	blx	r5
 8003ebe:	1c43      	adds	r3, r0, #1
 8003ec0:	d0aa      	beq.n	8003e18 <_printf_i+0x13c>
 8003ec2:	6823      	ldr	r3, [r4, #0]
 8003ec4:	079b      	lsls	r3, r3, #30
 8003ec6:	d415      	bmi.n	8003ef4 <_printf_i+0x218>
 8003ec8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003eca:	68e0      	ldr	r0, [r4, #12]
 8003ecc:	4298      	cmp	r0, r3
 8003ece:	daa5      	bge.n	8003e1c <_printf_i+0x140>
 8003ed0:	0018      	movs	r0, r3
 8003ed2:	e7a3      	b.n	8003e1c <_printf_i+0x140>
 8003ed4:	0022      	movs	r2, r4
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	9906      	ldr	r1, [sp, #24]
 8003eda:	9805      	ldr	r0, [sp, #20]
 8003edc:	9e07      	ldr	r6, [sp, #28]
 8003ede:	3219      	adds	r2, #25
 8003ee0:	47b0      	blx	r6
 8003ee2:	1c43      	adds	r3, r0, #1
 8003ee4:	d098      	beq.n	8003e18 <_printf_i+0x13c>
 8003ee6:	3501      	adds	r5, #1
 8003ee8:	68e3      	ldr	r3, [r4, #12]
 8003eea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003eec:	1a9b      	subs	r3, r3, r2
 8003eee:	42ab      	cmp	r3, r5
 8003ef0:	dcf0      	bgt.n	8003ed4 <_printf_i+0x1f8>
 8003ef2:	e7e9      	b.n	8003ec8 <_printf_i+0x1ec>
 8003ef4:	2500      	movs	r5, #0
 8003ef6:	e7f7      	b.n	8003ee8 <_printf_i+0x20c>
 8003ef8:	08004691 	.word	0x08004691
 8003efc:	080046a2 	.word	0x080046a2

08003f00 <_sbrk_r>:
 8003f00:	2300      	movs	r3, #0
 8003f02:	b570      	push	{r4, r5, r6, lr}
 8003f04:	4d06      	ldr	r5, [pc, #24]	; (8003f20 <_sbrk_r+0x20>)
 8003f06:	0004      	movs	r4, r0
 8003f08:	0008      	movs	r0, r1
 8003f0a:	602b      	str	r3, [r5, #0]
 8003f0c:	f7fc fdb2 	bl	8000a74 <_sbrk>
 8003f10:	1c43      	adds	r3, r0, #1
 8003f12:	d103      	bne.n	8003f1c <_sbrk_r+0x1c>
 8003f14:	682b      	ldr	r3, [r5, #0]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d000      	beq.n	8003f1c <_sbrk_r+0x1c>
 8003f1a:	6023      	str	r3, [r4, #0]
 8003f1c:	bd70      	pop	{r4, r5, r6, pc}
 8003f1e:	46c0      	nop			; (mov r8, r8)
 8003f20:	2000018c 	.word	0x2000018c

08003f24 <__sread>:
 8003f24:	b570      	push	{r4, r5, r6, lr}
 8003f26:	000c      	movs	r4, r1
 8003f28:	250e      	movs	r5, #14
 8003f2a:	5f49      	ldrsh	r1, [r1, r5]
 8003f2c:	f000 faec 	bl	8004508 <_read_r>
 8003f30:	2800      	cmp	r0, #0
 8003f32:	db03      	blt.n	8003f3c <__sread+0x18>
 8003f34:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003f36:	181b      	adds	r3, r3, r0
 8003f38:	6563      	str	r3, [r4, #84]	; 0x54
 8003f3a:	bd70      	pop	{r4, r5, r6, pc}
 8003f3c:	89a3      	ldrh	r3, [r4, #12]
 8003f3e:	4a02      	ldr	r2, [pc, #8]	; (8003f48 <__sread+0x24>)
 8003f40:	4013      	ands	r3, r2
 8003f42:	81a3      	strh	r3, [r4, #12]
 8003f44:	e7f9      	b.n	8003f3a <__sread+0x16>
 8003f46:	46c0      	nop			; (mov r8, r8)
 8003f48:	ffffefff 	.word	0xffffefff

08003f4c <__swrite>:
 8003f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f4e:	001f      	movs	r7, r3
 8003f50:	898b      	ldrh	r3, [r1, #12]
 8003f52:	0005      	movs	r5, r0
 8003f54:	000c      	movs	r4, r1
 8003f56:	0016      	movs	r6, r2
 8003f58:	05db      	lsls	r3, r3, #23
 8003f5a:	d505      	bpl.n	8003f68 <__swrite+0x1c>
 8003f5c:	230e      	movs	r3, #14
 8003f5e:	5ec9      	ldrsh	r1, [r1, r3]
 8003f60:	2200      	movs	r2, #0
 8003f62:	2302      	movs	r3, #2
 8003f64:	f000 f9ea 	bl	800433c <_lseek_r>
 8003f68:	89a3      	ldrh	r3, [r4, #12]
 8003f6a:	4a05      	ldr	r2, [pc, #20]	; (8003f80 <__swrite+0x34>)
 8003f6c:	0028      	movs	r0, r5
 8003f6e:	4013      	ands	r3, r2
 8003f70:	81a3      	strh	r3, [r4, #12]
 8003f72:	0032      	movs	r2, r6
 8003f74:	230e      	movs	r3, #14
 8003f76:	5ee1      	ldrsh	r1, [r4, r3]
 8003f78:	003b      	movs	r3, r7
 8003f7a:	f000 f875 	bl	8004068 <_write_r>
 8003f7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f80:	ffffefff 	.word	0xffffefff

08003f84 <__sseek>:
 8003f84:	b570      	push	{r4, r5, r6, lr}
 8003f86:	000c      	movs	r4, r1
 8003f88:	250e      	movs	r5, #14
 8003f8a:	5f49      	ldrsh	r1, [r1, r5]
 8003f8c:	f000 f9d6 	bl	800433c <_lseek_r>
 8003f90:	89a3      	ldrh	r3, [r4, #12]
 8003f92:	1c42      	adds	r2, r0, #1
 8003f94:	d103      	bne.n	8003f9e <__sseek+0x1a>
 8003f96:	4a05      	ldr	r2, [pc, #20]	; (8003fac <__sseek+0x28>)
 8003f98:	4013      	ands	r3, r2
 8003f9a:	81a3      	strh	r3, [r4, #12]
 8003f9c:	bd70      	pop	{r4, r5, r6, pc}
 8003f9e:	2280      	movs	r2, #128	; 0x80
 8003fa0:	0152      	lsls	r2, r2, #5
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	81a3      	strh	r3, [r4, #12]
 8003fa6:	6560      	str	r0, [r4, #84]	; 0x54
 8003fa8:	e7f8      	b.n	8003f9c <__sseek+0x18>
 8003faa:	46c0      	nop			; (mov r8, r8)
 8003fac:	ffffefff 	.word	0xffffefff

08003fb0 <__sclose>:
 8003fb0:	b510      	push	{r4, lr}
 8003fb2:	230e      	movs	r3, #14
 8003fb4:	5ec9      	ldrsh	r1, [r1, r3]
 8003fb6:	f000 f8e3 	bl	8004180 <_close_r>
 8003fba:	bd10      	pop	{r4, pc}

08003fbc <__swbuf_r>:
 8003fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fbe:	0005      	movs	r5, r0
 8003fc0:	000e      	movs	r6, r1
 8003fc2:	0014      	movs	r4, r2
 8003fc4:	2800      	cmp	r0, #0
 8003fc6:	d004      	beq.n	8003fd2 <__swbuf_r+0x16>
 8003fc8:	6983      	ldr	r3, [r0, #24]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d101      	bne.n	8003fd2 <__swbuf_r+0x16>
 8003fce:	f7ff fb77 	bl	80036c0 <__sinit>
 8003fd2:	4b22      	ldr	r3, [pc, #136]	; (800405c <__swbuf_r+0xa0>)
 8003fd4:	429c      	cmp	r4, r3
 8003fd6:	d12e      	bne.n	8004036 <__swbuf_r+0x7a>
 8003fd8:	686c      	ldr	r4, [r5, #4]
 8003fda:	69a3      	ldr	r3, [r4, #24]
 8003fdc:	60a3      	str	r3, [r4, #8]
 8003fde:	89a3      	ldrh	r3, [r4, #12]
 8003fe0:	071b      	lsls	r3, r3, #28
 8003fe2:	d532      	bpl.n	800404a <__swbuf_r+0x8e>
 8003fe4:	6923      	ldr	r3, [r4, #16]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d02f      	beq.n	800404a <__swbuf_r+0x8e>
 8003fea:	6823      	ldr	r3, [r4, #0]
 8003fec:	6922      	ldr	r2, [r4, #16]
 8003fee:	b2f7      	uxtb	r7, r6
 8003ff0:	1a98      	subs	r0, r3, r2
 8003ff2:	6963      	ldr	r3, [r4, #20]
 8003ff4:	b2f6      	uxtb	r6, r6
 8003ff6:	4283      	cmp	r3, r0
 8003ff8:	dc05      	bgt.n	8004006 <__swbuf_r+0x4a>
 8003ffa:	0021      	movs	r1, r4
 8003ffc:	0028      	movs	r0, r5
 8003ffe:	f000 f95d 	bl	80042bc <_fflush_r>
 8004002:	2800      	cmp	r0, #0
 8004004:	d127      	bne.n	8004056 <__swbuf_r+0x9a>
 8004006:	68a3      	ldr	r3, [r4, #8]
 8004008:	3001      	adds	r0, #1
 800400a:	3b01      	subs	r3, #1
 800400c:	60a3      	str	r3, [r4, #8]
 800400e:	6823      	ldr	r3, [r4, #0]
 8004010:	1c5a      	adds	r2, r3, #1
 8004012:	6022      	str	r2, [r4, #0]
 8004014:	701f      	strb	r7, [r3, #0]
 8004016:	6963      	ldr	r3, [r4, #20]
 8004018:	4283      	cmp	r3, r0
 800401a:	d004      	beq.n	8004026 <__swbuf_r+0x6a>
 800401c:	89a3      	ldrh	r3, [r4, #12]
 800401e:	07db      	lsls	r3, r3, #31
 8004020:	d507      	bpl.n	8004032 <__swbuf_r+0x76>
 8004022:	2e0a      	cmp	r6, #10
 8004024:	d105      	bne.n	8004032 <__swbuf_r+0x76>
 8004026:	0021      	movs	r1, r4
 8004028:	0028      	movs	r0, r5
 800402a:	f000 f947 	bl	80042bc <_fflush_r>
 800402e:	2800      	cmp	r0, #0
 8004030:	d111      	bne.n	8004056 <__swbuf_r+0x9a>
 8004032:	0030      	movs	r0, r6
 8004034:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004036:	4b0a      	ldr	r3, [pc, #40]	; (8004060 <__swbuf_r+0xa4>)
 8004038:	429c      	cmp	r4, r3
 800403a:	d101      	bne.n	8004040 <__swbuf_r+0x84>
 800403c:	68ac      	ldr	r4, [r5, #8]
 800403e:	e7cc      	b.n	8003fda <__swbuf_r+0x1e>
 8004040:	4b08      	ldr	r3, [pc, #32]	; (8004064 <__swbuf_r+0xa8>)
 8004042:	429c      	cmp	r4, r3
 8004044:	d1c9      	bne.n	8003fda <__swbuf_r+0x1e>
 8004046:	68ec      	ldr	r4, [r5, #12]
 8004048:	e7c7      	b.n	8003fda <__swbuf_r+0x1e>
 800404a:	0021      	movs	r1, r4
 800404c:	0028      	movs	r0, r5
 800404e:	f000 f81f 	bl	8004090 <__swsetup_r>
 8004052:	2800      	cmp	r0, #0
 8004054:	d0c9      	beq.n	8003fea <__swbuf_r+0x2e>
 8004056:	2601      	movs	r6, #1
 8004058:	4276      	negs	r6, r6
 800405a:	e7ea      	b.n	8004032 <__swbuf_r+0x76>
 800405c:	08004640 	.word	0x08004640
 8004060:	08004660 	.word	0x08004660
 8004064:	08004620 	.word	0x08004620

08004068 <_write_r>:
 8004068:	b570      	push	{r4, r5, r6, lr}
 800406a:	0004      	movs	r4, r0
 800406c:	0008      	movs	r0, r1
 800406e:	0011      	movs	r1, r2
 8004070:	001a      	movs	r2, r3
 8004072:	2300      	movs	r3, #0
 8004074:	4d05      	ldr	r5, [pc, #20]	; (800408c <_write_r+0x24>)
 8004076:	602b      	str	r3, [r5, #0]
 8004078:	f7fc fcb3 	bl	80009e2 <_write>
 800407c:	1c43      	adds	r3, r0, #1
 800407e:	d103      	bne.n	8004088 <_write_r+0x20>
 8004080:	682b      	ldr	r3, [r5, #0]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d000      	beq.n	8004088 <_write_r+0x20>
 8004086:	6023      	str	r3, [r4, #0]
 8004088:	bd70      	pop	{r4, r5, r6, pc}
 800408a:	46c0      	nop			; (mov r8, r8)
 800408c:	2000018c 	.word	0x2000018c

08004090 <__swsetup_r>:
 8004090:	4b37      	ldr	r3, [pc, #220]	; (8004170 <__swsetup_r+0xe0>)
 8004092:	b570      	push	{r4, r5, r6, lr}
 8004094:	681d      	ldr	r5, [r3, #0]
 8004096:	0006      	movs	r6, r0
 8004098:	000c      	movs	r4, r1
 800409a:	2d00      	cmp	r5, #0
 800409c:	d005      	beq.n	80040aa <__swsetup_r+0x1a>
 800409e:	69ab      	ldr	r3, [r5, #24]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d102      	bne.n	80040aa <__swsetup_r+0x1a>
 80040a4:	0028      	movs	r0, r5
 80040a6:	f7ff fb0b 	bl	80036c0 <__sinit>
 80040aa:	4b32      	ldr	r3, [pc, #200]	; (8004174 <__swsetup_r+0xe4>)
 80040ac:	429c      	cmp	r4, r3
 80040ae:	d10f      	bne.n	80040d0 <__swsetup_r+0x40>
 80040b0:	686c      	ldr	r4, [r5, #4]
 80040b2:	230c      	movs	r3, #12
 80040b4:	5ee2      	ldrsh	r2, [r4, r3]
 80040b6:	b293      	uxth	r3, r2
 80040b8:	0711      	lsls	r1, r2, #28
 80040ba:	d42d      	bmi.n	8004118 <__swsetup_r+0x88>
 80040bc:	06d9      	lsls	r1, r3, #27
 80040be:	d411      	bmi.n	80040e4 <__swsetup_r+0x54>
 80040c0:	2309      	movs	r3, #9
 80040c2:	2001      	movs	r0, #1
 80040c4:	6033      	str	r3, [r6, #0]
 80040c6:	3337      	adds	r3, #55	; 0x37
 80040c8:	4313      	orrs	r3, r2
 80040ca:	81a3      	strh	r3, [r4, #12]
 80040cc:	4240      	negs	r0, r0
 80040ce:	bd70      	pop	{r4, r5, r6, pc}
 80040d0:	4b29      	ldr	r3, [pc, #164]	; (8004178 <__swsetup_r+0xe8>)
 80040d2:	429c      	cmp	r4, r3
 80040d4:	d101      	bne.n	80040da <__swsetup_r+0x4a>
 80040d6:	68ac      	ldr	r4, [r5, #8]
 80040d8:	e7eb      	b.n	80040b2 <__swsetup_r+0x22>
 80040da:	4b28      	ldr	r3, [pc, #160]	; (800417c <__swsetup_r+0xec>)
 80040dc:	429c      	cmp	r4, r3
 80040de:	d1e8      	bne.n	80040b2 <__swsetup_r+0x22>
 80040e0:	68ec      	ldr	r4, [r5, #12]
 80040e2:	e7e6      	b.n	80040b2 <__swsetup_r+0x22>
 80040e4:	075b      	lsls	r3, r3, #29
 80040e6:	d513      	bpl.n	8004110 <__swsetup_r+0x80>
 80040e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80040ea:	2900      	cmp	r1, #0
 80040ec:	d008      	beq.n	8004100 <__swsetup_r+0x70>
 80040ee:	0023      	movs	r3, r4
 80040f0:	3344      	adds	r3, #68	; 0x44
 80040f2:	4299      	cmp	r1, r3
 80040f4:	d002      	beq.n	80040fc <__swsetup_r+0x6c>
 80040f6:	0030      	movs	r0, r6
 80040f8:	f000 f9bc 	bl	8004474 <_free_r>
 80040fc:	2300      	movs	r3, #0
 80040fe:	6363      	str	r3, [r4, #52]	; 0x34
 8004100:	2224      	movs	r2, #36	; 0x24
 8004102:	89a3      	ldrh	r3, [r4, #12]
 8004104:	4393      	bics	r3, r2
 8004106:	81a3      	strh	r3, [r4, #12]
 8004108:	2300      	movs	r3, #0
 800410a:	6063      	str	r3, [r4, #4]
 800410c:	6923      	ldr	r3, [r4, #16]
 800410e:	6023      	str	r3, [r4, #0]
 8004110:	2308      	movs	r3, #8
 8004112:	89a2      	ldrh	r2, [r4, #12]
 8004114:	4313      	orrs	r3, r2
 8004116:	81a3      	strh	r3, [r4, #12]
 8004118:	6923      	ldr	r3, [r4, #16]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d10b      	bne.n	8004136 <__swsetup_r+0xa6>
 800411e:	21a0      	movs	r1, #160	; 0xa0
 8004120:	2280      	movs	r2, #128	; 0x80
 8004122:	89a3      	ldrh	r3, [r4, #12]
 8004124:	0089      	lsls	r1, r1, #2
 8004126:	0092      	lsls	r2, r2, #2
 8004128:	400b      	ands	r3, r1
 800412a:	4293      	cmp	r3, r2
 800412c:	d003      	beq.n	8004136 <__swsetup_r+0xa6>
 800412e:	0021      	movs	r1, r4
 8004130:	0030      	movs	r0, r6
 8004132:	f000 f93f 	bl	80043b4 <__smakebuf_r>
 8004136:	220c      	movs	r2, #12
 8004138:	5ea3      	ldrsh	r3, [r4, r2]
 800413a:	2001      	movs	r0, #1
 800413c:	001a      	movs	r2, r3
 800413e:	b299      	uxth	r1, r3
 8004140:	4002      	ands	r2, r0
 8004142:	4203      	tst	r3, r0
 8004144:	d00f      	beq.n	8004166 <__swsetup_r+0xd6>
 8004146:	2200      	movs	r2, #0
 8004148:	60a2      	str	r2, [r4, #8]
 800414a:	6962      	ldr	r2, [r4, #20]
 800414c:	4252      	negs	r2, r2
 800414e:	61a2      	str	r2, [r4, #24]
 8004150:	2000      	movs	r0, #0
 8004152:	6922      	ldr	r2, [r4, #16]
 8004154:	4282      	cmp	r2, r0
 8004156:	d1ba      	bne.n	80040ce <__swsetup_r+0x3e>
 8004158:	060a      	lsls	r2, r1, #24
 800415a:	d5b8      	bpl.n	80040ce <__swsetup_r+0x3e>
 800415c:	2240      	movs	r2, #64	; 0x40
 800415e:	4313      	orrs	r3, r2
 8004160:	81a3      	strh	r3, [r4, #12]
 8004162:	3801      	subs	r0, #1
 8004164:	e7b3      	b.n	80040ce <__swsetup_r+0x3e>
 8004166:	0788      	lsls	r0, r1, #30
 8004168:	d400      	bmi.n	800416c <__swsetup_r+0xdc>
 800416a:	6962      	ldr	r2, [r4, #20]
 800416c:	60a2      	str	r2, [r4, #8]
 800416e:	e7ef      	b.n	8004150 <__swsetup_r+0xc0>
 8004170:	2000000c 	.word	0x2000000c
 8004174:	08004640 	.word	0x08004640
 8004178:	08004660 	.word	0x08004660
 800417c:	08004620 	.word	0x08004620

08004180 <_close_r>:
 8004180:	2300      	movs	r3, #0
 8004182:	b570      	push	{r4, r5, r6, lr}
 8004184:	4d06      	ldr	r5, [pc, #24]	; (80041a0 <_close_r+0x20>)
 8004186:	0004      	movs	r4, r0
 8004188:	0008      	movs	r0, r1
 800418a:	602b      	str	r3, [r5, #0]
 800418c:	f7fc fc45 	bl	8000a1a <_close>
 8004190:	1c43      	adds	r3, r0, #1
 8004192:	d103      	bne.n	800419c <_close_r+0x1c>
 8004194:	682b      	ldr	r3, [r5, #0]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d000      	beq.n	800419c <_close_r+0x1c>
 800419a:	6023      	str	r3, [r4, #0]
 800419c:	bd70      	pop	{r4, r5, r6, pc}
 800419e:	46c0      	nop			; (mov r8, r8)
 80041a0:	2000018c 	.word	0x2000018c

080041a4 <__sflush_r>:
 80041a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041a6:	898b      	ldrh	r3, [r1, #12]
 80041a8:	0005      	movs	r5, r0
 80041aa:	000c      	movs	r4, r1
 80041ac:	071a      	lsls	r2, r3, #28
 80041ae:	d45f      	bmi.n	8004270 <__sflush_r+0xcc>
 80041b0:	684a      	ldr	r2, [r1, #4]
 80041b2:	2a00      	cmp	r2, #0
 80041b4:	dc04      	bgt.n	80041c0 <__sflush_r+0x1c>
 80041b6:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80041b8:	2a00      	cmp	r2, #0
 80041ba:	dc01      	bgt.n	80041c0 <__sflush_r+0x1c>
 80041bc:	2000      	movs	r0, #0
 80041be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80041c0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80041c2:	2f00      	cmp	r7, #0
 80041c4:	d0fa      	beq.n	80041bc <__sflush_r+0x18>
 80041c6:	2200      	movs	r2, #0
 80041c8:	2180      	movs	r1, #128	; 0x80
 80041ca:	682e      	ldr	r6, [r5, #0]
 80041cc:	602a      	str	r2, [r5, #0]
 80041ce:	001a      	movs	r2, r3
 80041d0:	0149      	lsls	r1, r1, #5
 80041d2:	400a      	ands	r2, r1
 80041d4:	420b      	tst	r3, r1
 80041d6:	d034      	beq.n	8004242 <__sflush_r+0x9e>
 80041d8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80041da:	89a3      	ldrh	r3, [r4, #12]
 80041dc:	075b      	lsls	r3, r3, #29
 80041de:	d506      	bpl.n	80041ee <__sflush_r+0x4a>
 80041e0:	6863      	ldr	r3, [r4, #4]
 80041e2:	1ac0      	subs	r0, r0, r3
 80041e4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d001      	beq.n	80041ee <__sflush_r+0x4a>
 80041ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80041ec:	1ac0      	subs	r0, r0, r3
 80041ee:	0002      	movs	r2, r0
 80041f0:	6a21      	ldr	r1, [r4, #32]
 80041f2:	2300      	movs	r3, #0
 80041f4:	0028      	movs	r0, r5
 80041f6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80041f8:	47b8      	blx	r7
 80041fa:	89a1      	ldrh	r1, [r4, #12]
 80041fc:	1c43      	adds	r3, r0, #1
 80041fe:	d106      	bne.n	800420e <__sflush_r+0x6a>
 8004200:	682b      	ldr	r3, [r5, #0]
 8004202:	2b1d      	cmp	r3, #29
 8004204:	d831      	bhi.n	800426a <__sflush_r+0xc6>
 8004206:	4a2c      	ldr	r2, [pc, #176]	; (80042b8 <__sflush_r+0x114>)
 8004208:	40da      	lsrs	r2, r3
 800420a:	07d3      	lsls	r3, r2, #31
 800420c:	d52d      	bpl.n	800426a <__sflush_r+0xc6>
 800420e:	2300      	movs	r3, #0
 8004210:	6063      	str	r3, [r4, #4]
 8004212:	6923      	ldr	r3, [r4, #16]
 8004214:	6023      	str	r3, [r4, #0]
 8004216:	04cb      	lsls	r3, r1, #19
 8004218:	d505      	bpl.n	8004226 <__sflush_r+0x82>
 800421a:	1c43      	adds	r3, r0, #1
 800421c:	d102      	bne.n	8004224 <__sflush_r+0x80>
 800421e:	682b      	ldr	r3, [r5, #0]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d100      	bne.n	8004226 <__sflush_r+0x82>
 8004224:	6560      	str	r0, [r4, #84]	; 0x54
 8004226:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004228:	602e      	str	r6, [r5, #0]
 800422a:	2900      	cmp	r1, #0
 800422c:	d0c6      	beq.n	80041bc <__sflush_r+0x18>
 800422e:	0023      	movs	r3, r4
 8004230:	3344      	adds	r3, #68	; 0x44
 8004232:	4299      	cmp	r1, r3
 8004234:	d002      	beq.n	800423c <__sflush_r+0x98>
 8004236:	0028      	movs	r0, r5
 8004238:	f000 f91c 	bl	8004474 <_free_r>
 800423c:	2000      	movs	r0, #0
 800423e:	6360      	str	r0, [r4, #52]	; 0x34
 8004240:	e7bd      	b.n	80041be <__sflush_r+0x1a>
 8004242:	2301      	movs	r3, #1
 8004244:	0028      	movs	r0, r5
 8004246:	6a21      	ldr	r1, [r4, #32]
 8004248:	47b8      	blx	r7
 800424a:	1c43      	adds	r3, r0, #1
 800424c:	d1c5      	bne.n	80041da <__sflush_r+0x36>
 800424e:	682b      	ldr	r3, [r5, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d0c2      	beq.n	80041da <__sflush_r+0x36>
 8004254:	2b1d      	cmp	r3, #29
 8004256:	d001      	beq.n	800425c <__sflush_r+0xb8>
 8004258:	2b16      	cmp	r3, #22
 800425a:	d101      	bne.n	8004260 <__sflush_r+0xbc>
 800425c:	602e      	str	r6, [r5, #0]
 800425e:	e7ad      	b.n	80041bc <__sflush_r+0x18>
 8004260:	2340      	movs	r3, #64	; 0x40
 8004262:	89a2      	ldrh	r2, [r4, #12]
 8004264:	4313      	orrs	r3, r2
 8004266:	81a3      	strh	r3, [r4, #12]
 8004268:	e7a9      	b.n	80041be <__sflush_r+0x1a>
 800426a:	2340      	movs	r3, #64	; 0x40
 800426c:	430b      	orrs	r3, r1
 800426e:	e7fa      	b.n	8004266 <__sflush_r+0xc2>
 8004270:	690f      	ldr	r7, [r1, #16]
 8004272:	2f00      	cmp	r7, #0
 8004274:	d0a2      	beq.n	80041bc <__sflush_r+0x18>
 8004276:	680a      	ldr	r2, [r1, #0]
 8004278:	600f      	str	r7, [r1, #0]
 800427a:	1bd2      	subs	r2, r2, r7
 800427c:	9201      	str	r2, [sp, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	079b      	lsls	r3, r3, #30
 8004282:	d100      	bne.n	8004286 <__sflush_r+0xe2>
 8004284:	694a      	ldr	r2, [r1, #20]
 8004286:	60a2      	str	r2, [r4, #8]
 8004288:	9b01      	ldr	r3, [sp, #4]
 800428a:	2b00      	cmp	r3, #0
 800428c:	dc00      	bgt.n	8004290 <__sflush_r+0xec>
 800428e:	e795      	b.n	80041bc <__sflush_r+0x18>
 8004290:	003a      	movs	r2, r7
 8004292:	0028      	movs	r0, r5
 8004294:	9b01      	ldr	r3, [sp, #4]
 8004296:	6a21      	ldr	r1, [r4, #32]
 8004298:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800429a:	47b0      	blx	r6
 800429c:	2800      	cmp	r0, #0
 800429e:	dc06      	bgt.n	80042ae <__sflush_r+0x10a>
 80042a0:	2340      	movs	r3, #64	; 0x40
 80042a2:	2001      	movs	r0, #1
 80042a4:	89a2      	ldrh	r2, [r4, #12]
 80042a6:	4240      	negs	r0, r0
 80042a8:	4313      	orrs	r3, r2
 80042aa:	81a3      	strh	r3, [r4, #12]
 80042ac:	e787      	b.n	80041be <__sflush_r+0x1a>
 80042ae:	9b01      	ldr	r3, [sp, #4]
 80042b0:	183f      	adds	r7, r7, r0
 80042b2:	1a1b      	subs	r3, r3, r0
 80042b4:	9301      	str	r3, [sp, #4]
 80042b6:	e7e7      	b.n	8004288 <__sflush_r+0xe4>
 80042b8:	20400001 	.word	0x20400001

080042bc <_fflush_r>:
 80042bc:	690b      	ldr	r3, [r1, #16]
 80042be:	b570      	push	{r4, r5, r6, lr}
 80042c0:	0005      	movs	r5, r0
 80042c2:	000c      	movs	r4, r1
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d102      	bne.n	80042ce <_fflush_r+0x12>
 80042c8:	2500      	movs	r5, #0
 80042ca:	0028      	movs	r0, r5
 80042cc:	bd70      	pop	{r4, r5, r6, pc}
 80042ce:	2800      	cmp	r0, #0
 80042d0:	d004      	beq.n	80042dc <_fflush_r+0x20>
 80042d2:	6983      	ldr	r3, [r0, #24]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d101      	bne.n	80042dc <_fflush_r+0x20>
 80042d8:	f7ff f9f2 	bl	80036c0 <__sinit>
 80042dc:	4b14      	ldr	r3, [pc, #80]	; (8004330 <_fflush_r+0x74>)
 80042de:	429c      	cmp	r4, r3
 80042e0:	d11b      	bne.n	800431a <_fflush_r+0x5e>
 80042e2:	686c      	ldr	r4, [r5, #4]
 80042e4:	220c      	movs	r2, #12
 80042e6:	5ea3      	ldrsh	r3, [r4, r2]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d0ed      	beq.n	80042c8 <_fflush_r+0xc>
 80042ec:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80042ee:	07d2      	lsls	r2, r2, #31
 80042f0:	d404      	bmi.n	80042fc <_fflush_r+0x40>
 80042f2:	059b      	lsls	r3, r3, #22
 80042f4:	d402      	bmi.n	80042fc <_fflush_r+0x40>
 80042f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80042f8:	f7ff fa83 	bl	8003802 <__retarget_lock_acquire_recursive>
 80042fc:	0028      	movs	r0, r5
 80042fe:	0021      	movs	r1, r4
 8004300:	f7ff ff50 	bl	80041a4 <__sflush_r>
 8004304:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004306:	0005      	movs	r5, r0
 8004308:	07db      	lsls	r3, r3, #31
 800430a:	d4de      	bmi.n	80042ca <_fflush_r+0xe>
 800430c:	89a3      	ldrh	r3, [r4, #12]
 800430e:	059b      	lsls	r3, r3, #22
 8004310:	d4db      	bmi.n	80042ca <_fflush_r+0xe>
 8004312:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004314:	f7ff fa76 	bl	8003804 <__retarget_lock_release_recursive>
 8004318:	e7d7      	b.n	80042ca <_fflush_r+0xe>
 800431a:	4b06      	ldr	r3, [pc, #24]	; (8004334 <_fflush_r+0x78>)
 800431c:	429c      	cmp	r4, r3
 800431e:	d101      	bne.n	8004324 <_fflush_r+0x68>
 8004320:	68ac      	ldr	r4, [r5, #8]
 8004322:	e7df      	b.n	80042e4 <_fflush_r+0x28>
 8004324:	4b04      	ldr	r3, [pc, #16]	; (8004338 <_fflush_r+0x7c>)
 8004326:	429c      	cmp	r4, r3
 8004328:	d1dc      	bne.n	80042e4 <_fflush_r+0x28>
 800432a:	68ec      	ldr	r4, [r5, #12]
 800432c:	e7da      	b.n	80042e4 <_fflush_r+0x28>
 800432e:	46c0      	nop			; (mov r8, r8)
 8004330:	08004640 	.word	0x08004640
 8004334:	08004660 	.word	0x08004660
 8004338:	08004620 	.word	0x08004620

0800433c <_lseek_r>:
 800433c:	b570      	push	{r4, r5, r6, lr}
 800433e:	0004      	movs	r4, r0
 8004340:	0008      	movs	r0, r1
 8004342:	0011      	movs	r1, r2
 8004344:	001a      	movs	r2, r3
 8004346:	2300      	movs	r3, #0
 8004348:	4d05      	ldr	r5, [pc, #20]	; (8004360 <_lseek_r+0x24>)
 800434a:	602b      	str	r3, [r5, #0]
 800434c:	f7fc fb86 	bl	8000a5c <_lseek>
 8004350:	1c43      	adds	r3, r0, #1
 8004352:	d103      	bne.n	800435c <_lseek_r+0x20>
 8004354:	682b      	ldr	r3, [r5, #0]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d000      	beq.n	800435c <_lseek_r+0x20>
 800435a:	6023      	str	r3, [r4, #0]
 800435c:	bd70      	pop	{r4, r5, r6, pc}
 800435e:	46c0      	nop			; (mov r8, r8)
 8004360:	2000018c 	.word	0x2000018c

08004364 <__swhatbuf_r>:
 8004364:	b570      	push	{r4, r5, r6, lr}
 8004366:	000e      	movs	r6, r1
 8004368:	001d      	movs	r5, r3
 800436a:	230e      	movs	r3, #14
 800436c:	5ec9      	ldrsh	r1, [r1, r3]
 800436e:	0014      	movs	r4, r2
 8004370:	b096      	sub	sp, #88	; 0x58
 8004372:	2900      	cmp	r1, #0
 8004374:	da08      	bge.n	8004388 <__swhatbuf_r+0x24>
 8004376:	220c      	movs	r2, #12
 8004378:	5eb3      	ldrsh	r3, [r6, r2]
 800437a:	2200      	movs	r2, #0
 800437c:	602a      	str	r2, [r5, #0]
 800437e:	061b      	lsls	r3, r3, #24
 8004380:	d411      	bmi.n	80043a6 <__swhatbuf_r+0x42>
 8004382:	2380      	movs	r3, #128	; 0x80
 8004384:	00db      	lsls	r3, r3, #3
 8004386:	e00f      	b.n	80043a8 <__swhatbuf_r+0x44>
 8004388:	466a      	mov	r2, sp
 800438a:	f000 f8d1 	bl	8004530 <_fstat_r>
 800438e:	2800      	cmp	r0, #0
 8004390:	dbf1      	blt.n	8004376 <__swhatbuf_r+0x12>
 8004392:	23f0      	movs	r3, #240	; 0xf0
 8004394:	9901      	ldr	r1, [sp, #4]
 8004396:	021b      	lsls	r3, r3, #8
 8004398:	4019      	ands	r1, r3
 800439a:	4b05      	ldr	r3, [pc, #20]	; (80043b0 <__swhatbuf_r+0x4c>)
 800439c:	18c9      	adds	r1, r1, r3
 800439e:	424b      	negs	r3, r1
 80043a0:	4159      	adcs	r1, r3
 80043a2:	6029      	str	r1, [r5, #0]
 80043a4:	e7ed      	b.n	8004382 <__swhatbuf_r+0x1e>
 80043a6:	2340      	movs	r3, #64	; 0x40
 80043a8:	2000      	movs	r0, #0
 80043aa:	6023      	str	r3, [r4, #0]
 80043ac:	b016      	add	sp, #88	; 0x58
 80043ae:	bd70      	pop	{r4, r5, r6, pc}
 80043b0:	ffffe000 	.word	0xffffe000

080043b4 <__smakebuf_r>:
 80043b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043b6:	2602      	movs	r6, #2
 80043b8:	898b      	ldrh	r3, [r1, #12]
 80043ba:	0005      	movs	r5, r0
 80043bc:	000c      	movs	r4, r1
 80043be:	4233      	tst	r3, r6
 80043c0:	d006      	beq.n	80043d0 <__smakebuf_r+0x1c>
 80043c2:	0023      	movs	r3, r4
 80043c4:	3347      	adds	r3, #71	; 0x47
 80043c6:	6023      	str	r3, [r4, #0]
 80043c8:	6123      	str	r3, [r4, #16]
 80043ca:	2301      	movs	r3, #1
 80043cc:	6163      	str	r3, [r4, #20]
 80043ce:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80043d0:	466a      	mov	r2, sp
 80043d2:	ab01      	add	r3, sp, #4
 80043d4:	f7ff ffc6 	bl	8004364 <__swhatbuf_r>
 80043d8:	9900      	ldr	r1, [sp, #0]
 80043da:	0007      	movs	r7, r0
 80043dc:	0028      	movs	r0, r5
 80043de:	f7ff fa35 	bl	800384c <_malloc_r>
 80043e2:	2800      	cmp	r0, #0
 80043e4:	d108      	bne.n	80043f8 <__smakebuf_r+0x44>
 80043e6:	220c      	movs	r2, #12
 80043e8:	5ea3      	ldrsh	r3, [r4, r2]
 80043ea:	059a      	lsls	r2, r3, #22
 80043ec:	d4ef      	bmi.n	80043ce <__smakebuf_r+0x1a>
 80043ee:	2203      	movs	r2, #3
 80043f0:	4393      	bics	r3, r2
 80043f2:	431e      	orrs	r6, r3
 80043f4:	81a6      	strh	r6, [r4, #12]
 80043f6:	e7e4      	b.n	80043c2 <__smakebuf_r+0xe>
 80043f8:	4b0f      	ldr	r3, [pc, #60]	; (8004438 <__smakebuf_r+0x84>)
 80043fa:	62ab      	str	r3, [r5, #40]	; 0x28
 80043fc:	2380      	movs	r3, #128	; 0x80
 80043fe:	89a2      	ldrh	r2, [r4, #12]
 8004400:	6020      	str	r0, [r4, #0]
 8004402:	4313      	orrs	r3, r2
 8004404:	81a3      	strh	r3, [r4, #12]
 8004406:	9b00      	ldr	r3, [sp, #0]
 8004408:	6120      	str	r0, [r4, #16]
 800440a:	6163      	str	r3, [r4, #20]
 800440c:	9b01      	ldr	r3, [sp, #4]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d00d      	beq.n	800442e <__smakebuf_r+0x7a>
 8004412:	0028      	movs	r0, r5
 8004414:	230e      	movs	r3, #14
 8004416:	5ee1      	ldrsh	r1, [r4, r3]
 8004418:	f000 f89c 	bl	8004554 <_isatty_r>
 800441c:	2800      	cmp	r0, #0
 800441e:	d006      	beq.n	800442e <__smakebuf_r+0x7a>
 8004420:	2203      	movs	r2, #3
 8004422:	89a3      	ldrh	r3, [r4, #12]
 8004424:	4393      	bics	r3, r2
 8004426:	001a      	movs	r2, r3
 8004428:	2301      	movs	r3, #1
 800442a:	4313      	orrs	r3, r2
 800442c:	81a3      	strh	r3, [r4, #12]
 800442e:	89a0      	ldrh	r0, [r4, #12]
 8004430:	4307      	orrs	r7, r0
 8004432:	81a7      	strh	r7, [r4, #12]
 8004434:	e7cb      	b.n	80043ce <__smakebuf_r+0x1a>
 8004436:	46c0      	nop			; (mov r8, r8)
 8004438:	08003645 	.word	0x08003645

0800443c <memchr>:
 800443c:	b2c9      	uxtb	r1, r1
 800443e:	1882      	adds	r2, r0, r2
 8004440:	4290      	cmp	r0, r2
 8004442:	d101      	bne.n	8004448 <memchr+0xc>
 8004444:	2000      	movs	r0, #0
 8004446:	4770      	bx	lr
 8004448:	7803      	ldrb	r3, [r0, #0]
 800444a:	428b      	cmp	r3, r1
 800444c:	d0fb      	beq.n	8004446 <memchr+0xa>
 800444e:	3001      	adds	r0, #1
 8004450:	e7f6      	b.n	8004440 <memchr+0x4>
	...

08004454 <__malloc_lock>:
 8004454:	b510      	push	{r4, lr}
 8004456:	4802      	ldr	r0, [pc, #8]	; (8004460 <__malloc_lock+0xc>)
 8004458:	f7ff f9d3 	bl	8003802 <__retarget_lock_acquire_recursive>
 800445c:	bd10      	pop	{r4, pc}
 800445e:	46c0      	nop			; (mov r8, r8)
 8004460:	20000180 	.word	0x20000180

08004464 <__malloc_unlock>:
 8004464:	b510      	push	{r4, lr}
 8004466:	4802      	ldr	r0, [pc, #8]	; (8004470 <__malloc_unlock+0xc>)
 8004468:	f7ff f9cc 	bl	8003804 <__retarget_lock_release_recursive>
 800446c:	bd10      	pop	{r4, pc}
 800446e:	46c0      	nop			; (mov r8, r8)
 8004470:	20000180 	.word	0x20000180

08004474 <_free_r>:
 8004474:	b570      	push	{r4, r5, r6, lr}
 8004476:	0005      	movs	r5, r0
 8004478:	2900      	cmp	r1, #0
 800447a:	d010      	beq.n	800449e <_free_r+0x2a>
 800447c:	1f0c      	subs	r4, r1, #4
 800447e:	6823      	ldr	r3, [r4, #0]
 8004480:	2b00      	cmp	r3, #0
 8004482:	da00      	bge.n	8004486 <_free_r+0x12>
 8004484:	18e4      	adds	r4, r4, r3
 8004486:	0028      	movs	r0, r5
 8004488:	f7ff ffe4 	bl	8004454 <__malloc_lock>
 800448c:	4a1d      	ldr	r2, [pc, #116]	; (8004504 <_free_r+0x90>)
 800448e:	6813      	ldr	r3, [r2, #0]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d105      	bne.n	80044a0 <_free_r+0x2c>
 8004494:	6063      	str	r3, [r4, #4]
 8004496:	6014      	str	r4, [r2, #0]
 8004498:	0028      	movs	r0, r5
 800449a:	f7ff ffe3 	bl	8004464 <__malloc_unlock>
 800449e:	bd70      	pop	{r4, r5, r6, pc}
 80044a0:	42a3      	cmp	r3, r4
 80044a2:	d908      	bls.n	80044b6 <_free_r+0x42>
 80044a4:	6821      	ldr	r1, [r4, #0]
 80044a6:	1860      	adds	r0, r4, r1
 80044a8:	4283      	cmp	r3, r0
 80044aa:	d1f3      	bne.n	8004494 <_free_r+0x20>
 80044ac:	6818      	ldr	r0, [r3, #0]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	1841      	adds	r1, r0, r1
 80044b2:	6021      	str	r1, [r4, #0]
 80044b4:	e7ee      	b.n	8004494 <_free_r+0x20>
 80044b6:	001a      	movs	r2, r3
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d001      	beq.n	80044c2 <_free_r+0x4e>
 80044be:	42a3      	cmp	r3, r4
 80044c0:	d9f9      	bls.n	80044b6 <_free_r+0x42>
 80044c2:	6811      	ldr	r1, [r2, #0]
 80044c4:	1850      	adds	r0, r2, r1
 80044c6:	42a0      	cmp	r0, r4
 80044c8:	d10b      	bne.n	80044e2 <_free_r+0x6e>
 80044ca:	6820      	ldr	r0, [r4, #0]
 80044cc:	1809      	adds	r1, r1, r0
 80044ce:	1850      	adds	r0, r2, r1
 80044d0:	6011      	str	r1, [r2, #0]
 80044d2:	4283      	cmp	r3, r0
 80044d4:	d1e0      	bne.n	8004498 <_free_r+0x24>
 80044d6:	6818      	ldr	r0, [r3, #0]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	1841      	adds	r1, r0, r1
 80044dc:	6011      	str	r1, [r2, #0]
 80044de:	6053      	str	r3, [r2, #4]
 80044e0:	e7da      	b.n	8004498 <_free_r+0x24>
 80044e2:	42a0      	cmp	r0, r4
 80044e4:	d902      	bls.n	80044ec <_free_r+0x78>
 80044e6:	230c      	movs	r3, #12
 80044e8:	602b      	str	r3, [r5, #0]
 80044ea:	e7d5      	b.n	8004498 <_free_r+0x24>
 80044ec:	6821      	ldr	r1, [r4, #0]
 80044ee:	1860      	adds	r0, r4, r1
 80044f0:	4283      	cmp	r3, r0
 80044f2:	d103      	bne.n	80044fc <_free_r+0x88>
 80044f4:	6818      	ldr	r0, [r3, #0]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	1841      	adds	r1, r0, r1
 80044fa:	6021      	str	r1, [r4, #0]
 80044fc:	6063      	str	r3, [r4, #4]
 80044fe:	6054      	str	r4, [r2, #4]
 8004500:	e7ca      	b.n	8004498 <_free_r+0x24>
 8004502:	46c0      	nop			; (mov r8, r8)
 8004504:	20000184 	.word	0x20000184

08004508 <_read_r>:
 8004508:	b570      	push	{r4, r5, r6, lr}
 800450a:	0004      	movs	r4, r0
 800450c:	0008      	movs	r0, r1
 800450e:	0011      	movs	r1, r2
 8004510:	001a      	movs	r2, r3
 8004512:	2300      	movs	r3, #0
 8004514:	4d05      	ldr	r5, [pc, #20]	; (800452c <_read_r+0x24>)
 8004516:	602b      	str	r3, [r5, #0]
 8004518:	f7fc fa46 	bl	80009a8 <_read>
 800451c:	1c43      	adds	r3, r0, #1
 800451e:	d103      	bne.n	8004528 <_read_r+0x20>
 8004520:	682b      	ldr	r3, [r5, #0]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d000      	beq.n	8004528 <_read_r+0x20>
 8004526:	6023      	str	r3, [r4, #0]
 8004528:	bd70      	pop	{r4, r5, r6, pc}
 800452a:	46c0      	nop			; (mov r8, r8)
 800452c:	2000018c 	.word	0x2000018c

08004530 <_fstat_r>:
 8004530:	2300      	movs	r3, #0
 8004532:	b570      	push	{r4, r5, r6, lr}
 8004534:	4d06      	ldr	r5, [pc, #24]	; (8004550 <_fstat_r+0x20>)
 8004536:	0004      	movs	r4, r0
 8004538:	0008      	movs	r0, r1
 800453a:	0011      	movs	r1, r2
 800453c:	602b      	str	r3, [r5, #0]
 800453e:	f7fc fa76 	bl	8000a2e <_fstat>
 8004542:	1c43      	adds	r3, r0, #1
 8004544:	d103      	bne.n	800454e <_fstat_r+0x1e>
 8004546:	682b      	ldr	r3, [r5, #0]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d000      	beq.n	800454e <_fstat_r+0x1e>
 800454c:	6023      	str	r3, [r4, #0]
 800454e:	bd70      	pop	{r4, r5, r6, pc}
 8004550:	2000018c 	.word	0x2000018c

08004554 <_isatty_r>:
 8004554:	2300      	movs	r3, #0
 8004556:	b570      	push	{r4, r5, r6, lr}
 8004558:	4d06      	ldr	r5, [pc, #24]	; (8004574 <_isatty_r+0x20>)
 800455a:	0004      	movs	r4, r0
 800455c:	0008      	movs	r0, r1
 800455e:	602b      	str	r3, [r5, #0]
 8004560:	f7fc fa73 	bl	8000a4a <_isatty>
 8004564:	1c43      	adds	r3, r0, #1
 8004566:	d103      	bne.n	8004570 <_isatty_r+0x1c>
 8004568:	682b      	ldr	r3, [r5, #0]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d000      	beq.n	8004570 <_isatty_r+0x1c>
 800456e:	6023      	str	r3, [r4, #0]
 8004570:	bd70      	pop	{r4, r5, r6, pc}
 8004572:	46c0      	nop			; (mov r8, r8)
 8004574:	2000018c 	.word	0x2000018c

08004578 <_init>:
 8004578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800457a:	46c0      	nop			; (mov r8, r8)
 800457c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800457e:	bc08      	pop	{r3}
 8004580:	469e      	mov	lr, r3
 8004582:	4770      	bx	lr

08004584 <_fini>:
 8004584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004586:	46c0      	nop			; (mov r8, r8)
 8004588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800458a:	bc08      	pop	{r3}
 800458c:	469e      	mov	lr, r3
 800458e:	4770      	bx	lr
