FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 52;
0"NC";
1"A7_7511_SPDIF";
2"A7_7511_SPDIF_OUT";
3"A7_7511_VSYNC";
4"A7_7511_D0";
5"A7_7511_D1";
6"A7_7511_D2";
7"A7_7511_D3";
8"A7_7511_D4";
9"A7_7511_D5";
10"A7_7511_D21";
11"A7_7511_D22";
12"A7_7511_D23";
13"A7_7511_D24";
14"A7_7511_D25";
15"A7_7511_D26";
16"A7_7511_D27";
17"A7_7511_D28";
18"A7_7511_D29";
19"A7_7511_D30";
20"A7_7511_D31";
21"A7_7511_D15";
22"A7_7511_D16";
23"A7_7511_D17";
24"A7_7511_D18";
25"A7_7511_D19";
26"A7_7511_D20";
27"A7_FPGA_7511_CEC_CLK";
28"A7_7511_D35";
29"A7_7511_D34";
30"A7_7511_D33";
31"A7_7511_D32";
32"A7_7511_DE";
33"A7_7511_HSYNC";
34"A7_FPGA_7511_INT";
35"A7_FPGA_7511_SCL";
36"A7_FPGA_7511_SDA";
37"A7_FPGA_7511_PD";
38"A7_7511_D6";
39"A7_7511_D7";
40"A7_7511_D8";
41"A7_7511_D9";
42"A7_7511_D10";
43"A7_7511_D11";
44"A7_7511_D12";
45"A7_7511_D13";
46"A7_7511_CLK";
47"A7_7511_D14";
%"XC7A200TFFG1156"
"2","(-5650,4250)","0","ic","I1";
;
CDS_LIB"ic"
CDS_LMAN_SYM_OUTLINE"-125,1250,825,-100"
VALUE"XC7A200TFFG1156";
"AL24"0;
"AP26"0;
"AP25"0;
"AM25"27;
"AL25"28;
"AN27"29;
"AM27"30;
"AN26"31;
"AM26"20;
"AK26"19;
"AJ26"18;
"AK25"17;
"AJ25"16;
"AL27"15;
"AK27"14;
"AP28"13;
"AN28"12;
"AN29"11;
"AM29"10;
"AP30"26;
"AP29"25;
"AK28"24;
"AJ28"23;
"AL29"22;
"AL28"21;
"AM30"47;
"AL30"46;
"AK30"45;
"AJ29"44;
"AP31"43;
"AN31"42;
"AK31"41;
"AJ30"40;
"AN32"39;
"AM31"38;
"AK32"9;
"AJ31"8;
"AM32"7;
"AL32"6;
"AP33"5;
"AN33"4;
"AL33"3;
"AK33"2;
"AP34"1;
"AN34"37;
"AJ34"36;
"AJ33"35;
"AM34"34;
"AL34"33;
"AJ24"32;
END.
