<module name="DFTSS0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="MEM_PACT" acronym="MEM_PACT" offset="0x1E0" width="32" description="This register is equivalent to pbist active in the PBIST controller">
		<bitfield id="PACK" width="1" begin="0" end="0" resetval="0x0" description="Enable to start the fail-processing state machine. At reset, diag_clk to all controllers is enabled but it is disabled when 1 is written to this register. If 0 is written to the register at any time, processing of failures stops and the combiner goes idle." range="0" rwaccess="R/W"/>
	</register>
	<register id="MEM_FAIL_DELAY" acronym="MEM_FAIL_DELAY" offset="0x1E4" width="32" description="This register is equivalent to FDLY in the PBIST controller">
		<bitfield id="FDLY" width="8" begin="7" end="0" resetval="0x72" description="This register makes sure that there is delay between processing fails from different controllers." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_PBIST_ID" acronym="MEM_PBIST_ID" offset="0x1E8" width="32" description="This register is equivalent to PBIST_ID in the PBIST controller">
		<bitfield id="PBISTID" width="4" begin="3" end="0" resetval="0x0" description="The combiner is treated as a pbist controller. The register is written to when any controllers PBIST_ID registers is written to or when a separate combiners ID is written to." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_STATUS" acronym="MEM_STATUS" offset="0x1EC" width="32" description="This register shows fail status at any time during testing">
		<bitfield id="STATUS" width="32" begin="31" end="0" resetval="0x0" description="Fail values are loaded into this register based on the MASK0 register. If any bit of MASK0 is set to 0, then the corresponding controllers fail signal is set to 1 in the STATUS register. The size of this register is NO_OF_CTL - 1. This register is accessed as a 32-bit register. On read, unused bits return 0s." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_MASK0" acronym="MEM_MASK0" offset="0x1F0" width="32" description="This register is used to determine which controllers are enabled for datalogging">
		<bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x4294967295" description="This register must be programmed before starting any tests. Each bit with a value of 1 in this 32-bit register enables the corresponding controller for datalogging. This register gates all incoming status signals from controllers. At reset all controllers are enabled for datalogging. This register is also used as gating for the vlct_error signal coming from all controllers. The bit mask0[NO_OF_CTL] gates the pbist_ext_err signal of the combiner. The size of this register is NO_OF_CTL. This register is accessed as a 32-bit register" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_MASK1" acronym="MEM_MASK1" offset="0x1F0" width="32" description="This register enables PBIST controllers for ROM testing">
		<bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x4294967295" description="Must be programmed before kicking off ROM based testing. Each bit with a value of 1 in this 32-bit register enables the corresponding ROM interface. This register gates tmode_pbist_rom signal. At reset all controllers are enabled for ROM-based testing.  The size of this register is NO_OF_CTL - 1. This register is accessed as a 32-bit register. On read, unused bits return 0s." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="MEM_MASK2" acronym="MEM_MASK2" offset="0x1F0" width="32" description="This register enables pbist controllers for VLCT reads">
		<bitfield id="EANBLE" width="32" begin="31" end="0" resetval="0x0" description="Must be programmed before asserting read for any of the controllers. Each bit with a value of 1 in this 32-bit register enables the read request for the corresponding controller. You can consider the register as one-hot, as only one controller can be read at a time. The size of this register is NO_OF_CTL. The MSB of this register (pbis_mask2[NO_OF_CTL]) is used to read data from the VLCT interface. This register is accessed as a 32-bit register. On read, unused bits return 0s." range="31 - 0" rwaccess="R/W"/>
	</register>
</module>