{"Source Block": ["hdl/library/axi_dmac/axi_dmac_response_manager.v@76:86@HdlIdDef", "localparam STATE_WRITE_RESPR  = 3'h2;\nlocalparam STATE_ZERO_COMPL   = 3'h3;\nlocalparam STATE_WRITE_ZRCMPL = 3'h4;\n\nreg [2:0] state = STATE_IDLE;\nreg [2:0] nx_state;\n\nlocalparam DEST_SRC_RATIO = DMA_DATA_WIDTH_DEST/DMA_DATA_WIDTH_SRC;\n\nlocalparam DEST_SRC_RATIO_WIDTH = DEST_SRC_RATIO > 64 ? 7 :\n  DEST_SRC_RATIO > 32 ? 6 :\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_response_manager.v@73:83", "\nlocalparam STATE_IDLE         = 3'h0;\nlocalparam STATE_ACC          = 3'h1;\nlocalparam STATE_WRITE_RESPR  = 3'h2;\nlocalparam STATE_ZERO_COMPL   = 3'h3;\nlocalparam STATE_WRITE_ZRCMPL = 3'h4;\n\nreg [2:0] state = STATE_IDLE;\nreg [2:0] nx_state;\n\nlocalparam DEST_SRC_RATIO = DMA_DATA_WIDTH_DEST/DMA_DATA_WIDTH_SRC;\n"], ["hdl/library/axi_dmac/axi_dmac_response_manager.v@78:88", "localparam STATE_WRITE_ZRCMPL = 3'h4;\n\nreg [2:0] state = STATE_IDLE;\nreg [2:0] nx_state;\n\nlocalparam DEST_SRC_RATIO = DMA_DATA_WIDTH_DEST/DMA_DATA_WIDTH_SRC;\n\nlocalparam DEST_SRC_RATIO_WIDTH = DEST_SRC_RATIO > 64 ? 7 :\n  DEST_SRC_RATIO > 32 ? 6 :\n  DEST_SRC_RATIO > 16 ? 5 :\n  DEST_SRC_RATIO > 8 ? 4 :\n"], ["hdl/library/axi_dmac/axi_dmac_response_manager.v@75:85", "localparam STATE_ACC          = 3'h1;\nlocalparam STATE_WRITE_RESPR  = 3'h2;\nlocalparam STATE_ZERO_COMPL   = 3'h3;\nlocalparam STATE_WRITE_ZRCMPL = 3'h4;\n\nreg [2:0] state = STATE_IDLE;\nreg [2:0] nx_state;\n\nlocalparam DEST_SRC_RATIO = DMA_DATA_WIDTH_DEST/DMA_DATA_WIDTH_SRC;\n\nlocalparam DEST_SRC_RATIO_WIDTH = DEST_SRC_RATIO > 64 ? 7 :\n"]], "Diff Content": {"Delete": [[81, "reg [2:0] nx_state;\n"]], "Add": []}}