Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 16 16:50:42 2023
| Host         : MediaHLS running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new/lab-caravel_fir/testbench/counter_la_fir/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                 1784        0.000        0.000                      0                 1784        4.023        0.000                       0                   497  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 5.274}      10.547          94.814          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            0.000        0.000                      0                 1784        0.000        0.000                      0                 1784        4.023        0.000                       0                   497  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 wbs_adr_i[12]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            wbs_ack_o
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            10.547ns  (wb_clk_i rise@10.547ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 4.102ns (49.950%)  route 4.110ns (50.050%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Input Delay:            1.299ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.299     1.299    
                                                      0.000     1.299 f  wbs_adr_i[12] (IN)
                         net (fo=0)                   0.000     1.299    wbs_adr_i[12]
                                                                      f  wbs_adr_i_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.271 f  wbs_adr_i_IBUF[12]_inst/O
                         net (fo=33, unplaced)        0.800     3.070    fir_U0/Xferloop_U0/wbs_adr_i_IBUF[12]
                                                                      f  fir_U0/Xferloop_U0/waddr_r[11]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.194 f  fir_U0/Xferloop_U0/waddr_r[11]_i_6/O
                         net (fo=2, unplaced)         1.122     4.316    fir_U0/Xferloop_U0/wbs_adr_i[14]
                                                                      f  fir_U0/Xferloop_U0/ss_hs_d1_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.440 f  fir_U0/Xferloop_U0/ss_hs_d1_i_3/O
                         net (fo=3, unplaced)         0.437     4.877    fir_U0/Xferloop_U0/ss_hs_d1_i_3_n_0
                                                                      f  fir_U0/Xferloop_U0/sm_hs_cnt_r[9]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.001 r  fir_U0/Xferloop_U0/sm_hs_cnt_r[9]_i_1/O
                         net (fo=13, unplaced)        0.952     5.953    fir_U0/axi_lite_control_U0/p_3_in
                                                                      r  fir_U0/axi_lite_control_U0/wbs_ack_o_OBUF_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.077 r  fir_U0/axi_lite_control_U0/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.877    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.512 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.512    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.547    10.547 r  
                         clock pessimism              0.000    10.547    
                         clock uncertainty           -0.035    10.512    
                         output delay                -1.000     9.512    
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 user_bram_control_U0/user_bram/RAM_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            wbs_dat_o[0]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            10.547ns  (wb_clk_i rise@10.547ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.547 - 10.547 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.910 r  user_bram_control_U0/user_bram/RAM_reg_0_0/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.710    fir_U0/axi_lite_control_U0/Do0[0]
                                                                      r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[0]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.834 r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.547    10.547 r  
                         clock pessimism              0.000    10.547    
                         clock uncertainty           -0.035    10.512    
                         output delay                -1.000     9.512    
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 user_bram_control_U0/user_bram/RAM_reg_1_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            wbs_dat_o[10]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            10.547ns  (wb_clk_i rise@10.547ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.547 - 10.547 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_1_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.910 r  user_bram_control_U0/user_bram/RAM_reg_1_1/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.710    fir_U0/axi_lite_control_U0/Do0[10]
                                                                      r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[10]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.834 r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.547    10.547 r  
                         clock pessimism              0.000    10.547    
                         clock uncertainty           -0.035    10.512    
                         output delay                -1.000     9.512    
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 user_bram_control_U0/user_bram/RAM_reg_1_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            wbs_dat_o[11]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            10.547ns  (wb_clk_i rise@10.547ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.547 - 10.547 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_1_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.910 r  user_bram_control_U0/user_bram/RAM_reg_1_1/DOBDO[1]
                         net (fo=1, unplaced)         0.800     5.710    fir_U0/axi_lite_control_U0/Do0[11]
                                                                      r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.834 r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.547    10.547 r  
                         clock pessimism              0.000    10.547    
                         clock uncertainty           -0.035    10.512    
                         output delay                -1.000     9.512    
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 user_bram_control_U0/user_bram/RAM_reg_1_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            wbs_dat_o[12]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            10.547ns  (wb_clk_i rise@10.547ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.547 - 10.547 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_1_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.910 r  user_bram_control_U0/user_bram/RAM_reg_1_2/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.710    fir_U0/axi_lite_control_U0/Do0[12]
                                                                      r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[12]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.834 r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.547    10.547 r  
                         clock pessimism              0.000    10.547    
                         clock uncertainty           -0.035    10.512    
                         output delay                -1.000     9.512    
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 user_bram_control_U0/user_bram/RAM_reg_1_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            wbs_dat_o[13]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            10.547ns  (wb_clk_i rise@10.547ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.547 - 10.547 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_1_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.910 r  user_bram_control_U0/user_bram/RAM_reg_1_2/DOBDO[1]
                         net (fo=1, unplaced)         0.800     5.710    fir_U0/axi_lite_control_U0/Do0[13]
                                                                      r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[13]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.834 r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.547    10.547 r  
                         clock pessimism              0.000    10.547    
                         clock uncertainty           -0.035    10.512    
                         output delay                -1.000     9.512    
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 user_bram_control_U0/user_bram/RAM_reg_1_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            wbs_dat_o[14]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            10.547ns  (wb_clk_i rise@10.547ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.547 - 10.547 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_1_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.910 r  user_bram_control_U0/user_bram/RAM_reg_1_3/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.710    fir_U0/axi_lite_control_U0/Do0[14]
                                                                      r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[14]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.834 r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.547    10.547 r  
                         clock pessimism              0.000    10.547    
                         clock uncertainty           -0.035    10.512    
                         output delay                -1.000     9.512    
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 user_bram_control_U0/user_bram/RAM_reg_1_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            wbs_dat_o[15]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            10.547ns  (wb_clk_i rise@10.547ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.547 - 10.547 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_1_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.910 r  user_bram_control_U0/user_bram/RAM_reg_1_3/DOBDO[1]
                         net (fo=1, unplaced)         0.800     5.710    fir_U0/axi_lite_control_U0/Do0[15]
                                                                      r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[15]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.834 r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.547    10.547 r  
                         clock pessimism              0.000    10.547    
                         clock uncertainty           -0.035    10.512    
                         output delay                -1.000     9.512    
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 user_bram_control_U0/user_bram/RAM_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            wbs_dat_o[16]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            10.547ns  (wb_clk_i rise@10.547ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.547 - 10.547 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.910 r  user_bram_control_U0/user_bram/RAM_reg_2_0/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.710    fir_U0/axi_lite_control_U0/Do0[16]
                                                                      r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[16]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.834 r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.547    10.547 r  
                         clock pessimism              0.000    10.547    
                         clock uncertainty           -0.035    10.512    
                         output delay                -1.000     9.512    
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 user_bram_control_U0/user_bram/RAM_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            wbs_dat_o[17]
                            (output port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            10.547ns  (wb_clk_i rise@10.547ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.547 - 10.547 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.910 r  user_bram_control_U0/user_bram/RAM_reg_2_0/DOBDO[1]
                         net (fo=1, unplaced)         0.800     5.710    fir_U0/axi_lite_control_U0/Do0[17]
                                                                      r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[17]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.834 r  fir_U0/axi_lite_control_U0/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.547    10.547 r  
                         clock pessimism              0.000    10.547    
                         clock uncertainty           -0.035    10.512    
                         output delay                -1.000     9.512    
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  0.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 wbs_dat_i[0]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            user_bram_control_U0/user_bram/RAM_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.299ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.299     1.299    
                                                      0.000     1.299 r  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000     1.299    wbs_dat_i[0]
                                                                      r  wbs_dat_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.137 r  wbs_dat_i_IBUF[0]_inst/O
                         net (fo=6, unplaced)         0.760     2.897    user_bram_control_U0/user_bram/p_2_in[0]
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_0_0/CLKARDCLK
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405     2.897    user_bram_control_U0/user_bram/RAM_reg_0_0
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 wbs_dat_i[1]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            user_bram_control_U0/user_bram/RAM_reg_0_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.299ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.299     1.299    
                                                      0.000     1.299 r  wbs_dat_i[1] (IN)
                         net (fo=0)                   0.000     1.299    wbs_dat_i[1]
                                                                      r  wbs_dat_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.137 r  wbs_dat_i_IBUF[1]_inst/O
                         net (fo=5, unplaced)         0.760     2.897    user_bram_control_U0/user_bram/p_2_in[1]
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_0_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_0_0/CLKARDCLK
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405     2.897    user_bram_control_U0/user_bram/RAM_reg_0_0
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 wbs_dat_i[2]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            user_bram_control_U0/user_bram/RAM_reg_0_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.299ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.299     1.299    
                                                      0.000     1.299 r  wbs_dat_i[2] (IN)
                         net (fo=0)                   0.000     1.299    wbs_dat_i[2]
                                                                      r  wbs_dat_i_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.137 r  wbs_dat_i_IBUF[2]_inst/O
                         net (fo=5, unplaced)         0.760     2.897    user_bram_control_U0/user_bram/p_2_in[2]
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_0_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_0_1/CLKARDCLK
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405     2.897    user_bram_control_U0/user_bram/RAM_reg_0_1
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 wbs_dat_i[3]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            user_bram_control_U0/user_bram/RAM_reg_0_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.299ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.299     1.299    
                                                      0.000     1.299 r  wbs_dat_i[3] (IN)
                         net (fo=0)                   0.000     1.299    wbs_dat_i[3]
                                                                      r  wbs_dat_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.137 r  wbs_dat_i_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.760     2.897    user_bram_control_U0/user_bram/p_2_in[3]
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_0_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_0_1/CLKARDCLK
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405     2.897    user_bram_control_U0/user_bram/RAM_reg_0_1
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 wbs_dat_i[4]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            user_bram_control_U0/user_bram/RAM_reg_0_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.299ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.299     1.299    
                                                      0.000     1.299 r  wbs_dat_i[4] (IN)
                         net (fo=0)                   0.000     1.299    wbs_dat_i[4]
                                                                      r  wbs_dat_i_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.137 r  wbs_dat_i_IBUF[4]_inst/O
                         net (fo=5, unplaced)         0.760     2.897    user_bram_control_U0/user_bram/p_2_in[4]
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_0_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_0_2/CLKARDCLK
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405     2.897    user_bram_control_U0/user_bram/RAM_reg_0_2
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 wbs_dat_i[5]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            user_bram_control_U0/user_bram/RAM_reg_0_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.299ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.299     1.299    
                                                      0.000     1.299 r  wbs_dat_i[5] (IN)
                         net (fo=0)                   0.000     1.299    wbs_dat_i[5]
                                                                      r  wbs_dat_i_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.137 r  wbs_dat_i_IBUF[5]_inst/O
                         net (fo=5, unplaced)         0.760     2.897    user_bram_control_U0/user_bram/p_2_in[5]
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_0_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_0_2/CLKARDCLK
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405     2.897    user_bram_control_U0/user_bram/RAM_reg_0_2
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 wbs_dat_i[6]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            user_bram_control_U0/user_bram/RAM_reg_0_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.299ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.299     1.299    
                                                      0.000     1.299 r  wbs_dat_i[6] (IN)
                         net (fo=0)                   0.000     1.299    wbs_dat_i[6]
                                                                      r  wbs_dat_i_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.137 r  wbs_dat_i_IBUF[6]_inst/O
                         net (fo=5, unplaced)         0.760     2.897    user_bram_control_U0/user_bram/p_2_in[6]
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_0_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_0_3/CLKARDCLK
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405     2.897    user_bram_control_U0/user_bram/RAM_reg_0_3
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 wbs_dat_i[7]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            user_bram_control_U0/user_bram/RAM_reg_0_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.299ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.299     1.299    
                                                      0.000     1.299 r  wbs_dat_i[7] (IN)
                         net (fo=0)                   0.000     1.299    wbs_dat_i[7]
                                                                      r  wbs_dat_i_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.137 r  wbs_dat_i_IBUF[7]_inst/O
                         net (fo=5, unplaced)         0.760     2.897    user_bram_control_U0/user_bram/p_2_in[7]
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_0_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_0_3/CLKARDCLK
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405     2.897    user_bram_control_U0/user_bram/RAM_reg_0_3
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 wbs_dat_i[8]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            user_bram_control_U0/user_bram/RAM_reg_1_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.299ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.299     1.299    
                                                      0.000     1.299 r  wbs_dat_i[8] (IN)
                         net (fo=0)                   0.000     1.299    wbs_dat_i[8]
                                                                      r  wbs_dat_i_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.137 r  wbs_dat_i_IBUF[8]_inst/O
                         net (fo=5, unplaced)         0.760     2.897    user_bram_control_U0/user_bram/p_2_in[8]
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_1_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_1_0/CLKARDCLK
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405     2.897    user_bram_control_U0/user_bram/RAM_reg_1_0
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 wbs_dat_i[9]
                            (input port clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Destination:            user_bram_control_U0/user_bram/RAM_reg_1_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.274ns period=10.547ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.299ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.299     1.299    
                                                      0.000     1.299 r  wbs_dat_i[9] (IN)
                         net (fo=0)                   0.000     1.299    wbs_dat_i[9]
                                                                      r  wbs_dat_i_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.137 r  wbs_dat_i_IBUF[9]_inst/O
                         net (fo=5, unplaced)         0.760     2.897    user_bram_control_U0/user_bram/p_2_in[9]
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_1_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=496, unplaced)       0.584     2.456    user_bram_control_U0/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  user_bram_control_U0/user_bram/RAM_reg_1_0/CLKARDCLK
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405     2.897    user_bram_control_U0/user_bram/RAM_reg_1_0
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.000    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 5.274 }
Period(ns):         10.547
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.547      7.603                user_bram_control_U0/user_bram/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.547      7.603                user_bram_control_U0/user_bram/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.547      7.603                user_bram_control_U0/user_bram/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.547      7.603                user_bram_control_U0/user_bram/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.547      7.603                user_bram_control_U0/user_bram/RAM_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.547      7.603                user_bram_control_U0/user_bram/RAM_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.547      7.603                user_bram_control_U0/user_bram/RAM_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.547      7.603                user_bram_control_U0/user_bram/RAM_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.547      7.603                user_bram_control_U0/user_bram/RAM_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.547      7.603                user_bram_control_U0/user_bram/RAM_reg_2_1/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.273       4.023                DATA_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.273       4.023                DATA_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.273       4.023                DATA_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.273       4.023                DATA_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.273       4.023                DATA_RAM/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.273       4.023                DATA_RAM/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.273       4.023                DATA_RAM/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.273       4.023                DATA_RAM/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.273       4.023                DATA_RAM/RAM_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.273       4.023                DATA_RAM/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.274       4.024                DATA_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.274       4.024                DATA_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.274       4.024                DATA_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.274       4.024                DATA_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.274       4.024                DATA_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.274       4.024                DATA_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.274       4.024                DATA_RAM/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.274       4.024                DATA_RAM/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.274       4.024                DATA_RAM/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.274       4.024                DATA_RAM/RAM_reg_0_15_13_13/SP/CLK



