[2025-09-17 11:33:20] START suite=qualcomm_srv trace=srv54_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv54_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2793866 heartbeat IPC: 3.579 cumulative IPC: 3.579 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5401753 heartbeat IPC: 3.835 cumulative IPC: 3.703 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5401753 cumulative IPC: 3.703 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5401753 cumulative IPC: 3.703 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 14785460 heartbeat IPC: 1.066 cumulative IPC: 1.066 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 24142804 heartbeat IPC: 1.069 cumulative IPC: 1.067 (Simulation time: 00 hr 03 min 47 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 33347325 heartbeat IPC: 1.086 cumulative IPC: 1.074 (Simulation time: 00 hr 04 min 59 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 42604535 heartbeat IPC: 1.08 cumulative IPC: 1.075 (Simulation time: 00 hr 06 min 12 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 51744761 heartbeat IPC: 1.094 cumulative IPC: 1.079 (Simulation time: 00 hr 07 min 25 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 61244040 heartbeat IPC: 1.053 cumulative IPC: 1.074 (Simulation time: 00 hr 08 min 36 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv54_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 70346046 heartbeat IPC: 1.099 cumulative IPC: 1.078 (Simulation time: 00 hr 09 min 45 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 79492401 heartbeat IPC: 1.093 cumulative IPC: 1.08 (Simulation time: 00 hr 10 min 58 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 88820281 heartbeat IPC: 1.072 cumulative IPC: 1.079 (Simulation time: 00 hr 12 min 08 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 92596644 cumulative IPC: 1.08 (Simulation time: 00 hr 13 min 18 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 92596644 cumulative IPC: 1.08 (Simulation time: 00 hr 13 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv54_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.08 instructions: 100000000 cycles: 92596644
CPU 0 Branch Prediction Accuracy: 92.43% MPKI: 13.64 Average ROB Occupancy at Mispredict: 29.81
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.07221
BRANCH_INDIRECT: 0.3391
BRANCH_CONDITIONAL: 11.96
BRANCH_DIRECT_CALL: 0.4057
BRANCH_INDIRECT_CALL: 0.478
BRANCH_RETURN: 0.3784


====Backend Stall Breakdown====
ROB_STALL: 198796
LQ_STALL: 0
SQ_STALL: 901709


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 138.19373
REPLAY_LOAD: 63.803097
NON_REPLAY_LOAD: 18.941204

== Total ==
ADDR_TRANS: 48506
REPLAY_LOAD: 28839
NON_REPLAY_LOAD: 121451

== Counts ==
ADDR_TRANS: 351
REPLAY_LOAD: 452
NON_REPLAY_LOAD: 6412

cpu0->cpu0_STLB TOTAL        ACCESS:    2097217 HIT:    2056464 MISS:      40753 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2097217 HIT:    2056464 MISS:      40753 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 127.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9563482 HIT:    8577255 MISS:     986227 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7727328 HIT:    6874797 MISS:     852531 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     599036 HIT:     528993 MISS:      70043 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1145767 HIT:    1138234 MISS:       7533 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      91351 HIT:      35231 MISS:      56120 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.18 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14930898 HIT:    7466476 MISS:    7464422 MSHR_MERGE:    1838918
cpu0->cpu0_L1I LOAD         ACCESS:   14930898 HIT:    7466476 MISS:    7464422 MSHR_MERGE:    1838918
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.42 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29739638 HIT:   25256155 MISS:    4483483 MSHR_MERGE:    1691217
cpu0->cpu0_L1D LOAD         ACCESS:   16514426 HIT:   13907163 MISS:    2607263 MSHR_MERGE:     505440
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13125486 HIT:   11340783 MISS:    1784703 MSHR_MERGE:    1185611
cpu0->cpu0_L1D TRANSLATION  ACCESS:      99726 HIT:       8209 MISS:      91517 MSHR_MERGE:        166
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.19 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12277755 HIT:   10192685 MISS:    2085070 MSHR_MERGE:    1054727
cpu0->cpu0_ITLB LOAD         ACCESS:   12277755 HIT:   10192685 MISS:    2085070 MSHR_MERGE:    1054727
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.634 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28231277 HIT:   26780572 MISS:    1450705 MSHR_MERGE:     383831
cpu0->cpu0_DTLB LOAD         ACCESS:   28231277 HIT:   26780572 MISS:    1450705 MSHR_MERGE:     383831
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.174 cycles
cpu0->LLC TOTAL        ACCESS:    1109335 HIT:    1017688 MISS:      91647 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     852531 HIT:     788799 MISS:      63732 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      70042 HIT:      60417 MISS:       9625 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     130642 HIT:     129995 MISS:        647 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      56120 HIT:      38477 MISS:      17643 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1772
  ROW_BUFFER_MISS:      89227
  AVG DBUS CONGESTED CYCLE: 4.759
Channel 0 WQ ROW_BUFFER_HIT:       1305
  ROW_BUFFER_MISS:       9640
  FULL:          0
Channel 0 REFRESHES ISSUED:       7716

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       511877       570614        85474         9977
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5         2794         4112         2052
  STLB miss resolved @ L2C                0         1554        11114         9342         5808
  STLB miss resolved @ LLC                0          133        11167        17800        12096
  STLB miss resolved @ MEM                0            1         2788         8317        13645

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195061        52956      1378536       132465          660
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           13         3073          718           76
  STLB miss resolved @ L2C                0         1985        11099         3400           46
  STLB miss resolved @ LLC                0           83         6497         3516          111
  STLB miss resolved @ MEM                0            2          742          505          314
[2025-09-17 11:46:39] END   suite=qualcomm_srv trace=srv54_ap (rc=0)
