// Seed: 1122524974
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout tri1 id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_16 = 1;
  assign id_10 = -1;
  assign id_7  = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd46,
    parameter id_6 = 32'd55
) (
    input tri1 _id_0,
    input tri0 id_1,
    input wire id_2,
    output tri1 id_3,
    output wand id_4,
    input wor id_5,
    input supply0 _id_6
);
  logic id_8;
  ;
  logic id_9;
  wire [id_6  -  -1 : id_0] id_10;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8,
      id_10,
      id_8,
      id_8,
      id_10,
      id_8,
      id_8,
      id_8,
      id_8,
      id_9,
      id_8,
      id_9,
      id_10
  );
endmodule
