#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May 24 22:09:21 2020
# Process ID: 3598
# Current directory: /home/malak/sites/addproject
# Command line: vivado
# Log file: /home/malak/sites/addproject/vivado.log
# Journal file: /home/malak/sites/addproject/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/malak/sites/addproject/caesar_cipher/caesar_cipher.xpr
update_compile_order -fileset sources_1
close_project
create_project caeser_cipher_with_paths /home/malak/sites/addproject/caeser_cipher_with_paths -part xc7a100tcsg324-1
add_files -norecurse -scan_for_includes /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/new/FSM.v
import_files -force -norecurse
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse /home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc
import_files -fileset constrs_1 /home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc
add_files -norecurse -scan_for_includes {/home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/keyboard/top.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_sync.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/new/mapto7bitacsii.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/keyboard/PS2Receiver.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/counter.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/new/VGASYS.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/keyboard/debouncer.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/new/caeserEncoder.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_image.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/new/caeserDecoder.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/font_rom.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_console.v}
import_files -norecurse {/home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/keyboard/top.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_sync.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/new/mapto7bitacsii.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/keyboard/PS2Receiver.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/counter.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/new/VGASYS.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/keyboard/debouncer.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/new/caeserEncoder.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_image.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/new/caeserDecoder.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/font_rom.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sources_1/imports/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_console.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source top.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {/home/malak/Downloads/project_with_paths/project_with_paths.srcs/sim_1/imports/hp/Downloads/caesar_cipher_verilog-master-3/caesar_cipher/caesar_cipher.srcs/sim_1/new/caeserDecoder_tb.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sim_1/imports/hp/Downloads/caesar_cipher_verilog-master-3/caesar_cipher/caesar_cipher.srcs/sim_1/new/caeserEncoder_tb.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sim_1/imports/hp/Downloads/caesar_cipher_verilog-master-3/caesar_cipher/caesar_cipher.srcs/sim_1/new/top_tb.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sim_1/imports/hp/Downloads/caesar_cipher_verilog-master-3/caesar_cipher/caesar_cipher.srcs/sim_1/new/top2_tb.v}
import_files -fileset sim_1 -norecurse {/home/malak/Downloads/project_with_paths/project_with_paths.srcs/sim_1/imports/hp/Downloads/caesar_cipher_verilog-master-3/caesar_cipher/caesar_cipher.srcs/sim_1/new/caeserDecoder_tb.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sim_1/imports/hp/Downloads/caesar_cipher_verilog-master-3/caesar_cipher/caesar_cipher.srcs/sim_1/new/caeserEncoder_tb.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sim_1/imports/hp/Downloads/caesar_cipher_verilog-master-3/caesar_cipher/caesar_cipher.srcs/sim_1/new/top_tb.v /home/malak/Downloads/project_with_paths/project_with_paths.srcs/sim_1/imports/hp/Downloads/caesar_cipher_verilog-master-3/caesar_cipher/caesar_cipher.srcs/sim_1/new/top2_tb.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
