
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001250                       # Number of seconds simulated
sim_ticks                                  1249528000                       # Number of ticks simulated
final_tick                               4803296042500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               79331902                       # Simulator instruction rate (inst/s)
host_op_rate                                185472353                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               67766248                       # Simulator tick rate (ticks/s)
host_mem_usage                                1547896                       # Number of bytes of host memory used
host_seconds                                    18.44                       # Real time elapsed on the host
sim_insts                                  1462776405                       # Number of instructions simulated
sim_ops                                    3419881605                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        16592                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          392                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           30656                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           44288                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              91928                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        30656                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         30656                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        32256                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           32256                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         2074                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           49                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              479                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              692                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3294                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           504                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                504                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13278614                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       313718                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           24534064                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           35443784                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              73570180                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      24534064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         24534064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        25814548                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             25814548                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        25814548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13278614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       313718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          24534064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          35443784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             99384728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3294                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        504                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3294                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 210752                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   31936                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   91928                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                32256                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0               100                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                51                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                20                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                27                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               309                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               296                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               848                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               201                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               655                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               101                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              143                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              185                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               44                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               69                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              114                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15              130                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                52                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                29                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                 8                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 9                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                51                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                 9                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                10                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                49                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               28                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               52                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               18                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               35                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               43                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               54                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1248677000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  2123                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1171                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  504                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    3069                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     204                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      17                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1129                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    215.015058                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   132.743632                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   259.605799                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          564     49.96%     49.96% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          284     25.16%     75.11% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383           93      8.24%     83.35% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           52      4.61%     87.95% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           21      1.86%     89.81% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           24      2.13%     91.94% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           18      1.59%     93.53% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           15      1.33%     94.86% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           58      5.14%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1129                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           30                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     104.533333                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     75.964952                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev     94.193394                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47            12     40.00%     40.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             5     16.67%     56.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             3     10.00%     66.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            2      6.67%     73.33% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      3.33%     76.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-207            2      6.67%     83.33% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::208-223            2      6.67%     90.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::288-303            2      6.67%     96.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::368-383            1      3.33%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            30                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           30                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.633333                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.605366                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.999425                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               21     70.00%     70.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                8     26.67%     96.67% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::19                1      3.33%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            30                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     67188250                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               128932000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   16465000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20403.36                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                39153.36                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       168.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        25.56                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     73.57                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     25.81                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.52                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.32                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2425                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     237                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 73.64                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                47.02                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     328772.25                       # Average gap between requests
system.mem_cntrl.pageHitRate                    70.11                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4533900                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2409825                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                13223280                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1096200                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         93425280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             51695010                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              2695200                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       325746450                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       109112640                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         36474060                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              640511175                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            512.602499                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1128814250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      3144000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      39580000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    131046250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    284140750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      77765750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    714478750                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3548580                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1874730                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                10324440                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1508580                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         89737440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             45519630                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              3712320                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       285419520                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       105517920                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         68484420                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              615647580                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            492.704109                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1139366500                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      5514000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      38068000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    243932750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    274537000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      65728500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    622000500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  455984                       # Number of BP lookups
system.cpu.branchPred.condPredicted            455984                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53640                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               380735                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   45912                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10905                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.236429                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          380735                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              98767                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           281968                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        37977                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      365681                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      231070                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          8962                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1902                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      289162                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1505                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2516699000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2499056                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             586681                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2088947                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      455984                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             144679                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1610553                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  117648                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      51189                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2296                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         42389                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    282501                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 21072                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     807                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2351951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.737525                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.093091                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1698923     72.23%     72.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    57868      2.46%     74.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    31761      1.35%     76.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    38527      1.64%     77.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    37412      1.59%     79.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    33953      1.44%     80.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    33304      1.42%     82.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31259      1.33%     83.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   388944     16.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2351951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.182462                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.835894                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   556360                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1199878                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    469763                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 67126                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  58824                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3661620                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  58824                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   600719                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  546520                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         372260                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    488444                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                285184                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3425056                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3122                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  22455                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  11025                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 231430                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3757048                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8573174                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5273964                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             13662                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1990778                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1766303                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              14469                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14520                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    280000                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               444894                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              284535                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             33345                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            31671                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3027841                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               17070                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2613106                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             20751                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1260122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1824329                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5265                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2351951                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.111038                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.997139                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1585825     67.43%     67.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              195429      8.31%     75.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              129111      5.49%     81.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              103472      4.40%     85.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               95869      4.08%     89.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               88241      3.75%     93.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               79983      3.40%     96.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               47708      2.03%     98.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               26313      1.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2351951                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   26688     67.27%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    73      0.18%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   9239     23.29%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3616      9.11%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                26      0.07%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               29      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35963      1.38%      1.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1940839     74.27%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1483      0.06%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1764      0.07%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3353      0.13%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   4      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               385478     14.75%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              242449      9.28%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1631      0.06%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            142      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2613106                       # Type of FU issued
system.cpu.iq.rate                           1.045637                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       39671                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015182                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7627634                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4293154                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2439741                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10951                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              13120                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4563                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2611380                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5434                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            31801                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       183167                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          645                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1273                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        91209                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1323                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2174                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  58824                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  299120                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                138314                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3044914                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              5149                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                444894                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               284535                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              15495                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1046                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                136932                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1273                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16330                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        56612                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                72942                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2492495                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                356666                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            109882                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             3                       # number of nop insts executed
system.cpu.iew.exec_refs                       585832                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   247390                       # Number of branches executed
system.cpu.iew.exec_stores                     229166                       # Number of stores executed
system.cpu.iew.exec_rate                     0.997375                       # Inst execution rate
system.cpu.iew.wb_sent                        2463062                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2444304                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1609023                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2576533                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.978091                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.624492                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1258879                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11805                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             56266                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2143921                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.832499                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.916516                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1605039     74.86%     74.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       192596      8.98%     83.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        78348      3.65%     87.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        79027      3.69%     91.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        45589      2.13%     93.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        26954      1.26%     94.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18476      0.86%     95.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12679      0.59%     96.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        85213      3.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2143921                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               954039                       # Number of instructions committed
system.cpu.commit.committedOps                1784812                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         455062                       # Number of memory references committed
system.cpu.commit.loads                        261735                       # Number of loads committed
system.cpu.commit.membars                        1166                       # Number of memory barriers committed
system.cpu.commit.branches                     190941                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2440                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1766944                       # Number of committed integer instructions.
system.cpu.commit.function_calls                20107                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14818      0.83%      0.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1310150     73.41%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1288      0.07%     74.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1648      0.09%     74.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1846      0.10%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          261275     14.64%     89.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         193327     10.83%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          460      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1784812                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 85213                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5096818                       # The number of ROB reads
system.cpu.rob.rob_writes                     6299350                       # The number of ROB writes
system.cpu.timesIdled                            7372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          147105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      954039                       # Number of Instructions Simulated
system.cpu.committedOps                       1784812                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.619448                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.619448                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.381760                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.381760                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3671427                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1948735                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7261                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3848                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1111560                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   717348                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1130838                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13179                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             21924                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              487803                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21924                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.249726                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          723                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1050484                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1050484                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       293627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          293627                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       184012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         184012                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          559                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           559                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        477639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           477639                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       478198                       # number of overall hits
system.cpu.dcache.overall_hits::total          478198                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        23782                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23782                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9253                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9253                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         3047                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3047                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        33035                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33035                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        36082                       # number of overall misses
system.cpu.dcache.overall_misses::total         36082                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    296754000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    296754000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    163099490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    163099490                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    459853490                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    459853490                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    459853490                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    459853490                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       317409                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       317409                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       193265                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       193265                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3606                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3606                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       510674                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       510674                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       514280                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       514280                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.074925                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.074925                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047877                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.844981                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.844981                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064689                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064689                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.070160                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.070160                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12478.092675                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12478.092675                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17626.660543                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17626.660543                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13920.190404                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13920.190404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12744.678510                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12744.678510                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4010                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               327                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.262997                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        18147                       # number of writebacks
system.cpu.dcache.writebacks::total             18147                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        13492                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13492                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           72                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        13564                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13564                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        13564                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13564                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        10290                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10290                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9181                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9181                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         3047                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3047                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        19471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        22518                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    144147000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    144147000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    152778990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    152778990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     38498500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     38498500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    296925990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    296925990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    335424490                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    335424490                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     84132500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84132500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     84132500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84132500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047505                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047505                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.844981                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.844981                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038128                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038128                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043785                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043785                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14008.454810                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14008.454810                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16640.778782                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16640.778782                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12634.886774                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12634.886774                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15249.652817                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15249.652817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14895.838440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14895.838440                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data       168265                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       168265                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             20590                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.720618                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              257848                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20590                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.522972                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.720618                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999454                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999454                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            585630                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           585630                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       259320                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          259320                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        259320                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           259320                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       259320                       # number of overall hits
system.cpu.icache.overall_hits::total          259320                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        23181                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         23181                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        23181                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          23181                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        23181                       # number of overall misses
system.cpu.icache.overall_misses::total         23181                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    332915500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    332915500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    332915500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    332915500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    332915500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    332915500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       282501                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       282501                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       282501                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       282501                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       282501                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       282501                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.082056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082056                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.082056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.082056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082056                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14361.567663                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14361.567663                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14361.567663                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14361.567663                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14361.567663                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14361.567663                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          223                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.866667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          314                       # number of writebacks
system.cpu.icache.writebacks::total               314                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2553                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2553                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2553                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2553                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2553                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2553                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        20628                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20628                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        20628                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20628                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        20628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20628                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    286172000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    286172000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    286172000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    286172000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    286172000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    286172000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.073019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.073019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.073019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073019                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13872.988171                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13872.988171                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13872.988171                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13872.988171                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13872.988171                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13872.988171                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  365                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 365                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 127                       # Transaction distribution
system.iobus.trans_dist::WriteResp                127                       # Transaction distribution
system.iobus.trans_dist::MessageReq               123                       # Transaction distribution
system.iobus.trans_dist::MessageResp              123                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               123000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              309500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              428500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               61500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          85660                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        43063                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          630                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            13822                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        13728                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops           94                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                21568                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               39036                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 135                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                135                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         18965                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24660                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               594                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              594                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8590                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8590                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          33962                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        61782                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        72666                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  134448                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1336192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2602548                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3938740                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             27090                       # Total snoops (count)
system.l2bus.snoopTraffic                       74216                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              65960                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.220528                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.418029                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    51508     78.09%     78.09% # Request fanout histogram
system.l2bus.snoop_fanout::1                    14358     21.77%     99.86% # Request fanout histogram
system.l2bus.snoop_fanout::2                       94      0.14%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                65960                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             61608500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.9                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            4709000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            30974435                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            33622486                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1111                       # number of replacements
system.l2cache.tags.tagsinuse            32300.190001                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15384                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1111                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                13.846985                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9466.155970                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22824.034031                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.288884                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.696534                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.985724                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32320                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          680                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7020                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24605                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               685211                       # Number of tag accesses
system.l2cache.tags.data_accesses              685211                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        18461                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        18461                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           44                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              44                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          8009                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             8009                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        20085                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        13133                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        33218                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            20085                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            21142                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               41227                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           20085                       # number of overall hits
system.l2cache.overall_hits::cpu.data           21142                       # number of overall hits
system.l2cache.overall_hits::total              41227                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          550                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           550                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          581                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            581                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          479                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          198                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          677                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            479                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            779                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1258                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           479                       # number of overall misses
system.l2cache.overall_misses::cpu.data           779                       # number of overall misses
system.l2cache.overall_misses::total             1258                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13488000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13488000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     40676000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     40676000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     43732000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     22854500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     66586500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     43732000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     63530500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    107262500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     43732000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     63530500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    107262500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        18461                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        18461                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          594                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          594                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8590                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8590                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        20564                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        13331                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        33895                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        20564                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        21921                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           42485                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        20564                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        21921                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          42485                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.925926                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.925926                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.067637                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.067637                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.023293                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.014853                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.019973                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.023293                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.035537                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.029610                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.023293                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.035537                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.029610                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24523.636364                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24523.636364                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 70010.327022                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70010.327022                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 91298.538622                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 115426.767677                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 98355.243722                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 91298.538622                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 81553.915276                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 85264.308426                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 91298.538622                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 81553.915276                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 85264.308426                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             504                       # number of writebacks
system.l2cache.writebacks::total                  504                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          550                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          550                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          581                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          581                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          479                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          198                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          677                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          479                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          779                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1258                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          479                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          779                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1258                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          365                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          365                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          135                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          500                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      7987999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      7987999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     34866000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     34866000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     38942000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     20874500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     59816500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     38942000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     55740500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     94682500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     38942000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     55740500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     94682500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     79752500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     79752500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     79752500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     79752500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.925926                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.925926                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.067637                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.067637                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.023293                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.014853                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.019973                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.023293                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.035537                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.029610                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.023293                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.035537                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.029610                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14523.634545                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14523.634545                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60010.327022                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60010.327022                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 81298.538622                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 105426.767677                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 88355.243722                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 81298.538622                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 71553.915276                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 75264.308426                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 81298.538622                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 71553.915276                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 75264.308426                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data       159505                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total       159505                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         24122                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22951                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               23660                       # Transaction distribution
system.membus.trans_dist::ReadResp              24337                       # Transaction distribution
system.membus.trans_dist::WriteReq                135                       # Transaction distribution
system.membus.trans_dist::WriteResp               135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          504                       # Transaction distribution
system.membus.trans_dist::CleanEvict              607                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              637                       # Transaction distribution
system.membus.trans_dist::ReadExReq               494                       # Transaction distribution
system.membus.trans_dist::ReadExResp              494                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           677                       # Transaction distribution
system.membus.trans_dist::MessageReq              123                       # Transaction distribution
system.membus.trans_dist::MessageResp             123                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         5712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         5712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        19706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        19706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  30754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       107200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       107724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        16592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        16592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  125200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            21172                       # Total snoops (count)
system.membus.snoopTraffic                     169376                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25726                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.824186                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.380670                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4523     17.58%     17.58% # Request fanout histogram
system.membus.snoop_fanout::1                   21203     82.42%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               25726                       # Request fanout histogram
system.membus.reqLayer0.occupancy              309500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14115998                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              123000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              61500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3582500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5744351                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer5.occupancy           18089686                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4803296042500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001880                       # Number of seconds simulated
sim_ticks                                  1879985500                       # Number of ticks simulated
final_tick                               4803926500000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               50445556                       # Simulator instruction rate (inst/s)
host_op_rate                                117929106                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               64808651                       # Simulator tick rate (ticks/s)
host_mem_usage                                1569400                       # Number of bytes of host memory used
host_seconds                                    29.01                       # Real time elapsed on the host
sim_insts                                  1463335083                       # Number of instructions simulated
sim_ops                                    3420914491                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        24832                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          544                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           32064                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           57792                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             115232                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        32064                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         32064                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        38784                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           38784                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         3104                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           68                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              501                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              903                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4576                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           606                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                606                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13208613                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       289364                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           17055451                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           30740663                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              61294090                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      17055451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         17055451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        20629946                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             20629946                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        20629946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13208613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       289364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          17055451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          30740663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             81924036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4576                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        606                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4576                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      606                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 292800                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   38464                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  115232                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                38784                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0               105                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                59                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                21                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                31                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               452                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               460                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1241                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               317                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               980                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               108                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              149                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              189                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               46                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               79                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              136                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15              202                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                54                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                31                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                 8                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                23                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 9                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                54                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                60                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                19                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                20                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                50                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               30                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               52                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               18                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               38                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               45                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               90                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1878022500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3172                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1404                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  606                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4300                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     247                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      24                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1506                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    219.750332                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   135.258107                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   262.880868                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          742     49.27%     49.27% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          375     24.90%     74.17% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          129      8.57%     82.74% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           67      4.45%     87.18% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           37      2.46%     89.64% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           28      1.86%     91.50% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           24      1.59%     93.09% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           26      1.73%     94.82% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           78      5.18%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1506                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           36                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     124.250000                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     86.888238                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    115.776231                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47            13     36.11%     36.11% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             5     13.89%     50.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             3      8.33%     58.33% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            1      2.78%     61.11% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            2      5.56%     66.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::144-159            1      2.78%     69.44% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      2.78%     72.22% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-207            3      8.33%     80.56% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::208-223            2      5.56%     86.11% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::288-303            2      5.56%     91.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::336-351            1      2.78%     94.44% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::368-383            1      2.78%     97.22% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::496-511            1      2.78%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            36                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           36                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.694444                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.665681                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      1.009086                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               24     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18               11     30.56%     97.22% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::19                1      2.78%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            36                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     98216500                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               183997750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   22875000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     21468.09                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                40218.09                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       155.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        20.46                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     61.29                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     20.63                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.38                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.22                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      24.36                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3382                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     287                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 73.92                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                47.36                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     362412.68                       # Average gap between requests
system.mem_cntrl.pageHitRate                    70.82                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  6297480                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3335805                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                19178040                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1346760                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         143825760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             77127840                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              4200480                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       494633460                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       176774400                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         45042060                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              971883795                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            516.963453                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1697427000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      4908000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      60930000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    155191250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    460330750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     114340750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1084912250                       # Time in different power states
system.mem_cntrl_1.actEnergy                  4476780                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2379465                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                13523160                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1790460                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         141367200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             67490280                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              6231840                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       425974110                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       171346560                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy        100372860                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              935039085                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            497.365051                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1714435500                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE     10056000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      60004000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    339790250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    445956250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      94169000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    930262750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  727304                       # Number of BP lookups
system.cpu.branchPred.condPredicted            727304                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             85606                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               607950                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   71550                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              17377                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.229681                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          607950                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             156800                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           451150                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        60572                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      579644                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      364722                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14355                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3160                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      456082                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2258                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3147156500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3759971                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             930824                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3327354                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      727304                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             228350                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2382870                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  187040                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      76416                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 3505                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         67255                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           35                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    446006                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 33517                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                    1221                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3554425                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.828302                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.149182                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2518860     70.87%     70.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    90513      2.55%     73.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    50672      1.43%     74.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    59311      1.67%     76.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    59214      1.67%     78.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    53470      1.50%     79.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    52842      1.49%     81.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    48829      1.37%     82.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   620714     17.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3554425                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.193433                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.884941                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   880684                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1727534                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    745357                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                107330                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  93520                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5822919                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  93520                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   951277                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  781830                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         500288                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    775260                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                452250                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5444574                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4976                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  37368                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  20910                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 362831                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5989479                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13679997                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8402097                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             18104                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3157200                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2832291                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              22078                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          22165                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    445308                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               707346                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              450295                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             49323                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            45812                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4806284                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               25284                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4137123                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             33469                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2013880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2942136                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           8070                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3554425                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.163936                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.029527                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2340866     65.86%     65.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              310829      8.74%     74.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              203950      5.74%     80.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              163559      4.60%     84.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              152181      4.28%     89.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              139187      3.92%     93.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              126308      3.55%     96.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               75150      2.11%     98.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               42395      1.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3554425                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   41969     68.09%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    99      0.16%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  14073     22.83%     91.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5420      8.79%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                35      0.06%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               41      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             58569      1.42%      1.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3071548     74.24%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2393      0.06%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3246      0.08%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4427      0.11%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   4      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               611587     14.78%     90.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              383021      9.26%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2138      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            190      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4137123                       # Type of FU issued
system.cpu.iq.rate                           1.100307                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       61637                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014899                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11909354                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6829679                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3860171                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               14423                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              17565                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         6005                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4133031                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    7160                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            49445                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       294858                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          989                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1854                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       145462                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2008                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3387                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  93520                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  408531                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                206785                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4831571                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              8083                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                707346                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               450295                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              23427                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1719                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                204581                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1854                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          26084                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        89820                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               115904                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3943506                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                565041                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            176294                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             3                       # number of nop insts executed
system.cpu.iew.exec_refs                       926542                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   391998                       # Number of branches executed
system.cpu.iew.exec_stores                     361501                       # Number of stores executed
system.cpu.iew.exec_rate                     1.048813                       # Inst execution rate
system.cpu.iew.wb_sent                        3896125                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3866176                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2550217                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4093150                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.028246                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.623045                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2012346                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17214                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             89655                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3222704                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.874327                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.951655                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2368236     73.49%     73.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       307934      9.56%     83.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       123875      3.84%     86.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       124616      3.87%     90.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        71751      2.23%     92.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        43853      1.36%     94.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        28770      0.89%     95.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        20075      0.62%     95.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       133594      4.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3222704                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1512717                       # Number of instructions committed
system.cpu.commit.committedOps                2817698                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         717324                       # Number of memory references committed
system.cpu.commit.loads                        412490                       # Number of loads committed
system.cpu.commit.membars                        1268                       # Number of memory barriers committed
system.cpu.commit.branches                     302498                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3119                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2789264                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30828                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24659      0.88%      0.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2068271     73.40%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2079      0.07%     74.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3007      0.11%     74.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2358      0.08%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          411902     14.62%     89.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         304834     10.82%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          588      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2817698                       # Class of committed instruction
system.cpu.commit.bw_lim_events                133594                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7910521                       # The number of ROB reads
system.cpu.rob.rob_writes                     9998102                       # The number of ROB writes
system.cpu.timesIdled                           11698                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          205546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1512717                       # Number of Instructions Simulated
system.cpu.committedOps                       2817698                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.485575                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.485575                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.402321                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.402321                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5815961                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3085469                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      9558                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5082                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1783524                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1148705                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1789124                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  20140                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             34859                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              837774                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35883                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.347379                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          761                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1664141                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1664141                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       465368                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          465368                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       289968                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         289968                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          853                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           853                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        755336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           755336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       756189                       # number of overall hits
system.cpu.dcache.overall_hits::total          756189                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38968                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14848                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4636                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4636                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        53816                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          53816                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        58452                       # number of overall misses
system.cpu.dcache.overall_misses::total         58452                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    481131000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    481131000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    251386986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    251386986                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    732517986                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    732517986                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    732517986                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    732517986                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       504336                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       504336                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       304816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       304816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5489                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5489                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       809152                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       809152                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       814641                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       814641                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.077266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.077266                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.048711                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048711                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.844598                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.844598                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.066509                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066509                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.071752                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071752                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12346.823034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12346.823034                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16930.696794                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16930.696794                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13611.527910                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13611.527910                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12531.957606                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12531.957606                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5535                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               499                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.092184                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        28323                       # number of writebacks
system.cpu.dcache.writebacks::total             28323                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        22550                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22550                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        22670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        22670                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22670                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        16418                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16418                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14728                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4636                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4636                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        31146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        35782                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35782                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    226796500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    226796500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    234015486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    234015486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     59198000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     59198000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    460811986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    460811986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    520009986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    520009986                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     84132500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84132500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     84132500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84132500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032554                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032554                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.048318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.844598                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.844598                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038492                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038492                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043924                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043924                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13813.893288                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13813.893288                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15889.155758                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15889.155758                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12769.197584                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12769.197584                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14795.222051                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14795.222051                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14532.725560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14532.725560                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data       168265                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       168265                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             32956                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.741490                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              417437                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             33465                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.473838                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.741490                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999495                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999495                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            925019                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           925019                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       408984                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          408984                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        408984                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           408984                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       408984                       # number of overall hits
system.cpu.icache.overall_hits::total          408984                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        37022                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         37022                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        37022                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          37022                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        37022                       # number of overall misses
system.cpu.icache.overall_misses::total         37022                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    506214000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    506214000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    506214000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    506214000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    506214000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    506214000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       446006                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       446006                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       446006                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       446006                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       446006                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       446006                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.083008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.083008                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.083008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.083008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.083008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.083008                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13673.329372                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13673.329372                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13673.329372                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13673.329372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13673.329372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13673.329372                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          281                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.708333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          527                       # number of writebacks
system.cpu.icache.writebacks::total               527                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         4015                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4015                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         4015                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4015                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         4015                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4015                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        33007                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33007                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        33007                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33007                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        33007                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33007                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    437215500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    437215500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    437215500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    437215500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    437215500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    437215500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13246.144757                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13246.144757                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13246.144757                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13246.144757                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13246.144757                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13246.144757                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  365                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 365                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 127                       # Transaction distribution
system.iobus.trans_dist::WriteResp                127                       # Transaction distribution
system.iobus.trans_dist::MessageReq               123                       # Transaction distribution
system.iobus.trans_dist::MessageResp              123                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               123000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              309500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              428500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               61500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         136604                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        68676                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          907                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            21876                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        21778                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops           98                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                33676                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               62366                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 135                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                135                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         29456                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             39673                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               923                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              923                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13809                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13809                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          54057                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        98879                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       115363                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  214242                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2140352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      4107468                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6247820                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             42664                       # Total snoops (count)
system.l2bus.snoopTraffic                      108416                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             103914                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.220182                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.416641                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    81132     78.08%     78.08% # Request fanout histogram
system.l2bus.snoop_fanout::1                    22684     21.83%     99.91% # Request fanout histogram
system.l2bus.snoop_fanout::2                       98      0.09%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               103914                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             97469500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.2                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            7944499                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            49558404                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            53192480                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1314                       # number of replacements
system.l2cache.tags.tagsinuse            32313.059895                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3242744                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33664                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                96.326759                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9459.049032                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22844.010863                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.288667                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.697144                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.986116                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32350                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          362                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7573                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24408                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.987244                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1092460                       # Number of tag accesses
system.l2cache.tags.data_accesses             1092460                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        28850                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        28850                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           61                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              61                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         13041                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            13041                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        32415                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        20779                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        53194                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            32415                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            33820                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               66235                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           32415                       # number of overall hits
system.l2cache.overall_hits::cpu.data           33820                       # number of overall hits
system.l2cache.overall_hits::total              66235                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          862                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           862                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          768                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            768                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          501                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          267                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          768                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            501                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1035                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1536                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           501                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1035                       # number of overall misses
system.l2cache.overall_misses::total             1536                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     21136000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     21136000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     52782000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     52782000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     46430500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     33362000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     79792500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     46430500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     86144000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    132574500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     46430500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     86144000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    132574500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        28850                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        28850                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          923                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          923                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13809                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13809                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        32916                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        21046                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        53962                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        32916                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        34855                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           67771                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        32916                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        34855                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          67771                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.933911                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.933911                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.055616                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.055616                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.015221                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.012686                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.014232                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.015221                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.029694                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.022665                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.015221                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.029694                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.022665                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24519.721578                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24519.721578                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 68726.562500                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68726.562500                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 92675.648703                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 124951.310861                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 103896.484375                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 92675.648703                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 83230.917874                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 86311.523438                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 92675.648703                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 83230.917874                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 86311.523438                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             606                       # number of writebacks
system.l2cache.writebacks::total                  606                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          862                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          862                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          768                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          768                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          501                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          267                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          768                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          501                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1035                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1536                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          501                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1035                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1536                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          365                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          365                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          135                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          500                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12515999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12515999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     45102000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     45102000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     41420500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     30692000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     72112500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     41420500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     75794000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    117214500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     41420500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     75794000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    117214500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     79752500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     79752500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     79752500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     79752500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.933911                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.933911                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.055616                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.055616                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.015221                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.012686                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.014232                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.015221                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.029694                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.022665                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.015221                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.029694                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.022665                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14519.720418                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14519.720418                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58726.562500                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58726.562500                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 82675.648703                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 114951.310861                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 93896.484375                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 82675.648703                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 73230.917874                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 76311.523438                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 82675.648703                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 73230.917874                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 76311.523438                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data       159505                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total       159505                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         37023                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        35619                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               36750                       # Transaction distribution
system.membus.trans_dist::ReadResp              37518                       # Transaction distribution
system.membus.trans_dist::WriteReq                135                       # Transaction distribution
system.membus.trans_dist::WriteResp               135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          606                       # Transaction distribution
system.membus.trans_dist::CleanEvict              708                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              994                       # Transaction distribution
system.membus.trans_dist::ReadExReq               636                       # Transaction distribution
system.membus.trans_dist::ReadExResp              636                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           768                       # Transaction distribution
system.membus.trans_dist::MessageReq              123                       # Transaction distribution
system.membus.trans_dist::MessageResp             123                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         5116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         6116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         8531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         8531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        31026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        31026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       128640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       129164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        24832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        24832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  155032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            33213                       # Total snoops (count)
system.membus.snoopTraffic                     265704                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39406                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.845328                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.361596                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6095     15.47%     15.47% # Request fanout histogram
system.membus.snoop_fanout::1                   33311     84.53%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               39406                       # Request fanout histogram
system.membus.reqLayer0.occupancy              309500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            21261498                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              123000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              61500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            4202500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            8605485                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer5.occupancy           28603158                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4803926500000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
