// Seed: 885296576
module module_0 #(
    parameter id_7 = 32'd91,
    parameter id_8 = 32'd80
) (
    input supply1 id_0,
    output supply1 id_1,
    input wire id_2
);
  uwire id_4 = id_2;
  assign id_4 = 1;
  wire id_5;
  assign module_1.type_47 = 0;
  wire id_6;
  defparam id_7.id_8 = 1;
  wire id_9;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output tri1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    output tri1 id_10,
    input supply1 id_11,
    input uwire id_12,
    output wire id_13,
    output uwire id_14,
    input uwire id_15,
    input wor id_16,
    input wand id_17,
    input tri id_18,
    input uwire id_19,
    output tri0 id_20,
    input tri0 id_21,
    input tri0 id_22,
    output supply1 id_23,
    output wor id_24,
    input wand id_25,
    output tri0 id_26,
    output uwire id_27,
    output wor id_28,
    input uwire id_29,
    input supply0 id_30,
    input uwire id_31,
    output wor id_32,
    input tri0 id_33,
    output tri1 id_34,
    input wor id_35,
    output tri1 id_36,
    input supply0 id_37,
    output supply0 id_38,
    output wor id_39
);
  wire id_41;
  module_0 modCall_1 (
      id_35,
      id_26,
      id_17
  );
endmodule
