# Compile of declarations0.sv was successful.
# Compile of declarations0.sv was successful.
# Compile of definitions0.sv was successful.
# Compile of memory_scheduler.sv was successful with warnings.
# Compile of test.sv was successful.
# Compile of declarations1.sv was successful.
# Compile of definitions1.sv was successful with warnings.
# 6 compiles, 0 failed with no errors.
vsim -c -do "run -all" +in_file=trace.txt +out_file=output.txt +debug=0 memory_scheduler
# vsim -c -do "run -all" "+in_file=trace.txt" "+out_file=output.txt" "+debug=0" memory_scheduler 
# Start time: 22:58:00 on Dec 02,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: N:/MSD/nandini/MSD-final-Project/definitions1.sv(46): (vopt-2240) Treating stand-alone use of function 'print_queue_contents' as an implicit VOID cast.
# ** Warning: N:/MSD/nandini/MSD-final-Project/definitions1.sv(38): (vopt-2250) Function "push_queue" has no return value assignment.
# ** Warning: N:/MSD/nandini/MSD-final-Project/definitions1.sv(51): (vopt-2250) Function "print_queue_contents" has no return value assignment.
# ** Warning: N:/MSD/nandini/MSD-final-Project/definitions1.sv(60): (vopt-2250) Function "open_command" has no return value assignment.
# ** Warning: N:/MSD/nandini/MSD-final-Project/definitions1.sv(193): (vopt-2250) Function "update_counters" has no return value assignment.
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(43): (vopt-2240) Treating stand-alone use of function 'push_queue' as an implicit VOID cast.
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(44): (vopt-2240) Treating stand-alone use of function 'read_from_file' as an implicit VOID cast.
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(55): (vopt-2240) Treating stand-alone use of function 'open_command' as an implicit VOID cast.
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(60): (vopt-2240) Treating stand-alone use of function 'open_command' as an implicit VOID cast.
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(86): (vopt-2240) Treating stand-alone use of function 'update_counters' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=10.
# Loading sv_std.std
# Loading work.declarations1(fast)
# Loading work.declarations0(fast)
# Loading work.definitions0(fast)
# Loading work.definitions1(fast)
# Loading work.memory_scheduler(fast)
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] declarations0::oper' from type 'bit[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /definitions1 File: N:/MSD/nandini/MSD-final-Project/definitions1.sv Line: 41
# run -all
# End of simulation of trace.txt.txt
quit -sim
# End time: 23:00:34 on Dec 02,2023, Elapsed time: 0:02:34
# Errors: 0, Warnings: 14
# Compile of declarations0.sv was successful.
# Compile of definitions0.sv was successful.
# Compile of memory_scheduler.sv was successful with warnings.
# Compile of test.sv was successful.
# Compile of declarations1.sv was successful.
# Compile of definitions1.sv was successful with warnings.
# 6 compiles, 0 failed with no errors.
vsim -c -do "run -all" +in_file=trace.txt +out_file=output.txt +debug=0 memory_scheduler
# vsim -c -do "run -all" "+in_file=trace.txt" "+out_file=output.txt" "+debug=0" memory_scheduler 
# Start time: 23:28:37 on Dec 02,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(45): (vopt-2240) Treating stand-alone use of function 'open_command' as an implicit VOID cast.
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(50): (vopt-2240) Treating stand-alone use of function 'open_command' as an implicit VOID cast.
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(68): (vopt-2240) Treating stand-alone use of function 'push_queue' as an implicit VOID cast.
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(69): (vopt-2240) Treating stand-alone use of function 'read_from_file' as an implicit VOID cast.
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(86): (vopt-2240) Treating stand-alone use of function 'update_counters' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# Loading sv_std.std
# Loading work.declarations1(fast)
# Loading work.declarations0(fast)
# Loading work.definitions0(fast)
# Loading work.definitions1(fast)
# Loading work.memory_scheduler(fast)
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] declarations0::oper' from type 'bit[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /definitions1 File: N:/MSD/nandini/MSD-final-Project/definitions1.sv Line: 41
# run -all
# End of simulation of trace.txt.txt
quit -sim
# End time: 23:29:31 on Dec 02,2023, Elapsed time: 0:00:54
# Errors: 0, Warnings: 8
# Compile of declarations0.sv was successful.
# Compile of definitions0.sv was successful.
# Compile of memory_scheduler.sv was successful with warnings.
# Compile of test.sv was successful.
# Compile of declarations1.sv was successful.
# Compile of definitions1.sv was successful with warnings.
# 6 compiles, 0 failed with no errors.
vsim -c -do "run -all" +in_file=trace.txt +out_file=dram.txt +debug=0 memory_scheduler
# vsim -c -do "run -all" "+in_file=trace.txt" "+out_file=dram.txt" "+debug=0" memory_scheduler 
# Start time: 23:33:00 on Dec 02,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(45): (vopt-2240) Treating stand-alone use of function 'open_command' as an implicit VOID cast.
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(50): (vopt-2240) Treating stand-alone use of function 'open_command' as an implicit VOID cast.
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(68): (vopt-2240) Treating stand-alone use of function 'push_queue' as an implicit VOID cast.
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(69): (vopt-2240) Treating stand-alone use of function 'read_from_file' as an implicit VOID cast.
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(86): (vopt-2240) Treating stand-alone use of function 'update_counters' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# Loading sv_std.std
# Loading work.declarations1(fast)
# Loading work.declarations0(fast)
# Loading work.definitions0(fast)
# Loading work.definitions1(fast)
# Loading work.memory_scheduler(fast)
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] declarations0::oper' from type 'bit[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /definitions1 File: N:/MSD/nandini/MSD-final-Project/definitions1.sv Line: 41
# run -all
# End of simulation of trace.txt
quit -sim
# End time: 23:34:12 on Dec 02,2023, Elapsed time: 0:01:12
# Errors: 0, Warnings: 8
# Compile of declarations0.sv was successful.
# Compile of definitions0.sv was successful.
# Compile of memory_scheduler.sv was successful with warnings.
# Compile of test.sv was successful.
# Compile of declarations1.sv was successful.
# Compile of definitions1.sv was successful with warnings.
# 6 compiles, 0 failed with no errors.
vsim -c -do "run -all" +in_file=trace.txt +out_file=dram.txt +debug=0 memory_scheduler
# vsim -c -do "run -all" "+in_file=trace.txt" "+out_file=dram.txt" "+debug=0" memory_scheduler 
# Start time: 23:36:06 on Dec 02,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(45): (vopt-2240) Treating stand-alone use of function 'open_command' as an implicit VOID cast.
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(50): (vopt-2240) Treating stand-alone use of function 'open_command' as an implicit VOID cast.
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(68): (vopt-2240) Treating stand-alone use of function 'push_queue' as an implicit VOID cast.
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(69): (vopt-2240) Treating stand-alone use of function 'read_from_file' as an implicit VOID cast.
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(86): (vopt-2240) Treating stand-alone use of function 'update_counters' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=5.
# Loading sv_std.std
# Loading work.declarations1(fast)
# Loading work.declarations0(fast)
# Loading work.definitions0(fast)
# Loading work.definitions1(fast)
# Loading work.memory_scheduler(fast)
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] declarations0::oper' from type 'bit[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /definitions1 File: N:/MSD/nandini/MSD-final-Project/definitions1.sv Line: 41
# run -all
# End of simulation of trace.txt
quit -sim
# End time: 23:43:12 on Dec 02,2023, Elapsed time: 0:07:06
# Errors: 0, Warnings: 8
vsim -c -do "run -all" +in_file=trace.txt +out_file=dram.txt +debug=1 memory_scheduler
# vsim -c -do "run -all" "+in_file=trace.txt" "+out_file=dram.txt" "+debug=1" memory_scheduler 
# Start time: 23:46:00 on Dec 02,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading sv_std.std
# Loading work.declarations1(fast)
# Loading work.declarations0(fast)
# Loading work.definitions0(fast)
# Loading work.definitions1(fast)
# Loading work.memory_scheduler(fast)
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] declarations0::oper' from type 'bit[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /definitions1 File: N:/MSD/nandini/MSD-final-Project/definitions1.sv Line: 41
# run -all
# address 000000000, mapped add '{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}
# [0] Pushed request: Core 0 {0 0 0 0 0 0 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 0
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    1 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00007f4bf, mapped add '{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}
# [1] Pushed request: Core 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    2 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00008193a, mapped add '{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}
# [2] Pushed request: Core 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 2
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT0 NULL in_progress d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    3 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0000c2db5, mapped add '{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}
# [3] Pushed request: Core 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 3
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT0 NULL in_progress d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    4 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000104230, mapped add '{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}
# [4] Pushed request: Core 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 4
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {115 76 12 8 0 0 0 0 39 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    5 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0001486af, mapped add '{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}
# [5] Pushed request: Core 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 5
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {114 75 11 7 0 0 0 0 38 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    6 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000190b2a, mapped add '{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}
# [6] Pushed request: Core 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 6
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {113 74 10 6 0 0 0 0 37 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    7 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0001e0fa5, mapped add '{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}
# [7] Pushed request: Core 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 7
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {112 73 9 5 0 0 0 0 36 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    8 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000210020, mapped add '{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}
# [8] Pushed request: Core 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 8
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {111 72 8 4 0 0 0 0 35 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    9 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00024849f, mapped add '{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}
# [9] Pushed request: Core 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 9
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {110 71 7 3 0 0 0 0 34 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   10 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00028491a, mapped add '{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}
# [10] Pushed request: Core 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 10
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {109 70 6 2 0 0 0 0 33 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   11 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0002c2d95, mapped add '{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}
# [11] Pushed request: Core 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 11
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {108 69 5 1 0 0 0 0 32 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   12 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000301210, mapped add '{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}
# [12] Pushed request: Core 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 12
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {107 68 4 0 0 0 0 0 31 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   13 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00034068f, mapped add '{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}
# [13] Pushed request: Core 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 13
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {106 67 3 0 0 0 0 0 30 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   14 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000381b0a, mapped add '{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}
# [14] Pushed request: Core 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 14
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {105 66 2 0 0 0 0 0 29 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   15 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0003c2f85, mapped add '{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}
# [15] Pushed request: Core 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 15
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {104 65 1 0 0 0 0 0 28 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   16 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   17 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   18 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   19 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   20 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   21 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   22 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   23 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   24 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   25 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   26 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   27 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   28 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   29 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   30 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   31 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   32 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   33 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   34 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   35 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   36 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   37 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   38 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   39 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   40 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   41 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   42 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   43 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   44 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   45 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   46 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   47 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:17, tCCD_L:11, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   48 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:16, tCCD_L:10, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   49 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:15, tCCD_L:9, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   50 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:14, tCCD_L:8, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   51 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:13, tCCD_L:7, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   52 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:12, tCCD_L:6, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   53 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:11, tCCD_L:5, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   54 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:10, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   55 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:9, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   56 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:8, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   57 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:7, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   58 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   59 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   60 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   61 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   62 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   63 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   64 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   65 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   66 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   67 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   68 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   69 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   70 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   71 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   72 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   73 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   74 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   75 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   76 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   77 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   78 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   79 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   80 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   81 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   82 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   83 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   84 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   85 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   86 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   87 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   88 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:15, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   89 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:14, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   90 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:13, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   91 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:12, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   92 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:11, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   93 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:10, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   94 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:9, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   95 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000404000, mapped add '{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}
# [95] Pushed request: Core 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 95
# Queue Element 0: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   96 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   97 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   98 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   99 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  100 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  101 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  102 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  103 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  104 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  105 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  106 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  107 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  108 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  109 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  110 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  111 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  112 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  113 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  114 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  115 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  116 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  117 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  118 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  119 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  120 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  121 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  122 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  123 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  124 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  125 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  126 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  127 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  128 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  129 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  130 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  131 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  132 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  133 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  134 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  135 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  136 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  137 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  138 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  139 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  140 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  141 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:37, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:47, tCCD_S_WR:7, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:69, tCCD_S_WTR:51}}
# next cycle: clock -                  142 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:36, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:46, tCCD_S_WR:6, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:68, tCCD_S_WTR:50}}
# next cycle: clock -                  143 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:35, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:45, tCCD_S_WR:5, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:67, tCCD_S_WTR:49}}
# next cycle: clock -                  144 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:34, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:44, tCCD_S_WR:4, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:66, tCCD_S_WTR:48}}
# next cycle: clock -                  145 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:33, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:43, tCCD_S_WR:3, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:65, tCCD_S_WTR:47}}
# next cycle: clock -                  146 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:32, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:42, tCCD_S_WR:2, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:64, tCCD_S_WTR:46}}
# next cycle: clock -                  147 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:31, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:41, tCCD_S_WR:1, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:63, tCCD_S_WTR:45}}
# next cycle: clock -                  148 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:30, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:40, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:62, tCCD_S_WTR:44}}
# next cycle: clock -                  149 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:29, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:39, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:61, tCCD_S_WTR:43}}
# next cycle: clock -                  150 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:28, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:38, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:60, tCCD_S_WTR:42}}
# next cycle: clock -                  151 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:27, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:37, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:59, tCCD_S_WTR:41}}
# next cycle: clock -                  152 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:26, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:36, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:58, tCCD_S_WTR:40}}
# next cycle: clock -                  153 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:25, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:35, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:57, tCCD_S_WTR:39}}
# next cycle: clock -                  154 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:24, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:34, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:56, tCCD_S_WTR:38}}
# next cycle: clock -                  155 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:23, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:33, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:55, tCCD_S_WTR:37}}
# next cycle: clock -                  156 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:22, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:32, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:54, tCCD_S_WTR:36}}
# next cycle: clock -                  157 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:21, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:31, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:53, tCCD_S_WTR:35}}
# next cycle: clock -                  158 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:20, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:30, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:52, tCCD_S_WTR:34}}
# next cycle: clock -                  159 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:19, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:29, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:51, tCCD_S_WTR:33}}
# next cycle: clock -                  160 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:18, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:28, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:50, tCCD_S_WTR:32}}
# next cycle: clock -                  161 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:17, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:27, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:49, tCCD_S_WTR:31}}
# next cycle: clock -                  162 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:16, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:26, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:48, tCCD_S_WTR:30}}
# next cycle: clock -                  163 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:15, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:25, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:47, tCCD_S_WTR:29}}
# next cycle: clock -                  164 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:14, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:24, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:46, tCCD_S_WTR:28}}
# next cycle: clock -                  165 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:13, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:23, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:45, tCCD_S_WTR:27}}
# next cycle: clock -                  166 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:12, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:22, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:44, tCCD_S_WTR:26}}
# next cycle: clock -                  167 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:11, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:21, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:43, tCCD_S_WTR:25}}
# next cycle: clock -                  168 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:10, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:20, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:42, tCCD_S_WTR:24}}
# next cycle: clock -                  169 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:9, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:19, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:41, tCCD_S_WTR:23}}
# next cycle: clock -                  170 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:8, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:18, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:40, tCCD_S_WTR:22}}
# next cycle: clock -                  171 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:7, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:17, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:39, tCCD_S_WTR:21}}
# next cycle: clock -                  172 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:6, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:16, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:38, tCCD_S_WTR:20}}
# next cycle: clock -                  173 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:5, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:15, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:37, tCCD_S_WTR:19}}
# next cycle: clock -                  174 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:4, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:14, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:36, tCCD_S_WTR:18}}
# next cycle: clock -                  175 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:3, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:13, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:35, tCCD_S_WTR:17}}
# next cycle: clock -                  176 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:2, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:12, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:34, tCCD_S_WTR:16}}
# next cycle: clock -                  177 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:1, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:11, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:33, tCCD_S_WTR:15}}
# next cycle: clock -                  178 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:10, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:32, tCCD_S_WTR:14}}
# next cycle: clock -                  179 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:9, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:31, tCCD_S_WTR:13}}
# next cycle: clock -                  180 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:8, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:30, tCCD_S_WTR:12}}
# next cycle: clock -                  181 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:7, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:29, tCCD_S_WTR:11}}
# next cycle: clock -                  182 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:6, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:28, tCCD_S_WTR:10}}
# next cycle: clock -                  183 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:5, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:27, tCCD_S_WTR:9}}
# next cycle: clock -                  184 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:4, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:26, tCCD_S_WTR:8}}
# next cycle: clock -                  185 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:3, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:25, tCCD_S_WTR:7}}
# next cycle: clock -                  186 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:2, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:24, tCCD_S_WTR:6}}
# next cycle: clock -                  187 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:29, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:1, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:23, tCCD_S_WTR:5}}
# next cycle: clock -                  188 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:28, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:22, tCCD_S_WTR:4}}
# next cycle: clock -                  189 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:24, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:27, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:21, tCCD_S_WTR:3}}
# next cycle: clock -                  190 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:23, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:26, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:20, tCCD_S_WTR:2}}
# next cycle: clock -                  191 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:22, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:25, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:19, tCCD_S_WTR:1}}
# next cycle: clock -                  192 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:21, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:24, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:18, tCCD_S_WTR:0}}
# next cycle: clock -                  193 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:20, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:23, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:17, tCCD_S_WTR:0}}
# next cycle: clock -                  194 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:19, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:22, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:16, tCCD_S_WTR:0}}
# next cycle: clock -                  195 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:18, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:21, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:15, tCCD_S_WTR:0}}
# next cycle: clock -                  196 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:17, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:20, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:14, tCCD_S_WTR:0}}
# next cycle: clock -                  197 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:16, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:19, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:13, tCCD_S_WTR:0}}
# next cycle: clock -                  198 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:15, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:18, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:12, tCCD_S_WTR:0}}
# next cycle: clock -                  199 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:14, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:17, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:11, tCCD_S_WTR:0}}
# next cycle: clock -                  200 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:13, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:16, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:10, tCCD_S_WTR:0}}
# next cycle: clock -                  201 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:12, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:15, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:9, tCCD_S_WTR:0}}
# next cycle: clock -                  202 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:11, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:14, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:8, tCCD_S_WTR:0}}
# next cycle: clock -                  203 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:10, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:13, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:7, tCCD_S_WTR:0}}
# next cycle: clock -                  204 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:9, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:12, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:6, tCCD_S_WTR:0}}
# next cycle: clock -                  205 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:8, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:11, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:5, tCCD_S_WTR:0}}
# next cycle: clock -                  206 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:7, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:10, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:4, tCCD_S_WTR:0}}
# next cycle: clock -                  207 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:6, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:9, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:3, tCCD_S_WTR:0}}
# next cycle: clock -                  208 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:5, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:8, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:2, tCCD_S_WTR:0}}
# next cycle: clock -                  209 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:4, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:7, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:1, tCCD_S_WTR:0}}
# next cycle: clock -                  210 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:3, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:6, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  211 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:2, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:5, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  212 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:1, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:4, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  213 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:3, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  214 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:2, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  215 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:1, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  216 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  217 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0004484bf, mapped add '{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}
# [217] Pushed request: Core 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 217
# Queue Element 0: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  218 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  219 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  220 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  221 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  222 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  223 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  224 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  225 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  226 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  227 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  228 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  229 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  230 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  231 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  232 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  233 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  234 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  235 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  236 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  237 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  238 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  239 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  240 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  241 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  242 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  243 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  244 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  245 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  246 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  247 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  248 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  249 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  250 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  251 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  252 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  253 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  254 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  255 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  256 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  257 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  258 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  259 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  260 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  261 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  262 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  263 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:17, tCCD_L:11, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  264 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:16, tCCD_L:10, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  265 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:15, tCCD_L:9, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  266 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:14, tCCD_L:8, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  267 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:13, tCCD_L:7, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  268 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:12, tCCD_L:6, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  269 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:11, tCCD_L:5, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  270 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:10, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  271 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:9, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  272 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:8, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  273 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:7, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  274 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  275 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  276 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  277 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  278 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  279 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  280 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  281 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  282 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  283 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  284 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  285 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  286 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  287 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  288 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  289 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  290 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  291 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  292 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  293 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  294 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  295 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  296 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  297 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  298 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  299 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  300 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  301 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  302 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  303 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  304 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:15, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  305 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:14, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  306 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:13, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  307 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:12, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  308 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:11, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  309 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:10, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  310 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:9, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  311 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00049093a, mapped add '{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}
# [311] Pushed request: Core 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 311
# Queue Element 0: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  312 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  313 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  314 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  315 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  316 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  317 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  318 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  319 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  320 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  321 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  322 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  323 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  324 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  325 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  326 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  327 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  328 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  329 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  330 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  331 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  332 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  333 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  334 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  335 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  336 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  337 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  338 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  339 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  340 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  341 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  342 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  343 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  344 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  345 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  346 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  347 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  348 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  349 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  350 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  351 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  352 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  353 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  354 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  355 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  356 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  357 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:17, tCCD_L:11, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  358 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:16, tCCD_L:10, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  359 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:15, tCCD_L:9, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  360 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:14, tCCD_L:8, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  361 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:13, tCCD_L:7, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  362 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:12, tCCD_L:6, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  363 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:11, tCCD_L:5, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  364 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:10, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  365 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:9, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  366 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:8, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  367 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:7, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  368 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  369 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  370 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  371 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  372 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  373 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  374 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  375 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  376 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  377 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  378 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  379 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  380 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  381 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  382 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  383 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  384 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  385 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  386 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  387 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  388 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  389 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  390 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  391 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  392 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  393 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  394 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  395 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  396 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  397 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  398 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:15, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  399 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:14, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  400 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:13, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  401 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:12, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  402 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:11, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  403 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:10, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  404 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:9, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  405 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0004e0db5, mapped add '{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}
# [405] Pushed request: Core 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 405
# Queue Element 0: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  406 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  407 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  408 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  409 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  410 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  411 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  412 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  413 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  414 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  415 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  416 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  417 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  418 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  419 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  420 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  421 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  422 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  423 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  424 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  425 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  426 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  427 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  428 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  429 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  430 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  431 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  432 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  433 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  434 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  435 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  436 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  437 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  438 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  439 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  440 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  441 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  442 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  443 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  444 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  445 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  446 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  447 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  448 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  449 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  450 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  451 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:37, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:47, tCCD_S_WR:7, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:69, tCCD_S_WTR:51}}
# next cycle: clock -                  452 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:36, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:46, tCCD_S_WR:6, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:68, tCCD_S_WTR:50}}
# next cycle: clock -                  453 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:35, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:45, tCCD_S_WR:5, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:67, tCCD_S_WTR:49}}
# next cycle: clock -                  454 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:34, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:44, tCCD_S_WR:4, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:66, tCCD_S_WTR:48}}
# next cycle: clock -                  455 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:33, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:43, tCCD_S_WR:3, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:65, tCCD_S_WTR:47}}
# next cycle: clock -                  456 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:32, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:42, tCCD_S_WR:2, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:64, tCCD_S_WTR:46}}
# next cycle: clock -                  457 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:31, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:41, tCCD_S_WR:1, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:63, tCCD_S_WTR:45}}
# next cycle: clock -                  458 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:30, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:40, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:62, tCCD_S_WTR:44}}
# next cycle: clock -                  459 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:29, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:39, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:61, tCCD_S_WTR:43}}
# next cycle: clock -                  460 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:28, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:38, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:60, tCCD_S_WTR:42}}
# next cycle: clock -                  461 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:27, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:37, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:59, tCCD_S_WTR:41}}
# next cycle: clock -                  462 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:26, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:36, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:58, tCCD_S_WTR:40}}
# next cycle: clock -                  463 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:25, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:35, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:57, tCCD_S_WTR:39}}
# next cycle: clock -                  464 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:24, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:34, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:56, tCCD_S_WTR:38}}
# next cycle: clock -                  465 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:23, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:33, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:55, tCCD_S_WTR:37}}
# next cycle: clock -                  466 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:22, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:32, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:54, tCCD_S_WTR:36}}
# next cycle: clock -                  467 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:21, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:31, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:53, tCCD_S_WTR:35}}
# next cycle: clock -                  468 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:20, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:30, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:52, tCCD_S_WTR:34}}
# next cycle: clock -                  469 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:19, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:29, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:51, tCCD_S_WTR:33}}
# next cycle: clock -                  470 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:18, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:28, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:50, tCCD_S_WTR:32}}
# next cycle: clock -                  471 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:17, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:27, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:49, tCCD_S_WTR:31}}
# next cycle: clock -                  472 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:16, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:26, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:48, tCCD_S_WTR:30}}
# next cycle: clock -                  473 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:15, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:25, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:47, tCCD_S_WTR:29}}
# next cycle: clock -                  474 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:14, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:24, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:46, tCCD_S_WTR:28}}
# next cycle: clock -                  475 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:13, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:23, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:45, tCCD_S_WTR:27}}
# next cycle: clock -                  476 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:12, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:22, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:44, tCCD_S_WTR:26}}
# next cycle: clock -                  477 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:11, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:21, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:43, tCCD_S_WTR:25}}
# next cycle: clock -                  478 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:10, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:20, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:42, tCCD_S_WTR:24}}
# next cycle: clock -                  479 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:9, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:19, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:41, tCCD_S_WTR:23}}
# next cycle: clock -                  480 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:8, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:18, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:40, tCCD_S_WTR:22}}
# next cycle: clock -                  481 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:7, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:17, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:39, tCCD_S_WTR:21}}
# next cycle: clock -                  482 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:6, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:16, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:38, tCCD_S_WTR:20}}
# next cycle: clock -                  483 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:5, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:15, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:37, tCCD_S_WTR:19}}
# next cycle: clock -                  484 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:4, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:14, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:36, tCCD_S_WTR:18}}
# next cycle: clock -                  485 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:3, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:13, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:35, tCCD_S_WTR:17}}
# next cycle: clock -                  486 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:2, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:12, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:34, tCCD_S_WTR:16}}
# next cycle: clock -                  487 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:1, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:11, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:33, tCCD_S_WTR:15}}
# next cycle: clock -                  488 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:10, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:32, tCCD_S_WTR:14}}
# next cycle: clock -                  489 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:9, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:31, tCCD_S_WTR:13}}
# next cycle: clock -                  490 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:8, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:30, tCCD_S_WTR:12}}
# next cycle: clock -                  491 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:7, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:29, tCCD_S_WTR:11}}
# next cycle: clock -                  492 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:6, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:28, tCCD_S_WTR:10}}
# next cycle: clock -                  493 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:5, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:27, tCCD_S_WTR:9}}
# next cycle: clock -                  494 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:4, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:26, tCCD_S_WTR:8}}
# next cycle: clock -                  495 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:3, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:25, tCCD_S_WTR:7}}
# next cycle: clock -                  496 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:2, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:24, tCCD_S_WTR:6}}
# next cycle: clock -                  497 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:29, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:1, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:23, tCCD_S_WTR:5}}
# next cycle: clock -                  498 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:28, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:22, tCCD_S_WTR:4}}
# next cycle: clock -                  499 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:24, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:27, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:21, tCCD_S_WTR:3}}
# next cycle: clock -                  500 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:23, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:26, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:20, tCCD_S_WTR:2}}
# next cycle: clock -                  501 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:22, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:25, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:19, tCCD_S_WTR:1}}
# next cycle: clock -                  502 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:21, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:24, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:18, tCCD_S_WTR:0}}
# next cycle: clock -                  503 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:20, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:23, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:17, tCCD_S_WTR:0}}
# next cycle: clock -                  504 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:19, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:22, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:16, tCCD_S_WTR:0}}
# next cycle: clock -                  505 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:18, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:21, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:15, tCCD_S_WTR:0}}
# next cycle: clock -                  506 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:17, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:20, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:14, tCCD_S_WTR:0}}
# next cycle: clock -                  507 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:16, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:19, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:13, tCCD_S_WTR:0}}
# next cycle: clock -                  508 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:15, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:18, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:12, tCCD_S_WTR:0}}
# next cycle: clock -                  509 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:14, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:17, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:11, tCCD_S_WTR:0}}
# next cycle: clock -                  510 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:13, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:16, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:10, tCCD_S_WTR:0}}
# next cycle: clock -                  511 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:12, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:15, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:9, tCCD_S_WTR:0}}
# next cycle: clock -                  512 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:11, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:14, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:8, tCCD_S_WTR:0}}
# next cycle: clock -                  513 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:10, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:13, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:7, tCCD_S_WTR:0}}
# next cycle: clock -                  514 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:9, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:12, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:6, tCCD_S_WTR:0}}
# next cycle: clock -                  515 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:8, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:11, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:5, tCCD_S_WTR:0}}
# next cycle: clock -                  516 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:7, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:10, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:4, tCCD_S_WTR:0}}
# next cycle: clock -                  517 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:6, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:9, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:3, tCCD_S_WTR:0}}
# next cycle: clock -                  518 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:5, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:8, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:2, tCCD_S_WTR:0}}
# next cycle: clock -                  519 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:4, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:7, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:1, tCCD_S_WTR:0}}
# next cycle: clock -                  520 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:3, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:6, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  521 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:2, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:5, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  522 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:1, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:4, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  523 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:3, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  524 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:2, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  525 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:1, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  526 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  527 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000510230, mapped add '{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}
# [527] Pushed request: Core 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 527
# Queue Element 0: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  528 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  529 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  530 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  531 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  532 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  533 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  534 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  535 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  536 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  537 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  538 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  539 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  540 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  541 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  542 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  543 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  544 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  545 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  546 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  547 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  548 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  549 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  550 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  551 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  552 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  553 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  554 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  555 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  556 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  557 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  558 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  559 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  560 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  561 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  562 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  563 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  564 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  565 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  566 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  567 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  568 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  569 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  570 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  571 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  572 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  573 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:17, tCCD_L:11, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  574 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:16, tCCD_L:10, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  575 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:15, tCCD_L:9, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  576 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:14, tCCD_L:8, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  577 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:13, tCCD_L:7, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  578 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:12, tCCD_L:6, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  579 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:11, tCCD_L:5, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  580 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:10, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  581 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:9, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  582 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:8, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  583 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:7, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  584 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  585 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  586 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  587 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  588 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  589 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  590 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  591 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  592 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  593 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  594 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  595 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  596 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  597 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  598 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  599 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  600 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  601 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  602 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  603 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  604 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  605 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  606 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  607 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  608 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  609 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  610 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  611 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  612 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  613 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  614 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:15, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  615 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:14, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  616 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:13, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  617 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:12, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  618 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:11, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  619 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:10, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  620 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:9, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  621 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0005486af, mapped add '{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}
# [621] Pushed request: Core 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 621
# Queue Element 0: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  622 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  623 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  624 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  625 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  626 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  627 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  628 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  629 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  630 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  631 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  632 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  633 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  634 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  635 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  636 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  637 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  638 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  639 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  640 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  641 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  642 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  643 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  644 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  645 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  646 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  647 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  648 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  649 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  650 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  651 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  652 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  653 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  654 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  655 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  656 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  657 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  658 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  659 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  660 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  661 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  662 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  663 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  664 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  665 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  666 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  667 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:17, tCCD_L:11, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  668 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:16, tCCD_L:10, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  669 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:15, tCCD_L:9, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  670 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:14, tCCD_L:8, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  671 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:13, tCCD_L:7, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  672 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:12, tCCD_L:6, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  673 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:11, tCCD_L:5, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  674 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:10, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  675 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:9, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  676 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:8, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  677 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:7, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  678 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  679 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  680 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  681 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  682 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  683 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  684 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  685 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  686 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  687 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  688 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  689 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  690 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  691 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  692 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  693 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  694 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  695 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  696 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  697 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  698 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  699 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  700 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  701 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  702 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  703 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  704 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  705 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  706 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  707 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  708 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:15, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  709 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:14, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  710 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:13, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  711 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:12, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  712 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:11, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  713 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:10, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  714 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:9, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  715 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000584b2a, mapped add '{row:22, col_high:4, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}
# [715] Pushed request: Core 1 {22 4 2 6 0 10 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 715
# Queue Element 0: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 1 {22 4 2 6 0 10 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  716 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  717 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  718 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  719 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  720 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  721 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  722 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  723 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  724 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  725 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  726 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  727 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  728 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  729 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  730 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  731 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  732 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  733 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  734 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  735 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  736 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  737 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  738 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  739 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  740 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  741 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  742 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  743 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  744 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  745 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  746 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  747 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  748 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  749 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  750 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  751 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  752 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  753 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  754 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  755 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  756 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  757 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  758 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  759 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  760 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  761 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:37, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:47, tCCD_S_WR:7, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:69, tCCD_S_WTR:51}}
# next cycle: clock -                  762 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:36, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:46, tCCD_S_WR:6, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:68, tCCD_S_WTR:50}}
# next cycle: clock -                  763 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:35, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:45, tCCD_S_WR:5, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:67, tCCD_S_WTR:49}}
# next cycle: clock -                  764 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:34, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:44, tCCD_S_WR:4, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:66, tCCD_S_WTR:48}}
# next cycle: clock -                  765 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:33, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:43, tCCD_S_WR:3, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:65, tCCD_S_WTR:47}}
# next cycle: clock -                  766 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:32, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:42, tCCD_S_WR:2, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:64, tCCD_S_WTR:46}}
# next cycle: clock -                  767 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:31, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:41, tCCD_S_WR:1, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:63, tCCD_S_WTR:45}}
# next cycle: clock -                  768 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:30, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:40, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:62, tCCD_S_WTR:44}}
# next cycle: clock -                  769 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:29, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:39, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:61, tCCD_S_WTR:43}}
# next cycle: clock -                  770 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:28, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:38, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:60, tCCD_S_WTR:42}}
# next cycle: clock -                  771 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:27, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:37, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:59, tCCD_S_WTR:41}}
# next cycle: clock -                  772 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:26, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:36, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:58, tCCD_S_WTR:40}}
# next cycle: clock -                  773 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:25, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:35, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:57, tCCD_S_WTR:39}}
# next cycle: clock -                  774 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:24, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:34, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:56, tCCD_S_WTR:38}}
# next cycle: clock -                  775 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:23, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:33, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:55, tCCD_S_WTR:37}}
# next cycle: clock -                  776 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:22, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:32, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:54, tCCD_S_WTR:36}}
# next cycle: clock -                  777 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:21, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:31, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:53, tCCD_S_WTR:35}}
# next cycle: clock -                  778 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:20, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:30, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:52, tCCD_S_WTR:34}}
# next cycle: clock -                  779 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:19, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:29, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:51, tCCD_S_WTR:33}}
# next cycle: clock -                  780 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:18, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:28, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:50, tCCD_S_WTR:32}}
# next cycle: clock -                  781 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:17, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:27, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:49, tCCD_S_WTR:31}}
# next cycle: clock -                  782 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:16, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:26, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:48, tCCD_S_WTR:30}}
# next cycle: clock -                  783 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:15, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:25, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:47, tCCD_S_WTR:29}}
# next cycle: clock -                  784 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:14, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:24, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:46, tCCD_S_WTR:28}}
# next cycle: clock -                  785 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:13, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:23, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:45, tCCD_S_WTR:27}}
# next cycle: clock -                  786 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:12, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:22, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:44, tCCD_S_WTR:26}}
# next cycle: clock -                  787 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:11, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:21, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:43, tCCD_S_WTR:25}}
# next cycle: clock -                  788 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:10, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:20, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:42, tCCD_S_WTR:24}}
# next cycle: clock -                  789 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:9, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:19, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:41, tCCD_S_WTR:23}}
# next cycle: clock -                  790 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:8, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:18, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:40, tCCD_S_WTR:22}}
# next cycle: clock -                  791 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:7, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:17, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:39, tCCD_S_WTR:21}}
# next cycle: clock -                  792 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:6, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:16, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:38, tCCD_S_WTR:20}}
# next cycle: clock -                  793 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:5, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:15, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:37, tCCD_S_WTR:19}}
# next cycle: clock -                  794 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:4, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:14, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:36, tCCD_S_WTR:18}}
# next cycle: clock -                  795 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:3, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:13, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:35, tCCD_S_WTR:17}}
# next cycle: clock -                  796 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:2, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:12, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:34, tCCD_S_WTR:16}}
# next cycle: clock -                  797 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:1, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:11, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:33, tCCD_S_WTR:15}}
# next cycle: clock -                  798 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:10, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:32, tCCD_S_WTR:14}}
# next cycle: clock -                  799 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:9, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:31, tCCD_S_WTR:13}}
# next cycle: clock -                  800 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:8, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:30, tCCD_S_WTR:12}}
# next cycle: clock -                  801 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:7, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:29, tCCD_S_WTR:11}}
# next cycle: clock -                  802 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:6, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:28, tCCD_S_WTR:10}}
# next cycle: clock -                  803 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:5, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:27, tCCD_S_WTR:9}}
# next cycle: clock -                  804 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:4, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:26, tCCD_S_WTR:8}}
# next cycle: clock -                  805 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:3, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:25, tCCD_S_WTR:7}}
# next cycle: clock -                  806 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:2, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:24, tCCD_S_WTR:6}}
# next cycle: clock -                  807 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:29, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:1, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:23, tCCD_S_WTR:5}}
# next cycle: clock -                  808 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:28, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:22, tCCD_S_WTR:4}}
# next cycle: clock -                  809 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:24, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:27, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:21, tCCD_S_WTR:3}}
# next cycle: clock -                  810 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:23, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:26, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:20, tCCD_S_WTR:2}}
# next cycle: clock -                  811 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:22, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:25, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:19, tCCD_S_WTR:1}}
# next cycle: clock -                  812 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:21, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:24, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:18, tCCD_S_WTR:0}}
# next cycle: clock -                  813 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:20, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:23, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:17, tCCD_S_WTR:0}}
# next cycle: clock -                  814 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:19, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:22, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:16, tCCD_S_WTR:0}}
# next cycle: clock -                  815 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:18, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:21, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:15, tCCD_S_WTR:0}}
# next cycle: clock -                  816 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:17, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:20, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:14, tCCD_S_WTR:0}}
# next cycle: clock -                  817 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:16, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:19, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:13, tCCD_S_WTR:0}}
# next cycle: clock -                  818 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:15, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:18, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:12, tCCD_S_WTR:0}}
# next cycle: clock -                  819 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:14, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:17, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:11, tCCD_S_WTR:0}}
# next cycle: clock -                  820 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:13, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:16, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:10, tCCD_S_WTR:0}}
# next cycle: clock -                  821 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:12, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:15, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:9, tCCD_S_WTR:0}}
# next cycle: clock -                  822 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:11, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:14, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:8, tCCD_S_WTR:0}}
# next cycle: clock -                  823 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:10, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:13, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:7, tCCD_S_WTR:0}}
# next cycle: clock -                  824 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:9, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:12, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:6, tCCD_S_WTR:0}}
# next cycle: clock -                  825 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:8, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:11, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:5, tCCD_S_WTR:0}}
# next cycle: clock -                  826 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:7, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:10, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:4, tCCD_S_WTR:0}}
# next cycle: clock -                  827 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:6, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:9, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:3, tCCD_S_WTR:0}}
# next cycle: clock -                  828 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:5, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:8, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:2, tCCD_S_WTR:0}}
# next cycle: clock -                  829 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:4, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:7, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:1, tCCD_S_WTR:0}}
# next cycle: clock -                  830 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:3, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:6, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  831 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:2, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:5, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  832 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:1, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:4, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  833 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:3, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  834 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:2, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  835 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:1, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  836 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  837 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0005c2fa5, mapped add '{row:23, col_high:2, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}
# [837] Pushed request: Core 2 {23 2 3 7 0 9 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 837
# Queue Element 0: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 1 {22 4 2 6 0 10 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 2 {23 2 3 7 0 9 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  838 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  839 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  840 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  841 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  842 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  843 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  844 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  845 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  846 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  847 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  848 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  849 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  850 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  851 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  852 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  853 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  854 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  855 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  856 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  857 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  858 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  859 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  860 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  861 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  862 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  863 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  864 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  865 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  866 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  867 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  868 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  869 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  870 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  871 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  872 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  873 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  874 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  875 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  876 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  877 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  878 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  879 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  880 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  881 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  882 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  883 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:17, tCCD_L:11, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  884 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:16, tCCD_L:10, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  885 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:15, tCCD_L:9, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  886 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:14, tCCD_L:8, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  887 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:13, tCCD_L:7, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  888 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:12, tCCD_L:6, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  889 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:11, tCCD_L:5, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  890 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:10, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  891 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:9, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  892 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:8, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  893 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:7, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  894 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  895 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  896 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  897 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  898 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  899 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  900 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  901 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  902 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  903 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  904 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  905 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  906 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  907 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  908 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  909 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  910 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  911 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  912 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  913 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  914 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  915 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  916 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  917 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  918 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  919 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  920 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  921 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  922 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  923 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  924 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:15, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  925 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:14, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  926 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:13, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  927 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:12, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  928 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:11, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  929 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:10, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  930 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:9, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  931 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000601020, mapped add '{row:24, col_high:1, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}
# [931] Pushed request: Core 0 {24 1 0 0 0 8 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 931
# Queue Element 0: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {22 4 2 6 0 10 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {23 2 3 7 0 9 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 0 {24 1 0 0 0 8 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  932 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  933 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  934 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  935 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  936 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  937 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  938 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  939 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  940 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  941 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  942 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  943 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  944 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  945 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  946 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  947 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  948 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  949 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  950 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  951 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  952 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  953 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  954 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  955 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  956 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  957 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  958 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  959 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  960 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  961 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  962 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  963 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  964 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  965 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  966 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  967 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  968 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  969 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  970 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  971 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  972 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  973 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  974 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  975 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  976 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  977 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:17, tCCD_L:11, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  978 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:16, tCCD_L:10, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  979 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:15, tCCD_L:9, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  980 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:14, tCCD_L:8, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  981 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:13, tCCD_L:7, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  982 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:12, tCCD_L:6, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  983 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:11, tCCD_L:5, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  984 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:10, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  985 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:9, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  986 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:8, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  987 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:7, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  988 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  989 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  990 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  991 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  992 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  993 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  994 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  995 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  996 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  997 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  998 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  999 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1000 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1001 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1002 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1003 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1004 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1005 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1006 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1007 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1008 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1009 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1010 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1011 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1012 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1013 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1014 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1015 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1016 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1017 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1018 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:15, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1019 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:14, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1020 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:13, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1021 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:12, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1022 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:11, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1023 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:10, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1024 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:9, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1025 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00064049f, mapped add '{row:25, col_high:0, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}
# [1025] Pushed request: Core 1 {25 0 1 1 0 7 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1025
# Queue Element 0: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 1 {22 4 2 6 0 10 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 2 {23 2 3 7 0 9 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 0 {24 1 0 0 0 8 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 1 {25 0 1 1 0 7 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                 1026 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1027 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1028 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1029 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1030 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1031 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1032 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1033 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1034 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1035 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1036 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1037 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1038 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1039 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1040 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1041 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1042 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1043 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1044 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1045 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1046 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1047 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1048 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1049 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1050 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1051 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1052 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1053 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1054 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1055 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1056 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1057 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1058 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1059 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1060 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1061 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1062 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1063 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1064 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1065 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1066 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1067 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1068 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1069 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1070 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1071 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:37, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:47, tCCD_S_WR:7, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:69, tCCD_S_WTR:51}}
# next cycle: clock -                 1072 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:36, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:46, tCCD_S_WR:6, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:68, tCCD_S_WTR:50}}
# next cycle: clock -                 1073 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:35, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:45, tCCD_S_WR:5, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:67, tCCD_S_WTR:49}}
# next cycle: clock -                 1074 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:34, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:44, tCCD_S_WR:4, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:66, tCCD_S_WTR:48}}
# next cycle: clock -                 1075 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:33, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:43, tCCD_S_WR:3, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:65, tCCD_S_WTR:47}}
# next cycle: clock -                 1076 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:32, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:42, tCCD_S_WR:2, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:64, tCCD_S_WTR:46}}
# next cycle: clock -                 1077 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:31, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:41, tCCD_S_WR:1, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:63, tCCD_S_WTR:45}}
# next cycle: clock -                 1078 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:30, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:40, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:62, tCCD_S_WTR:44}}
# next cycle: clock -                 1079 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:29, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:39, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:61, tCCD_S_WTR:43}}
# next cycle: clock -                 1080 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:28, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:38, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:60, tCCD_S_WTR:42}}
# next cycle: clock -                 1081 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:27, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:37, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:59, tCCD_S_WTR:41}}
# next cycle: clock -                 1082 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:26, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:36, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:58, tCCD_S_WTR:40}}
# next cycle: clock -                 1083 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:25, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:35, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:57, tCCD_S_WTR:39}}
# next cycle: clock -                 1084 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:24, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:34, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:56, tCCD_S_WTR:38}}
# next cycle: clock -                 1085 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:23, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:33, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:55, tCCD_S_WTR:37}}
# next cycle: clock -                 1086 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:22, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:32, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:54, tCCD_S_WTR:36}}
# next cycle: clock -                 1087 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:21, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:31, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:53, tCCD_S_WTR:35}}
# next cycle: clock -                 1088 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:20, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:30, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:52, tCCD_S_WTR:34}}
# next cycle: clock -                 1089 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:19, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:29, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:51, tCCD_S_WTR:33}}
# next cycle: clock -                 1090 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:18, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:28, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:50, tCCD_S_WTR:32}}
# next cycle: clock -                 1091 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:17, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:27, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:49, tCCD_S_WTR:31}}
# next cycle: clock -                 1092 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:16, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:26, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:48, tCCD_S_WTR:30}}
# next cycle: clock -                 1093 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:15, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:25, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:47, tCCD_S_WTR:29}}
# next cycle: clock -                 1094 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:14, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:24, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:46, tCCD_S_WTR:28}}
# next cycle: clock -                 1095 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:13, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:23, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:45, tCCD_S_WTR:27}}
# next cycle: clock -                 1096 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:12, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:22, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:44, tCCD_S_WTR:26}}
# next cycle: clock -                 1097 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:11, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:21, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:43, tCCD_S_WTR:25}}
# next cycle: clock -                 1098 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:10, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:20, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:42, tCCD_S_WTR:24}}
# next cycle: clock -                 1099 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:9, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:19, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:41, tCCD_S_WTR:23}}
# next cycle: clock -                 1100 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:8, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:18, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:40, tCCD_S_WTR:22}}
# next cycle: clock -                 1101 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:7, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:17, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:39, tCCD_S_WTR:21}}
# next cycle: clock -                 1102 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:6, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:16, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:38, tCCD_S_WTR:20}}
# next cycle: clock -                 1103 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:5, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:15, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:37, tCCD_S_WTR:19}}
# next cycle: clock -                 1104 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:4, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:14, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:36, tCCD_S_WTR:18}}
# next cycle: clock -                 1105 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:3, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:13, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:35, tCCD_S_WTR:17}}
# next cycle: clock -                 1106 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:2, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:12, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:34, tCCD_S_WTR:16}}
# next cycle: clock -                 1107 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:1, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:11, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:33, tCCD_S_WTR:15}}
# next cycle: clock -                 1108 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:10, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:32, tCCD_S_WTR:14}}
# next cycle: clock -                 1109 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:9, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:31, tCCD_S_WTR:13}}
# next cycle: clock -                 1110 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:8, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:30, tCCD_S_WTR:12}}
# next cycle: clock -                 1111 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:7, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:29, tCCD_S_WTR:11}}
# next cycle: clock -                 1112 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:6, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:28, tCCD_S_WTR:10}}
# next cycle: clock -                 1113 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:5, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:27, tCCD_S_WTR:9}}
# next cycle: clock -                 1114 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:4, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:26, tCCD_S_WTR:8}}
# next cycle: clock -                 1115 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:3, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:25, tCCD_S_WTR:7}}
# next cycle: clock -                 1116 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:2, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:24, tCCD_S_WTR:6}}
# next cycle: clock -                 1117 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:29, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:1, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:23, tCCD_S_WTR:5}}
# next cycle: clock -                 1118 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:28, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:22, tCCD_S_WTR:4}}
# next cycle: clock -                 1119 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:24, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:27, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:21, tCCD_S_WTR:3}}
# next cycle: clock -                 1120 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:23, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:26, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:20, tCCD_S_WTR:2}}
# next cycle: clock -                 1121 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:22, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:25, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:19, tCCD_S_WTR:1}}
# next cycle: clock -                 1122 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:21, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:24, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:18, tCCD_S_WTR:0}}
# next cycle: clock -                 1123 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:20, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:23, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:17, tCCD_S_WTR:0}}
# next cycle: clock -                 1124 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:19, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:22, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:16, tCCD_S_WTR:0}}
# next cycle: clock -                 1125 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:18, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:21, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:15, tCCD_S_WTR:0}}
# next cycle: clock -                 1126 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:17, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:20, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:14, tCCD_S_WTR:0}}
# next cycle: clock -                 1127 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:16, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:19, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:13, tCCD_S_WTR:0}}
# next cycle: clock -                 1128 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:15, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:18, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:12, tCCD_S_WTR:0}}
# next cycle: clock -                 1129 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:14, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:17, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:11, tCCD_S_WTR:0}}
# next cycle: clock -                 1130 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:13, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:16, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:10, tCCD_S_WTR:0}}
# next cycle: clock -                 1131 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:12, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:15, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:9, tCCD_S_WTR:0}}
# next cycle: clock -                 1132 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:11, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:14, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:8, tCCD_S_WTR:0}}
# next cycle: clock -                 1133 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:10, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:13, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:7, tCCD_S_WTR:0}}
# next cycle: clock -                 1134 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:9, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:12, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:6, tCCD_S_WTR:0}}
# next cycle: clock -                 1135 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:8, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:11, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:5, tCCD_S_WTR:0}}
# next cycle: clock -                 1136 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:7, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:10, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:4, tCCD_S_WTR:0}}
# next cycle: clock -                 1137 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:6, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:9, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:3, tCCD_S_WTR:0}}
# next cycle: clock -                 1138 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:5, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:8, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:2, tCCD_S_WTR:0}}
# next cycle: clock -                 1139 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:4, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:7, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:1, tCCD_S_WTR:0}}
# next cycle: clock -                 1140 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:3, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:6, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1141 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:2, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:5, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1142 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:1, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:4, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1143 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:3, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1144 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:2, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1145 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:1, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1146 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1147 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1148 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1149 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1150 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1151 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1152 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1153 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1154 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1155 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1156 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1157 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1158 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1159 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1160 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1161 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1162 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1163 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1164 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1165 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1166 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1167 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1168 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1169 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1170 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1171 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1172 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1173 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1174 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1175 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1176 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1177 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1178 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1179 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1180 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1181 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1182 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1183 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1184 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1185 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1186 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1187 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1188 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1189 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1190 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1191 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1192 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1193 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:17, tCCD_L:11, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1194 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:16, tCCD_L:10, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1195 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:15, tCCD_L:9, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1196 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:14, tCCD_L:8, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1197 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:13, tCCD_L:7, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1198 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:12, tCCD_L:6, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1199 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:11, tCCD_L:5, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1200 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:10, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1201 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:9, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1202 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:8, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1203 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:7, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1204 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1205 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1206 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1207 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1208 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1209 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1210 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1211 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1212 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1213 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1214 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1215 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1216 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1217 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1218 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1219 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1220 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1221 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1222 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1223 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1224 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1225 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1226 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1227 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1228 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1229 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1230 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1231 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1232 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1233 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1234 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:15, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1235 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:14, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1236 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:13, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1237 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:12, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1238 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:11, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1239 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:10, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1240 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:9, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1241 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1242 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1243 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1244 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1245 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1246 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1247 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1248 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1249 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1250 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1251 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1252 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1253 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1254 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1255 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1256 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1257 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1258 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1259 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1260 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1261 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1262 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1263 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1264 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1265 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1266 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1267 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1268 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1269 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1270 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1271 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1272 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1273 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1274 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1275 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1276 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1277 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1278 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1279 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1280 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1281 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1282 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1283 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1284 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1285 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1286 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1287 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:17, tCCD_L:11, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1288 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:16, tCCD_L:10, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1289 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:15, tCCD_L:9, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1290 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:14, tCCD_L:8, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1291 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:13, tCCD_L:7, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1292 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:12, tCCD_L:6, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1293 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:11, tCCD_L:5, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1294 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:10, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1295 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:9, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1296 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:8, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1297 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:7, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1298 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1299 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1300 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1301 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1302 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1303 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1304 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1305 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1306 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1307 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1308 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1309 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1310 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1311 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1312 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1313 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1314 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1315 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1316 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1317 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1318 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1319 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1320 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1321 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1322 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1323 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1324 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1325 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1326 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1327 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1328 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:15, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1329 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:14, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1330 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:13, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1331 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:12, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1332 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:11, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1333 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:10, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1334 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:9, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1335 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1336 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1337 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1338 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1339 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1340 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1341 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1342 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1343 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1344 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1345 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1346 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1347 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1348 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1349 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1350 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1351 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1352 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1353 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1354 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1355 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1356 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1357 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1358 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1359 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1360 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1361 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1362 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1363 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1364 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1365 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1366 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1367 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1368 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1369 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1370 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1371 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1372 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1373 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1374 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1375 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1376 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1377 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1378 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1379 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1380 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1381 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:37, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:47, tCCD_S_WR:7, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:69, tCCD_S_WTR:51}}
# next cycle: clock -                 1382 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:36, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:46, tCCD_S_WR:6, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:68, tCCD_S_WTR:50}}
# next cycle: clock -                 1383 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:35, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:45, tCCD_S_WR:5, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:67, tCCD_S_WTR:49}}
# next cycle: clock -                 1384 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:34, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:44, tCCD_S_WR:4, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:66, tCCD_S_WTR:48}}
# next cycle: clock -                 1385 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:33, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:43, tCCD_S_WR:3, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:65, tCCD_S_WTR:47}}
# next cycle: clock -                 1386 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:32, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:42, tCCD_S_WR:2, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:64, tCCD_S_WTR:46}}
# next cycle: clock -                 1387 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:31, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:41, tCCD_S_WR:1, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:63, tCCD_S_WTR:45}}
# next cycle: clock -                 1388 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:30, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:40, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:62, tCCD_S_WTR:44}}
# next cycle: clock -                 1389 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:29, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:39, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:61, tCCD_S_WTR:43}}
# next cycle: clock -                 1390 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:28, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:38, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:60, tCCD_S_WTR:42}}
# next cycle: clock -                 1391 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:27, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:37, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:59, tCCD_S_WTR:41}}
# next cycle: clock -                 1392 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:26, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:36, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:58, tCCD_S_WTR:40}}
# next cycle: clock -                 1393 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:25, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:35, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:57, tCCD_S_WTR:39}}
# next cycle: clock -                 1394 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:24, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:34, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:56, tCCD_S_WTR:38}}
# next cycle: clock -                 1395 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:23, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:33, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:55, tCCD_S_WTR:37}}
# next cycle: clock -                 1396 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:22, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:32, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:54, tCCD_S_WTR:36}}
# next cycle: clock -                 1397 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:21, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:31, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:53, tCCD_S_WTR:35}}
# next cycle: clock -                 1398 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:20, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:30, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:52, tCCD_S_WTR:34}}
# next cycle: clock -                 1399 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:19, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:29, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:51, tCCD_S_WTR:33}}
# next cycle: clock -                 1400 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:18, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:28, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:50, tCCD_S_WTR:32}}
# next cycle: clock -                 1401 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:17, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:27, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:49, tCCD_S_WTR:31}}
# next cycle: clock -                 1402 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:16, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:26, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:48, tCCD_S_WTR:30}}
# next cycle: clock -                 1403 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:15, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:25, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:47, tCCD_S_WTR:29}}
# next cycle: clock -                 1404 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:14, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:24, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:46, tCCD_S_WTR:28}}
# next cycle: clock -                 1405 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:13, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:23, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:45, tCCD_S_WTR:27}}
# next cycle: clock -                 1406 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:12, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:22, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:44, tCCD_S_WTR:26}}
# next cycle: clock -                 1407 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:11, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:21, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:43, tCCD_S_WTR:25}}
# next cycle: clock -                 1408 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:10, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:20, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:42, tCCD_S_WTR:24}}
# next cycle: clock -                 1409 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:9, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:19, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:41, tCCD_S_WTR:23}}
# next cycle: clock -                 1410 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:8, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:18, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:40, tCCD_S_WTR:22}}
# next cycle: clock -                 1411 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:7, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:17, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:39, tCCD_S_WTR:21}}
# next cycle: clock -                 1412 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:6, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:16, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:38, tCCD_S_WTR:20}}
# next cycle: clock -                 1413 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:5, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:15, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:37, tCCD_S_WTR:19}}
# next cycle: clock -                 1414 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:4, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:14, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:36, tCCD_S_WTR:18}}
# next cycle: clock -                 1415 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:3, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:13, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:35, tCCD_S_WTR:17}}
# next cycle: clock -                 1416 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:2, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:12, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:34, tCCD_S_WTR:16}}
# next cycle: clock -                 1417 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:1, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:11, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:33, tCCD_S_WTR:15}}
# next cycle: clock -                 1418 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:10, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:32, tCCD_S_WTR:14}}
# next cycle: clock -                 1419 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:9, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:31, tCCD_S_WTR:13}}
# next cycle: clock -                 1420 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:8, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:30, tCCD_S_WTR:12}}
# next cycle: clock -                 1421 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:7, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:29, tCCD_S_WTR:11}}
# next cycle: clock -                 1422 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:6, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:28, tCCD_S_WTR:10}}
# next cycle: clock -                 1423 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:5, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:27, tCCD_S_WTR:9}}
# next cycle: clock -                 1424 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:4, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:26, tCCD_S_WTR:8}}
# next cycle: clock -                 1425 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:3, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:25, tCCD_S_WTR:7}}
# next cycle: clock -                 1426 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:2, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:24, tCCD_S_WTR:6}}
# next cycle: clock -                 1427 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:29, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:1, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:23, tCCD_S_WTR:5}}
# next cycle: clock -                 1428 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:28, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:22, tCCD_S_WTR:4}}
# next cycle: clock -                 1429 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:24, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:27, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:21, tCCD_S_WTR:3}}
# next cycle: clock -                 1430 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:23, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:26, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:20, tCCD_S_WTR:2}}
# next cycle: clock -                 1431 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:22, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:25, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:19, tCCD_S_WTR:1}}
# next cycle: clock -                 1432 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:21, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:24, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:18, tCCD_S_WTR:0}}
# next cycle: clock -                 1433 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:20, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:23, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:17, tCCD_S_WTR:0}}
# next cycle: clock -                 1434 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:19, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:22, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:16, tCCD_S_WTR:0}}
# next cycle: clock -                 1435 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:18, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:21, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:15, tCCD_S_WTR:0}}
# next cycle: clock -                 1436 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:17, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:20, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:14, tCCD_S_WTR:0}}
# next cycle: clock -                 1437 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:16, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:19, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:13, tCCD_S_WTR:0}}
# next cycle: clock -                 1438 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:15, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:18, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:12, tCCD_S_WTR:0}}
# next cycle: clock -                 1439 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:14, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:17, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:11, tCCD_S_WTR:0}}
# next cycle: clock -                 1440 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:13, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:16, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:10, tCCD_S_WTR:0}}
# next cycle: clock -                 1441 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:12, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:15, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:9, tCCD_S_WTR:0}}
# next cycle: clock -                 1442 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:11, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:14, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:8, tCCD_S_WTR:0}}
# next cycle: clock -                 1443 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:10, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:13, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:7, tCCD_S_WTR:0}}
# next cycle: clock -                 1444 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:9, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:12, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:6, tCCD_S_WTR:0}}
# next cycle: clock -                 1445 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:8, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:11, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:5, tCCD_S_WTR:0}}
# next cycle: clock -                 1446 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:7, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:10, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:4, tCCD_S_WTR:0}}
# next cycle: clock -                 1447 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:6, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:9, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:3, tCCD_S_WTR:0}}
# next cycle: clock -                 1448 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:5, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:8, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:2, tCCD_S_WTR:0}}
# next cycle: clock -                 1449 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:4, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:7, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:1, tCCD_S_WTR:0}}
# next cycle: clock -                 1450 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:3, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:6, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1451 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:2, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:5, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1452 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:1, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:4, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1453 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:3, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1454 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:2, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1455 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:1, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1456 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1457 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1458 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1459 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1460 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1461 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1462 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1463 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1464 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1465 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1466 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1467 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1468 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1469 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1470 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1471 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1472 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1473 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1474 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1475 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1476 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1477 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1478 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1479 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1480 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1481 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1482 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1483 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1484 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1485 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1486 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1487 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1488 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1489 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1490 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1491 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1492 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1493 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1494 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1495 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1496 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1497 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1498 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1499 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1500 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1501 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1502 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1503 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:17, tCCD_L:11, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1504 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:16, tCCD_L:10, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1505 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:15, tCCD_L:9, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1506 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:14, tCCD_L:8, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1507 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:13, tCCD_L:7, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1508 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:12, tCCD_L:6, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1509 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:11, tCCD_L:5, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1510 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:10, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1511 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:9, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1512 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:8, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1513 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:7, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1514 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1515 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1516 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1517 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1518 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1519 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1520 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1521 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1522 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1523 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1524 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1525 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1526 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1527 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1528 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1529 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1530 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1531 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1532 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1533 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1534 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1535 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1536 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1537 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1538 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1539 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1540 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1541 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1542 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1543 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1544 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:15, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1545 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:14, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1546 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:13, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1547 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:12, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1548 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:11, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1549 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:10, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1550 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:9, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1551 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1552 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1553 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1554 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1555 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1556 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1557 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1558 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1559 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1560 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1561 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1562 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1563 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1564 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1565 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1566 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1567 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1568 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1569 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1570 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1571 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1572 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1573 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1574 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1575 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1576 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1577 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1578 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1579 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1580 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1581 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1582 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1583 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1584 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1585 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1586 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1587 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1588 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1589 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1590 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1591 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1592 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1593 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1594 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1595 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1596 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1597 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:17, tCCD_L:11, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1598 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:16, tCCD_L:10, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1599 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:15, tCCD_L:9, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1600 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:14, tCCD_L:8, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1601 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:13, tCCD_L:7, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1602 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:12, tCCD_L:6, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1603 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:11, tCCD_L:5, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1604 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:10, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1605 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:9, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1606 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:8, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1607 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:7, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1608 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1609 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1610 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1611 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1612 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1613 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1614 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1615 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1616 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1617 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1618 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1619 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1620 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1621 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1622 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1623 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1624 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1625 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1626 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1627 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1628 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1629 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1630 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1631 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1632 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1633 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1634 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1635 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1636 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1637 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1638 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:15, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1639 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:14, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1640 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:13, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1641 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:12, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1642 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:11, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1643 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:10, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1644 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:9, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1645 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1646 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1647 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1648 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1649 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1650 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1651 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1652 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1653 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1654 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1655 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1656 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1657 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1658 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1659 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1660 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1661 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1662 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1663 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1664 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1665 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1666 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1667 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1668 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1669 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1670 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1671 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1672 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1673 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1674 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1675 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1676 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1677 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1678 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1679 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1680 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1681 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1682 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1683 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1684 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1685 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1686 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1687 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1688 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1689 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1690 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1691 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:37, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:47, tCCD_S_WR:7, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:69, tCCD_S_WTR:51}}
# next cycle: clock -                 1692 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:36, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:46, tCCD_S_WR:6, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:68, tCCD_S_WTR:50}}
# next cycle: clock -                 1693 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:35, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:45, tCCD_S_WR:5, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:67, tCCD_S_WTR:49}}
# next cycle: clock -                 1694 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:34, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:44, tCCD_S_WR:4, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:66, tCCD_S_WTR:48}}
# next cycle: clock -                 1695 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:33, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:43, tCCD_S_WR:3, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:65, tCCD_S_WTR:47}}
# next cycle: clock -                 1696 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:32, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:42, tCCD_S_WR:2, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:64, tCCD_S_WTR:46}}
# next cycle: clock -                 1697 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:31, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:41, tCCD_S_WR:1, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:63, tCCD_S_WTR:45}}
# next cycle: clock -                 1698 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:30, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:40, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:62, tCCD_S_WTR:44}}
# next cycle: clock -                 1699 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:29, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:39, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:61, tCCD_S_WTR:43}}
# next cycle: clock -                 1700 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:28, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:38, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:60, tCCD_S_WTR:42}}
# next cycle: clock -                 1701 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:27, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:37, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:59, tCCD_S_WTR:41}}
# next cycle: clock -                 1702 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:26, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:36, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:58, tCCD_S_WTR:40}}
# next cycle: clock -                 1703 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:25, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:35, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:57, tCCD_S_WTR:39}}
# next cycle: clock -                 1704 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:24, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:34, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:56, tCCD_S_WTR:38}}
# next cycle: clock -                 1705 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:23, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:33, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:55, tCCD_S_WTR:37}}
# next cycle: clock -                 1706 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:22, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:32, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:54, tCCD_S_WTR:36}}
# next cycle: clock -                 1707 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:21, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:31, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:53, tCCD_S_WTR:35}}
# next cycle: clock -                 1708 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:20, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:30, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:52, tCCD_S_WTR:34}}
# next cycle: clock -                 1709 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:19, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:29, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:51, tCCD_S_WTR:33}}
# next cycle: clock -                 1710 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:18, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:28, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:50, tCCD_S_WTR:32}}
# next cycle: clock -                 1711 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:17, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:27, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:49, tCCD_S_WTR:31}}
# next cycle: clock -                 1712 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:16, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:26, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:48, tCCD_S_WTR:30}}
# next cycle: clock -                 1713 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:15, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:25, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:47, tCCD_S_WTR:29}}
# next cycle: clock -                 1714 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:14, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:24, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:46, tCCD_S_WTR:28}}
# next cycle: clock -                 1715 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:13, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:23, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:45, tCCD_S_WTR:27}}
# next cycle: clock -                 1716 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:12, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:22, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:44, tCCD_S_WTR:26}}
# next cycle: clock -                 1717 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:11, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:21, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:43, tCCD_S_WTR:25}}
# next cycle: clock -                 1718 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:10, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:20, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:42, tCCD_S_WTR:24}}
# next cycle: clock -                 1719 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:9, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:19, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:41, tCCD_S_WTR:23}}
# next cycle: clock -                 1720 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:8, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:18, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:40, tCCD_S_WTR:22}}
# next cycle: clock -                 1721 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:7, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:17, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:39, tCCD_S_WTR:21}}
# next cycle: clock -                 1722 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:6, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:16, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:38, tCCD_S_WTR:20}}
# next cycle: clock -                 1723 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:5, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:15, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:37, tCCD_S_WTR:19}}
# next cycle: clock -                 1724 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:4, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:14, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:36, tCCD_S_WTR:18}}
# next cycle: clock -                 1725 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:3, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:13, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:35, tCCD_S_WTR:17}}
# next cycle: clock -                 1726 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:2, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:12, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:34, tCCD_S_WTR:16}}
# next cycle: clock -                 1727 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:1, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:11, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:33, tCCD_S_WTR:15}}
# next cycle: clock -                 1728 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:10, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:32, tCCD_S_WTR:14}}
# next cycle: clock -                 1729 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:9, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:31, tCCD_S_WTR:13}}
# next cycle: clock -                 1730 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:8, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:30, tCCD_S_WTR:12}}
# next cycle: clock -                 1731 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:7, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:29, tCCD_S_WTR:11}}
# next cycle: clock -                 1732 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:6, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:28, tCCD_S_WTR:10}}
# next cycle: clock -                 1733 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:5, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:27, tCCD_S_WTR:9}}
# next cycle: clock -                 1734 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:4, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:26, tCCD_S_WTR:8}}
# next cycle: clock -                 1735 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:3, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:25, tCCD_S_WTR:7}}
# next cycle: clock -                 1736 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:2, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:24, tCCD_S_WTR:6}}
# next cycle: clock -                 1737 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:29, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:1, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:23, tCCD_S_WTR:5}}
# next cycle: clock -                 1738 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:28, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:22, tCCD_S_WTR:4}}
# next cycle: clock -                 1739 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:24, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:27, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:21, tCCD_S_WTR:3}}
# next cycle: clock -                 1740 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:23, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:26, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:20, tCCD_S_WTR:2}}
# next cycle: clock -                 1741 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:22, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:25, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:19, tCCD_S_WTR:1}}
# next cycle: clock -                 1742 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:21, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:24, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:18, tCCD_S_WTR:0}}
# next cycle: clock -                 1743 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:20, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:23, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:17, tCCD_S_WTR:0}}
# next cycle: clock -                 1744 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:19, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:22, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:16, tCCD_S_WTR:0}}
# next cycle: clock -                 1745 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:18, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:21, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:15, tCCD_S_WTR:0}}
# next cycle: clock -                 1746 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:17, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:20, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:14, tCCD_S_WTR:0}}
# next cycle: clock -                 1747 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:16, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:19, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:13, tCCD_S_WTR:0}}
# next cycle: clock -                 1748 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:15, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:18, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:12, tCCD_S_WTR:0}}
# next cycle: clock -                 1749 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:14, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:17, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:11, tCCD_S_WTR:0}}
# next cycle: clock -                 1750 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:13, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:16, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:10, tCCD_S_WTR:0}}
# next cycle: clock -                 1751 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:12, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:15, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:9, tCCD_S_WTR:0}}
# next cycle: clock -                 1752 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:11, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:14, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:8, tCCD_S_WTR:0}}
# next cycle: clock -                 1753 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:10, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:13, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:7, tCCD_S_WTR:0}}
# next cycle: clock -                 1754 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:9, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:12, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:6, tCCD_S_WTR:0}}
# next cycle: clock -                 1755 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:8, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:11, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:5, tCCD_S_WTR:0}}
# next cycle: clock -                 1756 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:7, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:10, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:4, tCCD_S_WTR:0}}
# next cycle: clock -                 1757 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:6, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:9, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:3, tCCD_S_WTR:0}}
# next cycle: clock -                 1758 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:5, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:8, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:2, tCCD_S_WTR:0}}
# next cycle: clock -                 1759 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:4, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:7, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:1, tCCD_S_WTR:0}}
# next cycle: clock -                 1760 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:3, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:6, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1761 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:2, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:5, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1762 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:1, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:4, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1763 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:3, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1764 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:2, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1765 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:1, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1766 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1767 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1768 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1769 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1770 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1771 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1772 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1773 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1774 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1775 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1776 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1777 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1778 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1779 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1780 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1781 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1782 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1783 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1784 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1785 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1786 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1787 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1788 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1789 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1790 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1791 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1792 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1793 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1794 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1795 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1796 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1797 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1798 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1799 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1800 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1801 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1802 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1803 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1804 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1805 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1806 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1807 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1808 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1809 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1810 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1811 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1812 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1813 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:17, tCCD_L:11, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1814 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:16, tCCD_L:10, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1815 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:15, tCCD_L:9, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1816 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:14, tCCD_L:8, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1817 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:13, tCCD_L:7, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1818 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:12, tCCD_L:6, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1819 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:11, tCCD_L:5, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1820 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:10, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1821 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:9, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1822 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:8, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1823 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:7, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1824 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1825 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1826 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1827 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1828 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1829 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1830 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1831 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1832 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1833 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1834 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1835 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1836 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1837 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1838 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1839 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1840 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1841 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1842 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1843 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1844 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1845 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1846 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1847 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1848 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1849 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1850 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1851 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1852 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1853 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1854 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:15, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1855 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:14, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1856 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:13, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1857 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:12, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1858 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:11, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1859 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:10, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1860 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:9, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1861 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1862 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1863 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1864 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1865 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1866 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1867 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1868 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1869 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1870 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1871 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1872 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1873 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1874 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1875 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1876 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1877 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1878 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1879 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1880 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1881 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1882 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1883 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1884 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1885 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1886 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1887 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1888 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1889 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1890 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1891 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1892 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1893 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1894 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1895 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1896 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1897 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1898 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1899 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1900 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1901 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1902 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1903 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1904 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1905 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1906 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1907 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:17, tCCD_L:11, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1908 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:16, tCCD_L:10, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1909 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:15, tCCD_L:9, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1910 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:14, tCCD_L:8, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1911 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:13, tCCD_L:7, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1912 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:12, tCCD_L:6, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1913 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:11, tCCD_L:5, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1914 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:10, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1915 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:9, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1916 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:8, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1917 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:7, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1918 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1919 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1920 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1921 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1922 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1923 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1924 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1925 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1926 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1927 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1928 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1929 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1930 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1931 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1932 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1933 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1934 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1935 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1936 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1937 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1938 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1939 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1940 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1941 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1942 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1943 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1944 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1945 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1946 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1947 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1948 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:15, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1949 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:14, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1950 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:13, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1951 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:12, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1952 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:11, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1953 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:10, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1954 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:9, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1955 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1956 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1957 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1958 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1959 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1960 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1961 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1962 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1963 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1964 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1965 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1966 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1967 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1968 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1969 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1970 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1971 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1972 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1973 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1974 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1975 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1976 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1977 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1978 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1979 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1980 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1981 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1982 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1983 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1984 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1985 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1986 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1987 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1988 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1989 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1990 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1991 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1992 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1993 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1994 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1995 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1996 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1997 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1998 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1999 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2000 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2001 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:37, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:47, tCCD_S_WR:7, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:69, tCCD_S_WTR:51}}
# next cycle: clock -                 2002 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:36, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:46, tCCD_S_WR:6, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:68, tCCD_S_WTR:50}}
# next cycle: clock -                 2003 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:35, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:45, tCCD_S_WR:5, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:67, tCCD_S_WTR:49}}
# next cycle: clock -                 2004 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:34, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:44, tCCD_S_WR:4, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:66, tCCD_S_WTR:48}}
# next cycle: clock -                 2005 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:33, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:43, tCCD_S_WR:3, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:65, tCCD_S_WTR:47}}
# next cycle: clock -                 2006 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:32, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:42, tCCD_S_WR:2, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:64, tCCD_S_WTR:46}}
# next cycle: clock -                 2007 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:31, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:41, tCCD_S_WR:1, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:63, tCCD_S_WTR:45}}
# next cycle: clock -                 2008 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:30, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:40, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:62, tCCD_S_WTR:44}}
# next cycle: clock -                 2009 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:29, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:39, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:61, tCCD_S_WTR:43}}
# next cycle: clock -                 2010 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:28, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:38, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:60, tCCD_S_WTR:42}}
# next cycle: clock -                 2011 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:27, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:37, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:59, tCCD_S_WTR:41}}
# next cycle: clock -                 2012 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:26, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:36, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:58, tCCD_S_WTR:40}}
# next cycle: clock -                 2013 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:25, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:35, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:57, tCCD_S_WTR:39}}
# next cycle: clock -                 2014 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:24, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:34, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:56, tCCD_S_WTR:38}}
# next cycle: clock -                 2015 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:23, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:33, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:55, tCCD_S_WTR:37}}
# next cycle: clock -                 2016 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:22, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:32, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:54, tCCD_S_WTR:36}}
# next cycle: clock -                 2017 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:21, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:31, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:53, tCCD_S_WTR:35}}
# next cycle: clock -                 2018 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:20, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:30, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:52, tCCD_S_WTR:34}}
# next cycle: clock -                 2019 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:19, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:29, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:51, tCCD_S_WTR:33}}
# next cycle: clock -                 2020 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:18, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:28, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:50, tCCD_S_WTR:32}}
# next cycle: clock -                 2021 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:17, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:27, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:49, tCCD_S_WTR:31}}
# next cycle: clock -                 2022 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:16, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:26, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:48, tCCD_S_WTR:30}}
# next cycle: clock -                 2023 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:15, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:25, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:47, tCCD_S_WTR:29}}
# next cycle: clock -                 2024 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:14, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:24, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:46, tCCD_S_WTR:28}}
# next cycle: clock -                 2025 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:13, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:23, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:45, tCCD_S_WTR:27}}
# next cycle: clock -                 2026 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:12, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:22, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:44, tCCD_S_WTR:26}}
# next cycle: clock -                 2027 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:11, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:21, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:43, tCCD_S_WTR:25}}
# next cycle: clock -                 2028 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:10, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:20, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:42, tCCD_S_WTR:24}}
# next cycle: clock -                 2029 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:9, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:19, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:41, tCCD_S_WTR:23}}
# next cycle: clock -                 2030 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:8, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:18, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:40, tCCD_S_WTR:22}}
# next cycle: clock -                 2031 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:7, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:17, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:39, tCCD_S_WTR:21}}
# next cycle: clock -                 2032 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:6, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:16, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:38, tCCD_S_WTR:20}}
# next cycle: clock -                 2033 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:5, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:15, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:37, tCCD_S_WTR:19}}
# next cycle: clock -                 2034 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:4, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:14, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:36, tCCD_S_WTR:18}}
# next cycle: clock -                 2035 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:3, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:13, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:35, tCCD_S_WTR:17}}
# next cycle: clock -                 2036 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:2, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:12, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:34, tCCD_S_WTR:16}}
# next cycle: clock -                 2037 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:1, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:11, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:33, tCCD_S_WTR:15}}
# next cycle: clock -                 2038 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:10, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:32, tCCD_S_WTR:14}}
# next cycle: clock -                 2039 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:9, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:31, tCCD_S_WTR:13}}
# next cycle: clock -                 2040 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:8, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:30, tCCD_S_WTR:12}}
# next cycle: clock -                 2041 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:7, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:29, tCCD_S_WTR:11}}
# next cycle: clock -                 2042 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:6, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:28, tCCD_S_WTR:10}}
# next cycle: clock -                 2043 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:5, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:27, tCCD_S_WTR:9}}
# next cycle: clock -                 2044 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:4, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:26, tCCD_S_WTR:8}}
# next cycle: clock -                 2045 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:3, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:25, tCCD_S_WTR:7}}
# next cycle: clock -                 2046 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:2, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:24, tCCD_S_WTR:6}}
# next cycle: clock -                 2047 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:29, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:1, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:23, tCCD_S_WTR:5}}
# next cycle: clock -                 2048 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:28, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:22, tCCD_S_WTR:4}}
# next cycle: clock -                 2049 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:24, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:27, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:21, tCCD_S_WTR:3}}
# next cycle: clock -                 2050 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:23, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:26, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:20, tCCD_S_WTR:2}}
# next cycle: clock -                 2051 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:22, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:25, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:19, tCCD_S_WTR:1}}
# next cycle: clock -                 2052 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:21, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:24, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:18, tCCD_S_WTR:0}}
# next cycle: clock -                 2053 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:20, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:23, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:17, tCCD_S_WTR:0}}
# next cycle: clock -                 2054 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:19, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:22, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:16, tCCD_S_WTR:0}}
# next cycle: clock -                 2055 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:18, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:21, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:15, tCCD_S_WTR:0}}
# next cycle: clock -                 2056 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:17, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:20, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:14, tCCD_S_WTR:0}}
# next cycle: clock -                 2057 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:16, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:19, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:13, tCCD_S_WTR:0}}
# next cycle: clock -                 2058 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:15, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:18, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:12, tCCD_S_WTR:0}}
# next cycle: clock -                 2059 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:14, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:17, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:11, tCCD_S_WTR:0}}
# next cycle: clock -                 2060 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:13, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:16, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:10, tCCD_S_WTR:0}}
# next cycle: clock -                 2061 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:12, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:15, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:9, tCCD_S_WTR:0}}
# next cycle: clock -                 2062 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:11, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:14, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:8, tCCD_S_WTR:0}}
# next cycle: clock -                 2063 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:10, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:13, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:7, tCCD_S_WTR:0}}
# next cycle: clock -                 2064 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:9, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:12, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:6, tCCD_S_WTR:0}}
# next cycle: clock -                 2065 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:8, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:11, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:5, tCCD_S_WTR:0}}
# next cycle: clock -                 2066 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:7, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:10, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:4, tCCD_S_WTR:0}}
# next cycle: clock -                 2067 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:6, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:9, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:3, tCCD_S_WTR:0}}
# next cycle: clock -                 2068 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:5, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:8, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:2, tCCD_S_WTR:0}}
# next cycle: clock -                 2069 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:4, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:7, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:1, tCCD_S_WTR:0}}
# next cycle: clock -                 2070 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:3, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:6, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2071 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:2, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:5, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2072 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:1, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:4, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2073 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:3, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2074 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:2, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2075 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:1, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2076 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2077 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2078 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2079 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2080 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2081 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2082 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2083 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2084 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2085 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2086 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2087 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2088 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2089 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2090 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2091 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2092 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2093 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2094 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2095 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2096 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2097 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2098 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2099 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2100 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2101 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2102 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2103 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2104 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2105 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2106 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2107 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2108 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2109 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2110 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2111 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2112 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2113 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2114 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2115 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2116 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2117 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2118 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2119 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2120 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2121 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2122 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2123 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:17, tCCD_L:11, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2124 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:16, tCCD_L:10, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2125 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:15, tCCD_L:9, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2126 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:14, tCCD_L:8, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2127 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:13, tCCD_L:7, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2128 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:12, tCCD_L:6, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2129 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:11, tCCD_L:5, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2130 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:10, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2131 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:9, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2132 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:8, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2133 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:7, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2134 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2135 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2136 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2137 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2138 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2139 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2140 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2141 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2142 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2143 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2144 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2145 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2146 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2147 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2148 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2149 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2150 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2151 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2152 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2153 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2154 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2155 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2156 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2157 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2158 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2159 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2160 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2161 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2162 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2163 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2164 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:15, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2165 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:14, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2166 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:13, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2167 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:12, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2168 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:11, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2169 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:10, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2170 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:9, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2171 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2172 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2173 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2174 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2175 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2176 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2177 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2178 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2179 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2180 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2181 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2182 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2183 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2184 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2185 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2186 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2187 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2188 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2189 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2190 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2191 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2192 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2193 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2194 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2195 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2196 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2197 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2198 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2199 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2200 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2201 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2202 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2203 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2204 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2205 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2206 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2207 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2208 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2209 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2210 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2211 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# Break key hit
# Break at N:/MSD/nandini/MSD-final-Project/definitions1.sv line 217
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading work.declarations1(fast)
# Loading work.declarations0(fast)
# Loading work.definitions0(fast)
# Loading work.definitions1(fast)
# Loading work.memory_scheduler(fast)
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] declarations0::oper' from type 'bit[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /definitions1 File: N:/MSD/nandini/MSD-final-Project/definitions1.sv Line: 41
run
# address 000000000, mapped add '{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}
# [0] Pushed request: Core 0 {0 0 0 0 0 0 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 0
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    1 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00007f4bf, mapped add '{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}
# [1] Pushed request: Core 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    2 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00008193a, mapped add '{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}
# [2] Pushed request: Core 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 2
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT0 NULL in_progress d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    3 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0000c2db5, mapped add '{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}
# [3] Pushed request: Core 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 3
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT0 NULL in_progress d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    4 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000104230, mapped add '{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}
# [4] Pushed request: Core 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 4
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {115 76 12 8 0 0 0 0 39 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    5 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0001486af, mapped add '{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}
# [5] Pushed request: Core 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 5
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {114 75 11 7 0 0 0 0 38 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    6 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000190b2a, mapped add '{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}
# [6] Pushed request: Core 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 6
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {113 74 10 6 0 0 0 0 37 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    7 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0001e0fa5, mapped add '{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}
# [7] Pushed request: Core 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 7
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {112 73 9 5 0 0 0 0 36 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    8 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000210020, mapped add '{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}
# [8] Pushed request: Core 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 8
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {111 72 8 4 0 0 0 0 35 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    9 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00024849f, mapped add '{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}
# [9] Pushed request: Core 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 9
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {110 71 7 3 0 0 0 0 34 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   10 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00028491a, mapped add '{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}
# [10] Pushed request: Core 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 10
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {109 70 6 2 0 0 0 0 33 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   11 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0002c2d95, mapped add '{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}
# [11] Pushed request: Core 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 11
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {108 69 5 1 0 0 0 0 32 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   12 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000301210, mapped add '{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}
# [12] Pushed request: Core 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 12
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {107 68 4 0 0 0 0 0 31 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   13 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00034068f, mapped add '{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}
# [13] Pushed request: Core 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 13
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {106 67 3 0 0 0 0 0 30 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   14 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000381b0a, mapped add '{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}
# [14] Pushed request: Core 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 14
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {105 66 2 0 0 0 0 0 29 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   15 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0003c2f85, mapped add '{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}
# [15] Pushed request: Core 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 15
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {104 65 1 0 0 0 0 0 28 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   16 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   17 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   18 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   19 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   20 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   21 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   22 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   23 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   24 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   25 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   26 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   27 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   28 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   29 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   30 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   31 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   32 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   33 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   34 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   35 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   36 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   37 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   38 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   39 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   40 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   41 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   42 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   43 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   44 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   45 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   46 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   47 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:17, tCCD_L:11, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   48 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:16, tCCD_L:10, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   49 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:15, tCCD_L:9, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   50 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:14, tCCD_L:8, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   51 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:13, tCCD_L:7, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   52 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:12, tCCD_L:6, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   53 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:11, tCCD_L:5, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   54 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:10, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   55 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:9, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   56 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:8, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   57 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:7, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   58 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   59 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   60 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   61 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   62 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   63 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   64 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   65 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   66 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   67 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   68 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   69 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   70 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   71 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   72 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   73 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   74 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   75 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   76 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   77 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   78 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   79 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   80 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   81 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   82 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   83 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   84 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   85 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   86 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   87 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   88 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:15, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   89 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:14, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   90 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:13, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   91 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:12, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   92 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:11, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   93 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:10, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   94 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:9, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   95 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000404000, mapped add '{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}
# [95] Pushed request: Core 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 95
# Queue Element 0: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   96 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   97 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   98 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   99 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  100 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  101 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  102 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  103 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  104 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  105 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  106 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  107 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  108 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  109 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  110 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  111 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  112 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  113 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  114 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  115 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  116 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  117 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  118 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  119 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  120 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  121 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  122 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  123 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  124 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  125 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  126 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  127 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  128 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  129 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  130 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  131 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  132 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  133 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  134 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  135 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  136 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  137 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  138 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  139 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  140 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  141 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:37, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:47, tCCD_S_WR:7, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:69, tCCD_S_WTR:51}}
# next cycle: clock -                  142 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:36, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:46, tCCD_S_WR:6, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:68, tCCD_S_WTR:50}}
# next cycle: clock -                  143 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:35, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:45, tCCD_S_WR:5, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:67, tCCD_S_WTR:49}}
# next cycle: clock -                  144 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:34, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:44, tCCD_S_WR:4, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:66, tCCD_S_WTR:48}}
# next cycle: clock -                  145 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:33, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:43, tCCD_S_WR:3, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:65, tCCD_S_WTR:47}}
# next cycle: clock -                  146 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:32, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:42, tCCD_S_WR:2, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:64, tCCD_S_WTR:46}}
# next cycle: clock -                  147 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:31, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:41, tCCD_S_WR:1, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:63, tCCD_S_WTR:45}}
# next cycle: clock -                  148 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:30, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:40, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:62, tCCD_S_WTR:44}}
# next cycle: clock -                  149 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:29, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:39, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:61, tCCD_S_WTR:43}}
# next cycle: clock -                  150 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:28, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:38, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:60, tCCD_S_WTR:42}}
# next cycle: clock -                  151 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:27, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:37, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:59, tCCD_S_WTR:41}}
# next cycle: clock -                  152 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:26, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:36, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:58, tCCD_S_WTR:40}}
# next cycle: clock -                  153 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:25, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:35, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:57, tCCD_S_WTR:39}}
# next cycle: clock -                  154 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:24, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:34, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:56, tCCD_S_WTR:38}}
# next cycle: clock -                  155 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:23, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:33, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:55, tCCD_S_WTR:37}}
# next cycle: clock -                  156 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:22, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:32, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:54, tCCD_S_WTR:36}}
# next cycle: clock -                  157 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:21, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:31, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:53, tCCD_S_WTR:35}}
# next cycle: clock -                  158 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:20, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:30, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:52, tCCD_S_WTR:34}}
# next cycle: clock -                  159 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:19, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:29, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:51, tCCD_S_WTR:33}}
# next cycle: clock -                  160 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:18, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:28, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:50, tCCD_S_WTR:32}}
# next cycle: clock -                  161 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:17, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:27, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:49, tCCD_S_WTR:31}}
# next cycle: clock -                  162 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:16, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:26, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:48, tCCD_S_WTR:30}}
# next cycle: clock -                  163 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:15, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:25, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:47, tCCD_S_WTR:29}}
# next cycle: clock -                  164 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:14, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:24, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:46, tCCD_S_WTR:28}}
# next cycle: clock -                  165 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:13, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:23, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:45, tCCD_S_WTR:27}}
# next cycle: clock -                  166 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:12, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:22, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:44, tCCD_S_WTR:26}}
# next cycle: clock -                  167 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:11, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:21, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:43, tCCD_S_WTR:25}}
# next cycle: clock -                  168 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:10, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:20, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:42, tCCD_S_WTR:24}}
# next cycle: clock -                  169 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:9, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:19, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:41, tCCD_S_WTR:23}}
# next cycle: clock -                  170 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:8, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:18, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:40, tCCD_S_WTR:22}}
# next cycle: clock -                  171 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:7, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:17, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:39, tCCD_S_WTR:21}}
# next cycle: clock -                  172 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:6, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:16, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:38, tCCD_S_WTR:20}}
# next cycle: clock -                  173 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:5, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:15, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:37, tCCD_S_WTR:19}}
# next cycle: clock -                  174 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:4, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:14, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:36, tCCD_S_WTR:18}}
# next cycle: clock -                  175 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:3, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:13, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:35, tCCD_S_WTR:17}}
# next cycle: clock -                  176 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:2, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:12, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:34, tCCD_S_WTR:16}}
# next cycle: clock -                  177 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:1, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:11, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:33, tCCD_S_WTR:15}}
# next cycle: clock -                  178 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:10, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:32, tCCD_S_WTR:14}}
# next cycle: clock -                  179 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:9, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:31, tCCD_S_WTR:13}}
# next cycle: clock -                  180 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:8, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:30, tCCD_S_WTR:12}}
# next cycle: clock -                  181 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:7, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:29, tCCD_S_WTR:11}}
# next cycle: clock -                  182 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:6, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:28, tCCD_S_WTR:10}}
# next cycle: clock -                  183 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:5, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:27, tCCD_S_WTR:9}}
# next cycle: clock -                  184 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:4, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:26, tCCD_S_WTR:8}}
# next cycle: clock -                  185 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:3, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:25, tCCD_S_WTR:7}}
# next cycle: clock -                  186 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:2, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:24, tCCD_S_WTR:6}}
# next cycle: clock -                  187 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:29, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:1, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:23, tCCD_S_WTR:5}}
# next cycle: clock -                  188 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:28, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:22, tCCD_S_WTR:4}}
# next cycle: clock -                  189 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:24, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:27, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:21, tCCD_S_WTR:3}}
# next cycle: clock -                  190 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:23, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:26, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:20, tCCD_S_WTR:2}}
# next cycle: clock -                  191 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:22, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:25, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:19, tCCD_S_WTR:1}}
# next cycle: clock -                  192 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:21, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:24, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:18, tCCD_S_WTR:0}}
# next cycle: clock -                  193 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:20, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:23, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:17, tCCD_S_WTR:0}}
# next cycle: clock -                  194 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:19, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:22, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:16, tCCD_S_WTR:0}}
# next cycle: clock -                  195 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:18, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:21, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:15, tCCD_S_WTR:0}}
# next cycle: clock -                  196 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:17, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:20, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:14, tCCD_S_WTR:0}}
# next cycle: clock -                  197 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:16, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:19, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:13, tCCD_S_WTR:0}}
# next cycle: clock -                  198 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:15, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:18, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:12, tCCD_S_WTR:0}}
# next cycle: clock -                  199 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:14, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:17, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:11, tCCD_S_WTR:0}}
# next cycle: clock -                  200 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:13, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:16, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:10, tCCD_S_WTR:0}}
# next cycle: clock -                  201 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:12, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:15, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:9, tCCD_S_WTR:0}}
# next cycle: clock -                  202 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:11, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:14, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:8, tCCD_S_WTR:0}}
# next cycle: clock -                  203 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:10, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:13, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:7, tCCD_S_WTR:0}}
# next cycle: clock -                  204 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:9, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:12, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:6, tCCD_S_WTR:0}}
# next cycle: clock -                  205 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:8, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:11, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:5, tCCD_S_WTR:0}}
# next cycle: clock -                  206 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:7, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:10, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:4, tCCD_S_WTR:0}}
# next cycle: clock -                  207 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:6, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:9, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:3, tCCD_S_WTR:0}}
# next cycle: clock -                  208 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:5, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:8, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:2, tCCD_S_WTR:0}}
# next cycle: clock -                  209 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:4, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:7, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:1, tCCD_S_WTR:0}}
# next cycle: clock -                  210 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:3, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:6, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  211 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:2, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:5, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  212 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:1, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:4, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  213 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:3, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  214 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:2, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  215 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:1, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  216 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  217 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0004484bf, mapped add '{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}
# [217] Pushed request: Core 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 217
# Queue Element 0: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  218 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  219 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  220 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  221 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  222 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  223 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  224 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  225 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  226 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  227 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  228 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  229 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  230 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  231 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  232 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  233 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  234 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  235 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  236 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  237 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  238 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  239 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  240 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  241 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  242 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  243 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  244 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  245 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  246 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  247 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  248 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  249 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  250 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  251 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  252 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  253 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  254 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  255 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  256 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  257 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  258 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  259 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  260 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  261 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  262 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  263 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:17, tCCD_L:11, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  264 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:16, tCCD_L:10, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  265 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:15, tCCD_L:9, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  266 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:14, tCCD_L:8, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  267 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:13, tCCD_L:7, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  268 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:12, tCCD_L:6, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  269 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:11, tCCD_L:5, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  270 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:10, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  271 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:9, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  272 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:8, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  273 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:7, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  274 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  275 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  276 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  277 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  278 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  279 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  280 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  281 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  282 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  283 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  284 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  285 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  286 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  287 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  288 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  289 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  290 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  291 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  292 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  293 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  294 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  295 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  296 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  297 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  298 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  299 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  300 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  301 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  302 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  303 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  304 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:15, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  305 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:14, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  306 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:13, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  307 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:12, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  308 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:11, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  309 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:10, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  310 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:9, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  311 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00049093a, mapped add '{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}
# [311] Pushed request: Core 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 311
# Queue Element 0: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  312 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  313 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  314 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  315 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  316 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  317 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  318 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  319 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  320 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  321 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  322 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  323 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  324 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  325 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  326 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  327 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  328 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  329 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  330 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  331 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  332 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  333 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  334 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  335 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  336 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  337 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  338 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  339 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  340 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  341 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  342 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  343 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  344 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  345 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  346 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  347 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  348 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  349 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  350 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  351 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  352 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  353 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  354 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  355 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  356 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  357 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:17, tCCD_L:11, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  358 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:16, tCCD_L:10, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  359 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:15, tCCD_L:9, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  360 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:14, tCCD_L:8, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  361 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:13, tCCD_L:7, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  362 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:12, tCCD_L:6, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  363 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:11, tCCD_L:5, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  364 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:10, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  365 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:9, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  366 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:8, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  367 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:7, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  368 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  369 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  370 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  371 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  372 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  373 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  374 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  375 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  376 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  377 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  378 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  379 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  380 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  381 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  382 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  383 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  384 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  385 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  386 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  387 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  388 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  389 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  390 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  391 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  392 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  393 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  394 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  395 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  396 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  397 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  398 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:15, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  399 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:14, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  400 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:13, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  401 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:12, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  402 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:11, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  403 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:10, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  404 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:9, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  405 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0004e0db5, mapped add '{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}
# [405] Pushed request: Core 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 405
# Queue Element 0: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  406 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  407 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  408 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  409 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  410 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  411 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  412 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  413 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  414 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  415 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  416 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  417 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  418 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  419 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  420 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  421 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  422 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  423 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  424 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  425 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  426 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  427 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  428 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  429 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:94, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  430 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:93, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  431 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:92, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  432 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:91, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  433 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:90, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  434 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:89, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  435 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:88, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  436 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:87, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  437 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:86, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  438 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:85, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  439 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:84, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  440 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:83, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  441 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:82, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  442 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:81, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  443 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:80, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  444 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:79, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  445 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:78, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  446 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:77, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  447 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:76, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  448 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:75, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  449 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:74, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  450 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:73, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  451 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:72, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:37, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:47, tCCD_S_WR:7, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:69, tCCD_S_WTR:51}}
# next cycle: clock -                  452 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:71, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:36, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:46, tCCD_S_WR:6, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:68, tCCD_S_WTR:50}}
# next cycle: clock -                  453 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:70, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:35, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:45, tCCD_S_WR:5, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:67, tCCD_S_WTR:49}}
# next cycle: clock -                  454 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:69, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:34, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:44, tCCD_S_WR:4, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:66, tCCD_S_WTR:48}}
# next cycle: clock -                  455 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:68, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:33, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:43, tCCD_S_WR:3, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:65, tCCD_S_WTR:47}}
# next cycle: clock -                  456 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:67, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:32, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:42, tCCD_S_WR:2, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:64, tCCD_S_WTR:46}}
# next cycle: clock -                  457 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:66, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:31, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:41, tCCD_S_WR:1, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:63, tCCD_S_WTR:45}}
# next cycle: clock -                  458 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:65, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:30, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:40, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:62, tCCD_S_WTR:44}}
# next cycle: clock -                  459 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:64, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:29, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:39, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:61, tCCD_S_WTR:43}}
# next cycle: clock -                  460 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:63, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:28, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:38, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:60, tCCD_S_WTR:42}}
# next cycle: clock -                  461 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:62, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:27, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:37, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:59, tCCD_S_WTR:41}}
# next cycle: clock -                  462 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:61, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:26, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:36, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:58, tCCD_S_WTR:40}}
# next cycle: clock -                  463 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:60, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:25, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:35, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:57, tCCD_S_WTR:39}}
# next cycle: clock -                  464 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:59, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:24, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:34, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:56, tCCD_S_WTR:38}}
# next cycle: clock -                  465 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:58, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:23, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:33, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:55, tCCD_S_WTR:37}}
# next cycle: clock -                  466 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:57, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:22, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:32, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:54, tCCD_S_WTR:36}}
# next cycle: clock -                  467 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:56, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:21, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:31, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:53, tCCD_S_WTR:35}}
# next cycle: clock -                  468 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:55, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:20, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:30, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:52, tCCD_S_WTR:34}}
# next cycle: clock -                  469 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:54, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:19, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:29, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:51, tCCD_S_WTR:33}}
# next cycle: clock -                  470 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:53, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:18, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:28, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:50, tCCD_S_WTR:32}}
# next cycle: clock -                  471 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:52, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:17, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:27, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:49, tCCD_S_WTR:31}}
# next cycle: clock -                  472 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:51, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:16, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:26, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:48, tCCD_S_WTR:30}}
# next cycle: clock -                  473 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:50, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:15, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:25, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:47, tCCD_S_WTR:29}}
# next cycle: clock -                  474 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:49, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:14, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:24, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:46, tCCD_S_WTR:28}}
# next cycle: clock -                  475 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:48, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:13, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:23, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:45, tCCD_S_WTR:27}}
# next cycle: clock -                  476 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:47, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:12, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:22, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:44, tCCD_S_WTR:26}}
# next cycle: clock -                  477 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:46, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:11, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:21, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:43, tCCD_S_WTR:25}}
# next cycle: clock -                  478 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:45, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:10, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:20, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:42, tCCD_S_WTR:24}}
# next cycle: clock -                  479 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:44, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:9, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:19, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:41, tCCD_S_WTR:23}}
# next cycle: clock -                  480 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:43, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:8, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:18, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:40, tCCD_S_WTR:22}}
# next cycle: clock -                  481 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:42, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:7, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:17, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:39, tCCD_S_WTR:21}}
# next cycle: clock -                  482 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:41, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:6, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:16, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:38, tCCD_S_WTR:20}}
# next cycle: clock -                  483 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:40, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:5, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:15, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:37, tCCD_S_WTR:19}}
# next cycle: clock -                  484 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:4, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:14, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:36, tCCD_S_WTR:18}}
# next cycle: clock -                  485 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:3, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:13, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:35, tCCD_S_WTR:17}}
# next cycle: clock -                  486 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:2, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:12, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:34, tCCD_S_WTR:16}}
# next cycle: clock -                  487 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:1, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:11, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:33, tCCD_S_WTR:15}}
# next cycle: clock -                  488 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:10, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:32, tCCD_S_WTR:14}}
# next cycle: clock -                  489 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:9, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:31, tCCD_S_WTR:13}}
# next cycle: clock -                  490 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:8, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:30, tCCD_S_WTR:12}}
# next cycle: clock -                  491 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:7, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:29, tCCD_S_WTR:11}}
# next cycle: clock -                  492 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:6, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:28, tCCD_S_WTR:10}}
# next cycle: clock -                  493 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:5, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:27, tCCD_S_WTR:9}}
# next cycle: clock -                  494 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:4, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:26, tCCD_S_WTR:8}}
# next cycle: clock -                  495 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:3, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:25, tCCD_S_WTR:7}}
# next cycle: clock -                  496 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:2, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:24, tCCD_S_WTR:6}}
# next cycle: clock -                  497 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:29, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:1, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:23, tCCD_S_WTR:5}}
# next cycle: clock -                  498 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:28, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:22, tCCD_S_WTR:4}}
# next cycle: clock -                  499 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:24, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:27, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:21, tCCD_S_WTR:3}}
# next cycle: clock -                  500 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:23, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:26, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:20, tCCD_S_WTR:2}}
# next cycle: clock -                  501 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:22, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:25, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:19, tCCD_S_WTR:1}}
# next cycle: clock -                  502 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:21, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:24, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:18, tCCD_S_WTR:0}}
# next cycle: clock -                  503 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:20, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:23, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:17, tCCD_S_WTR:0}}
# next cycle: clock -                  504 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:19, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:22, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:16, tCCD_S_WTR:0}}
# next cycle: clock -                  505 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:18, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:21, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:15, tCCD_S_WTR:0}}
# next cycle: clock -                  506 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:17, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:20, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:14, tCCD_S_WTR:0}}
# next cycle: clock -                  507 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:16, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:19, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:13, tCCD_S_WTR:0}}
# next cycle: clock -                  508 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:15, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:18, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:12, tCCD_S_WTR:0}}
# next cycle: clock -                  509 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:14, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:17, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:11, tCCD_S_WTR:0}}
# next cycle: clock -                  510 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:13, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:16, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:10, tCCD_S_WTR:0}}
# next cycle: clock -                  511 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:12, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:15, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:9, tCCD_S_WTR:0}}
# next cycle: clock -                  512 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:11, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:14, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:8, tCCD_S_WTR:0}}
# next cycle: clock -                  513 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:10, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:13, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:7, tCCD_S_WTR:0}}
# next cycle: clock -                  514 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:9, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:12, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:6, tCCD_S_WTR:0}}
# next cycle: clock -                  515 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:8, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:11, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:5, tCCD_S_WTR:0}}
# next cycle: clock -                  516 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:7, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:10, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:4, tCCD_S_WTR:0}}
# next cycle: clock -                  517 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:6, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:9, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:3, tCCD_S_WTR:0}}
# next cycle: clock -                  518 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:5, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:8, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:2, tCCD_S_WTR:0}}
# next cycle: clock -                  519 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:4, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:7, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:1, tCCD_S_WTR:0}}
# next cycle: clock -                  520 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:3, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:6, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  521 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:2, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:5, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  522 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:1, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:4, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  523 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:3, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  524 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:2, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  525 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:1, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  526 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  527 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000510230, mapped add '{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}
# [527] Pushed request: Core 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 527
# Queue Element 0: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  528 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  529 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  530 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  531 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:114, tRAS:75, tRRD_L:11, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  532 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:113, tRAS:74, tRRD_L:10, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  533 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:112, tRAS:73, tRRD_L:9, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  534 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:111, tRAS:72, tRRD_L:8, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  535 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:110, tRAS:71, tRRD_L:7, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  536 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:109, tRAS:70, tRRD_L:6, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  537 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:108, tRAS:69, tRRD_L:5, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  538 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:107, tRAS:68, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  539 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:106, tRAS:67, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  540 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:105, tRAS:66, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  541 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:104, tRAS:65, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  542 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:103, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  543 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:102, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  544 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:101, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  545 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:100, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  546 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:99, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  547 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:98, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  548 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:97, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  549 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:96, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  550 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:95, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# Break key hit
# Break at N:/MSD/nandini/MSD-final-Project/definitions1.sv line 217
quit -sim
# End time: 23:47:29 on Dec 02,2023, Elapsed time: 0:01:29
# Errors: 0, Warnings: 2
# Compile of declarations0.sv was successful.
# Compile of definitions0.sv was successful.
# Compile of memory_scheduler.sv was successful with warnings.
# Compile of test.sv was successful.
# Compile of declarations1.sv was successful.
# Compile of definitions1.sv was successful with warnings.
# 6 compiles, 0 failed with no errors.
vsim -c -do "run -all" +in_file=trace.txt +out_file=dram.txt +debug=1 memory_scheduler
# vsim -c -do "run -all" "+in_file=trace.txt" "+out_file=dram.txt" "+debug=1" memory_scheduler 
# Start time: 23:48:23 on Dec 02,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(69): (vopt-2240) Treating stand-alone use of function 'read_from_file' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.declarations1(fast)
# Loading work.declarations0(fast)
# Loading work.definitions0(fast)
# Loading work.definitions1(fast)
# Loading work.memory_scheduler(fast)
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] declarations0::oper' from type 'bit[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /definitions1 File: N:/MSD/nandini/MSD-final-Project/definitions1.sv Line: 41
# run -all
# address 000000000, mapped add '{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}
# [0] Pushed request: Core 0 {0 0 0 0 0 0 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 0
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    1 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00007f4bf, mapped add '{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}
# [1] Pushed request: Core 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    2 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00008193a, mapped add '{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}
# [2] Pushed request: Core 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 2
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT0 NULL in_progress d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    3 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0000c2db5, mapped add '{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}
# [3] Pushed request: Core 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 3
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT0 NULL in_progress d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    4 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000104230, mapped add '{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}
# [4] Pushed request: Core 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 4
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {228 152 22 14 0 0 0 0 76 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    5 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0001486af, mapped add '{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}
# [5] Pushed request: Core 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 5
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {227 151 21 13 0 0 0 0 75 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    6 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000190b2a, mapped add '{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}
# [6] Pushed request: Core 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 6
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {226 150 20 12 0 0 0 0 74 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    7 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0001e0fa5, mapped add '{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}
# [7] Pushed request: Core 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 7
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {225 149 19 11 0 0 0 0 73 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    8 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000210020, mapped add '{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}
# [8] Pushed request: Core 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 8
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {224 148 18 10 0 0 0 0 72 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    9 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00024849f, mapped add '{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}
# [9] Pushed request: Core 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 9
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {223 147 17 9 0 0 0 0 71 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   10 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00028491a, mapped add '{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}
# [10] Pushed request: Core 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 10
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {222 146 16 8 0 0 0 0 70 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   11 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0002c2d95, mapped add '{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}
# [11] Pushed request: Core 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 11
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {221 145 15 7 0 0 0 0 69 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   12 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000301210, mapped add '{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}
# [12] Pushed request: Core 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 12
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {220 144 14 6 0 0 0 0 68 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   13 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00034068f, mapped add '{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}
# [13] Pushed request: Core 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 13
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {219 143 13 5 0 0 0 0 67 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   14 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000381b0a, mapped add '{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}
# [14] Pushed request: Core 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 14
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {218 142 12 4 0 0 0 0 66 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   15 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0003c2f85, mapped add '{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}
# [15] Pushed request: Core 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 15
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {217 141 11 3 0 0 0 0 65 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   16 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   17 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   18 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   19 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   20 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   21 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   22 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   23 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   24 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   25 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   26 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   27 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   28 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   29 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   30 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   31 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   32 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   33 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   34 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   35 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   36 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   37 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   38 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   39 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   40 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   41 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   42 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   43 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   44 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   45 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   46 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   47 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   48 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   49 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   50 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   51 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   52 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   53 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   54 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   55 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   56 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   57 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   58 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   59 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   60 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   61 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   62 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   63 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   64 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   65 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   66 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   67 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   68 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   69 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   70 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   71 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   72 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   73 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   74 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   75 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   76 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   77 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   78 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   79 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   80 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   81 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   82 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   83 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:79, tRCD:0, tWR:0, tRTP:35, tCCD_L:21, tCCD_S:13, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:29, tCCD_S_RTW:29, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   84 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:78, tRCD:0, tWR:0, tRTP:34, tCCD_L:20, tCCD_S:12, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:28, tCCD_S_RTW:28, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   85 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:77, tRCD:0, tWR:0, tRTP:33, tCCD_L:19, tCCD_S:11, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:27, tCCD_S_RTW:27, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   86 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:76, tRCD:0, tWR:0, tRTP:32, tCCD_L:18, tCCD_S:10, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:26, tCCD_S_RTW:26, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   87 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:75, tRCD:0, tWR:0, tRTP:31, tCCD_L:17, tCCD_S:9, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:25, tCCD_S_RTW:25, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   88 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:74, tRCD:0, tWR:0, tRTP:30, tCCD_L:16, tCCD_S:8, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:24, tCCD_S_RTW:24, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   89 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:73, tRCD:0, tWR:0, tRTP:29, tCCD_L:15, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:23, tCCD_S_RTW:23, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   90 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:72, tRCD:0, tWR:0, tRTP:28, tCCD_L:14, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:22, tCCD_S_RTW:22, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   91 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:71, tRCD:0, tWR:0, tRTP:27, tCCD_L:13, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:21, tCCD_S_RTW:21, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   92 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:70, tRCD:0, tWR:0, tRTP:26, tCCD_L:12, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:20, tCCD_S_RTW:20, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   93 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:69, tRCD:0, tWR:0, tRTP:25, tCCD_L:11, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:19, tCCD_S_RTW:19, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   94 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:68, tRCD:0, tWR:0, tRTP:24, tCCD_L:10, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:18, tCCD_S_RTW:18, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   95 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:67, tRCD:0, tWR:0, tRTP:23, tCCD_L:9, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:17, tCCD_S_RTW:17, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   96 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:66, tRCD:0, tWR:0, tRTP:22, tCCD_L:8, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:16, tCCD_S_RTW:16, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   97 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:65, tRCD:0, tWR:0, tRTP:21, tCCD_L:7, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   98 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:64, tRCD:0, tWR:0, tRTP:20, tCCD_L:6, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   99 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:63, tRCD:0, tWR:0, tRTP:19, tCCD_L:5, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  100 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:62, tRCD:0, tWR:0, tRTP:18, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  101 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:61, tRCD:0, tWR:0, tRTP:17, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  102 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:60, tRCD:0, tWR:0, tRTP:16, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  103 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:59, tRCD:0, tWR:0, tRTP:15, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  104 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:58, tRCD:0, tWR:0, tRTP:14, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  105 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:57, tRCD:0, tWR:0, tRTP:13, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  106 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:56, tRCD:0, tWR:0, tRTP:12, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  107 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:55, tRCD:0, tWR:0, tRTP:11, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  108 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:54, tRCD:0, tWR:0, tRTP:10, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  109 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:53, tRCD:0, tWR:0, tRTP:9, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  110 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:52, tRCD:0, tWR:0, tRTP:8, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  111 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:51, tRCD:0, tWR:0, tRTP:7, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  112 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:50, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  113 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:49, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  114 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:48, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  115 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:47, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  116 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:46, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  117 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:115, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:45, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  118 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:114, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:44, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  119 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:113, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:75, tRFC:0, tCWD:0, tCL:43, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  120 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:112, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:74, tRFC:0, tCWD:0, tCL:42, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  121 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:111, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:73, tRFC:0, tCWD:0, tCL:41, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  122 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:110, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:72, tRFC:0, tCWD:0, tCL:40, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  123 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:109, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:71, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  124 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:108, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:70, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  125 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:107, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:69, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  126 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:106, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:68, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  127 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:105, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:67, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  128 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:104, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:66, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  129 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:103, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:65, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  130 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:102, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:64, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  131 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:101, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:63, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  132 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:100, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:62, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  133 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:99, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:61, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  134 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:98, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:60, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  135 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:97, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:59, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  136 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:96, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:58, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  137 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:95, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:57, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  138 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:94, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:56, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  139 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:93, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:55, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  140 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:92, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:54, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  141 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:91, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:53, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  142 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:90, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:52, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  143 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:89, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:51, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  144 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:88, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:50, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  145 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:87, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:49, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  146 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:86, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:48, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  147 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:85, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:47, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  148 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:84, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:46, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  149 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:83, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:45, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  150 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:82, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:44, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  151 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:81, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:43, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  152 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:80, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:42, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  153 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:79, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:41, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  154 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:78, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:40, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  155 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:77, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:39, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  156 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:76, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  157 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:75, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  158 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:74, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  159 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:73, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  160 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:72, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  161 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:71, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  162 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:70, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  163 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:69, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:15, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  164 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:68, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:14, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  165 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:67, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:13, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  166 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:66, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:12, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  167 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:65, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:11, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  168 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:64, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:10, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  169 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:63, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:9, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  170 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:62, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:8, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  171 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:61, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  172 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:60, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  173 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:59, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  174 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:58, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  175 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:57, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  176 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:56, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  177 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:55, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  178 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  179 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000404000, mapped add '{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}
# [179] Pushed request: Core 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 179
# Queue Element 0: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  180 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  181 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  182 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  183 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  184 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  185 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  186 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  187 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  188 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  189 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  190 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  191 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  192 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  193 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  194 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  195 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  196 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  197 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  198 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  199 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  200 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  201 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  202 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  203 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  204 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  205 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  206 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  207 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  208 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  209 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  210 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  211 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  212 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  213 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  214 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  215 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  216 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  217 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  218 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  219 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  220 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  221 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  222 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  223 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  224 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  225 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  226 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  227 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  228 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  229 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  230 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  231 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  232 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  233 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  234 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  235 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  236 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  237 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  238 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  239 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  240 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  241 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  242 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  243 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  244 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  245 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  246 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  247 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  248 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  249 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  250 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  251 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  252 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  253 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  254 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  255 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  256 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  257 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  258 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  259 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  260 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  261 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:75, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:93, tCCD_S_WR:13, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:137, tCCD_S_WTR:101}}
# next cycle: clock -                  262 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:74, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:92, tCCD_S_WR:12, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:136, tCCD_S_WTR:100}}
# next cycle: clock -                  263 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:73, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:91, tCCD_S_WR:11, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:135, tCCD_S_WTR:99}}
# next cycle: clock -                  264 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:72, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:90, tCCD_S_WR:10, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:134, tCCD_S_WTR:98}}
# next cycle: clock -                  265 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:71, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:89, tCCD_S_WR:9, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:133, tCCD_S_WTR:97}}
# next cycle: clock -                  266 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:70, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:88, tCCD_S_WR:8, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:132, tCCD_S_WTR:96}}
# next cycle: clock -                  267 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:69, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:87, tCCD_S_WR:7, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:131, tCCD_S_WTR:95}}
# next cycle: clock -                  268 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:68, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:86, tCCD_S_WR:6, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:130, tCCD_S_WTR:94}}
# next cycle: clock -                  269 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:67, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:85, tCCD_S_WR:5, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:129, tCCD_S_WTR:93}}
# next cycle: clock -                  270 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:66, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:84, tCCD_S_WR:4, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:128, tCCD_S_WTR:92}}
# next cycle: clock -                  271 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:65, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:83, tCCD_S_WR:3, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:127, tCCD_S_WTR:91}}
# next cycle: clock -                  272 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:64, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:82, tCCD_S_WR:2, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:126, tCCD_S_WTR:90}}
# next cycle: clock -                  273 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:63, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:81, tCCD_S_WR:1, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:125, tCCD_S_WTR:89}}
# next cycle: clock -                  274 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:62, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:80, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:124, tCCD_S_WTR:88}}
# next cycle: clock -                  275 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:61, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:79, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:123, tCCD_S_WTR:87}}
# next cycle: clock -                  276 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:60, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:78, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:122, tCCD_S_WTR:86}}
# next cycle: clock -                  277 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:59, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:77, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:121, tCCD_S_WTR:85}}
# next cycle: clock -                  278 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:58, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:76, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:120, tCCD_S_WTR:84}}
# next cycle: clock -                  279 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:57, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:75, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:119, tCCD_S_WTR:83}}
# next cycle: clock -                  280 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:56, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:74, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:118, tCCD_S_WTR:82}}
# next cycle: clock -                  281 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:55, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:73, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:117, tCCD_S_WTR:81}}
# next cycle: clock -                  282 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:54, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:72, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:116, tCCD_S_WTR:80}}
# next cycle: clock -                  283 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:53, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:71, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:115, tCCD_S_WTR:79}}
# next cycle: clock -                  284 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:52, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:70, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:114, tCCD_S_WTR:78}}
# next cycle: clock -                  285 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:51, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:69, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:113, tCCD_S_WTR:77}}
# next cycle: clock -                  286 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:50, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:68, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:112, tCCD_S_WTR:76}}
# next cycle: clock -                  287 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:49, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:67, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:111, tCCD_S_WTR:75}}
# next cycle: clock -                  288 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:48, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:66, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:110, tCCD_S_WTR:74}}
# next cycle: clock -                  289 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:47, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:65, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:109, tCCD_S_WTR:73}}
# next cycle: clock -                  290 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:46, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:64, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:108, tCCD_S_WTR:72}}
# next cycle: clock -                  291 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:45, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:63, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:107, tCCD_S_WTR:71}}
# next cycle: clock -                  292 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:44, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:62, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:106, tCCD_S_WTR:70}}
# next cycle: clock -                  293 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:43, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:61, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:105, tCCD_S_WTR:69}}
# next cycle: clock -                  294 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:42, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:60, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:104, tCCD_S_WTR:68}}
# next cycle: clock -                  295 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:115, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:41, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:59, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:103, tCCD_S_WTR:67}}
# next cycle: clock -                  296 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:114, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:40, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:58, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:102, tCCD_S_WTR:66}}
# next cycle: clock -                  297 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:113, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:39, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:57, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:101, tCCD_S_WTR:65}}
# next cycle: clock -                  298 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:112, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:38, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:56, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:100, tCCD_S_WTR:64}}
# next cycle: clock -                  299 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:111, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:37, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:55, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:99, tCCD_S_WTR:63}}
# next cycle: clock -                  300 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:110, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:36, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:54, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:98, tCCD_S_WTR:62}}
# next cycle: clock -                  301 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:109, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:35, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:53, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:97, tCCD_S_WTR:61}}
# next cycle: clock -                  302 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:108, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:34, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:52, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:96, tCCD_S_WTR:60}}
# next cycle: clock -                  303 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:107, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:33, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:51, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:95, tCCD_S_WTR:59}}
# next cycle: clock -                  304 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:106, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:32, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:50, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:94, tCCD_S_WTR:58}}
# next cycle: clock -                  305 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:105, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:31, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:49, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:93, tCCD_S_WTR:57}}
# next cycle: clock -                  306 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:104, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:30, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:48, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:92, tCCD_S_WTR:56}}
# next cycle: clock -                  307 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:103, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:29, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:47, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:91, tCCD_S_WTR:55}}
# next cycle: clock -                  308 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:102, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:28, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:46, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:90, tCCD_S_WTR:54}}
# next cycle: clock -                  309 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:101, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:27, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:45, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:89, tCCD_S_WTR:53}}
# next cycle: clock -                  310 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:100, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:26, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:44, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:88, tCCD_S_WTR:52}}
# next cycle: clock -                  311 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:99, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:25, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:43, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:87, tCCD_S_WTR:51}}
# next cycle: clock -                  312 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:98, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:24, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:42, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:86, tCCD_S_WTR:50}}
# next cycle: clock -                  313 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:97, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:23, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:41, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:85, tCCD_S_WTR:49}}
# next cycle: clock -                  314 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:96, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:22, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:40, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:84, tCCD_S_WTR:48}}
# next cycle: clock -                  315 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:95, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:21, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:39, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:83, tCCD_S_WTR:47}}
# next cycle: clock -                  316 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:94, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:20, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:38, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:82, tCCD_S_WTR:46}}
# next cycle: clock -                  317 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:93, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:19, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:37, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:81, tCCD_S_WTR:45}}
# next cycle: clock -                  318 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:92, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:18, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:36, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:80, tCCD_S_WTR:44}}
# next cycle: clock -                  319 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:91, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:17, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:35, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:79, tCCD_S_WTR:43}}
# next cycle: clock -                  320 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:90, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:16, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:34, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:78, tCCD_S_WTR:42}}
# next cycle: clock -                  321 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:89, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:15, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:33, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:77, tCCD_S_WTR:41}}
# next cycle: clock -                  322 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:88, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:14, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:32, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:76, tCCD_S_WTR:40}}
# next cycle: clock -                  323 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:87, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:13, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:31, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:75, tCCD_S_WTR:39}}
# next cycle: clock -                  324 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:86, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:12, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:30, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:74, tCCD_S_WTR:38}}
# next cycle: clock -                  325 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:85, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:11, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:29, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:73, tCCD_S_WTR:37}}
# next cycle: clock -                  326 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:84, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:10, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:28, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:72, tCCD_S_WTR:36}}
# next cycle: clock -                  327 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:83, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:9, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:27, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:71, tCCD_S_WTR:35}}
# next cycle: clock -                  328 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:82, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:8, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:26, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:70, tCCD_S_WTR:34}}
# next cycle: clock -                  329 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:81, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:7, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:25, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:69, tCCD_S_WTR:33}}
# next cycle: clock -                  330 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:80, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:6, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:24, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:68, tCCD_S_WTR:32}}
# next cycle: clock -                  331 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:79, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:5, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:23, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:67, tCCD_S_WTR:31}}
# next cycle: clock -                  332 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:78, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:4, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:22, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:66, tCCD_S_WTR:30}}
# next cycle: clock -                  333 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:77, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:3, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:21, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:65, tCCD_S_WTR:29}}
# next cycle: clock -                  334 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:76, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:2, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:20, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:64, tCCD_S_WTR:28}}
# next cycle: clock -                  335 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:75, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:1, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:19, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:63, tCCD_S_WTR:27}}
# next cycle: clock -                  336 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:74, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:18, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:62, tCCD_S_WTR:26}}
# next cycle: clock -                  337 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:73, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:17, tCCD_S_WR:0, tBURST:15, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:61, tCCD_S_WTR:25}}
# next cycle: clock -                  338 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:72, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:16, tCCD_S_WR:0, tBURST:14, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:60, tCCD_S_WTR:24}}
# next cycle: clock -                  339 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:71, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:15, tCCD_S_WR:0, tBURST:13, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:59, tCCD_S_WTR:23}}
# next cycle: clock -                  340 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:70, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:14, tCCD_S_WR:0, tBURST:12, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:58, tCCD_S_WTR:22}}
# next cycle: clock -                  341 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:69, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:13, tCCD_S_WR:0, tBURST:11, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:57, tCCD_S_WTR:21}}
# next cycle: clock -                  342 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:68, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:12, tCCD_S_WR:0, tBURST:10, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:56, tCCD_S_WTR:20}}
# next cycle: clock -                  343 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:67, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:11, tCCD_S_WR:0, tBURST:9, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:55, tCCD_S_WTR:19}}
# next cycle: clock -                  344 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:66, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:10, tCCD_S_WR:0, tBURST:8, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:54, tCCD_S_WTR:18}}
# next cycle: clock -                  345 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:65, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:9, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:53, tCCD_S_WTR:17}}
# next cycle: clock -                  346 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:64, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:8, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:52, tCCD_S_WTR:16}}
# next cycle: clock -                  347 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:63, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:7, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:51, tCCD_S_WTR:15}}
# next cycle: clock -                  348 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:62, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:6, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:50, tCCD_S_WTR:14}}
# next cycle: clock -                  349 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:61, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:5, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:49, tCCD_S_WTR:13}}
# next cycle: clock -                  350 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:60, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:4, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:48, tCCD_S_WTR:12}}
# next cycle: clock -                  351 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:59, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:3, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:47, tCCD_S_WTR:11}}
# next cycle: clock -                  352 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:58, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:2, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:46, tCCD_S_WTR:10}}
# next cycle: clock -                  353 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:57, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:59, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:1, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:45, tCCD_S_WTR:9}}
# next cycle: clock -                  354 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:56, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:58, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:44, tCCD_S_WTR:8}}
# next cycle: clock -                  355 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:55, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:57, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:43, tCCD_S_WTR:7}}
# next cycle: clock -                  356 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:56, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:42, tCCD_S_WTR:6}}
# next cycle: clock -                  357 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:53, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:55, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:41, tCCD_S_WTR:5}}
# next cycle: clock -                  358 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:52, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:54, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:40, tCCD_S_WTR:4}}
# next cycle: clock -                  359 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:51, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:53, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:39, tCCD_S_WTR:3}}
# next cycle: clock -                  360 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:50, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:52, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:38, tCCD_S_WTR:2}}
# next cycle: clock -                  361 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:49, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:51, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:37, tCCD_S_WTR:1}}
# next cycle: clock -                  362 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:48, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:50, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:36, tCCD_S_WTR:0}}
# next cycle: clock -                  363 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:47, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:49, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:35, tCCD_S_WTR:0}}
# next cycle: clock -                  364 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:46, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:48, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:34, tCCD_S_WTR:0}}
# next cycle: clock -                  365 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:45, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:47, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:33, tCCD_S_WTR:0}}
# next cycle: clock -                  366 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:44, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:46, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:32, tCCD_S_WTR:0}}
# next cycle: clock -                  367 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:43, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:45, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:31, tCCD_S_WTR:0}}
# next cycle: clock -                  368 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:42, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:44, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:30, tCCD_S_WTR:0}}
# next cycle: clock -                  369 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:41, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:43, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:29, tCCD_S_WTR:0}}
# next cycle: clock -                  370 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:40, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:42, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:28, tCCD_S_WTR:0}}
# next cycle: clock -                  371 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:41, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:27, tCCD_S_WTR:0}}
# next cycle: clock -                  372 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:40, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:26, tCCD_S_WTR:0}}
# next cycle: clock -                  373 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:39, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:25, tCCD_S_WTR:0}}
# next cycle: clock -                  374 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:38, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:24, tCCD_S_WTR:0}}
# next cycle: clock -                  375 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:37, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:23, tCCD_S_WTR:0}}
# next cycle: clock -                  376 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:36, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:22, tCCD_S_WTR:0}}
# next cycle: clock -                  377 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:35, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:21, tCCD_S_WTR:0}}
# next cycle: clock -                  378 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:34, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:20, tCCD_S_WTR:0}}
# next cycle: clock -                  379 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:33, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:19, tCCD_S_WTR:0}}
# next cycle: clock -                  380 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:32, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:18, tCCD_S_WTR:0}}
# next cycle: clock -                  381 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:31, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:17, tCCD_S_WTR:0}}
# next cycle: clock -                  382 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:30, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:16, tCCD_S_WTR:0}}
# next cycle: clock -                  383 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:29, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:15, tCCD_S_WTR:0}}
# next cycle: clock -                  384 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:28, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:14, tCCD_S_WTR:0}}
# next cycle: clock -                  385 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:27, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:13, tCCD_S_WTR:0}}
# next cycle: clock -                  386 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:24, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:26, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:12, tCCD_S_WTR:0}}
# next cycle: clock -                  387 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:23, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:25, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:11, tCCD_S_WTR:0}}
# next cycle: clock -                  388 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:22, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:24, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:10, tCCD_S_WTR:0}}
# next cycle: clock -                  389 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:21, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:23, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:9, tCCD_S_WTR:0}}
# next cycle: clock -                  390 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:20, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:22, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:8, tCCD_S_WTR:0}}
# next cycle: clock -                  391 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:19, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:21, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:7, tCCD_S_WTR:0}}
# next cycle: clock -                  392 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:18, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:20, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:6, tCCD_S_WTR:0}}
# next cycle: clock -                  393 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:17, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:19, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:5, tCCD_S_WTR:0}}
# next cycle: clock -                  394 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:16, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:18, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:4, tCCD_S_WTR:0}}
# next cycle: clock -                  395 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:15, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:17, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:3, tCCD_S_WTR:0}}
# next cycle: clock -                  396 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:14, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:16, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:2, tCCD_S_WTR:0}}
# next cycle: clock -                  397 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:13, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:15, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:1, tCCD_S_WTR:0}}
# next cycle: clock -                  398 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:12, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:14, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  399 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:11, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:13, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  400 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:10, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:12, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  401 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:9, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:11, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  402 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:8, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:10, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  403 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:7, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:9, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  404 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:6, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:8, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  405 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:5, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:7, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  406 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:4, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:6, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  407 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:3, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:5, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  408 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:2, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:4, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  409 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:1, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:3, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  410 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:2, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  411 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:1, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  412 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  413 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0004484bf, mapped add '{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}
# [413] Pushed request: Core 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 413
# Queue Element 0: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  414 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  415 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  416 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  417 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  418 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  419 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  420 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  421 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  422 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  423 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  424 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  425 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  426 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  427 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  428 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  429 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  430 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  431 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  432 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  433 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  434 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  435 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  436 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  437 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  438 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  439 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  440 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  441 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  442 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  443 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  444 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  445 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  446 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  447 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  448 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  449 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  450 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  451 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  452 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  453 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  454 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  455 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  456 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  457 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  458 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  459 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  460 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  461 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  462 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  463 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  464 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  465 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  466 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  467 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  468 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  469 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  470 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  471 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  472 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  473 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  474 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  475 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  476 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  477 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  478 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  479 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  480 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  481 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  482 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  483 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  484 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  485 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  486 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  487 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  488 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  489 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  490 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  491 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  492 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  493 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  494 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  495 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:79, tRCD:0, tWR:0, tRTP:35, tCCD_L:21, tCCD_S:13, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:29, tCCD_S_RTW:29, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  496 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:78, tRCD:0, tWR:0, tRTP:34, tCCD_L:20, tCCD_S:12, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:28, tCCD_S_RTW:28, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  497 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:77, tRCD:0, tWR:0, tRTP:33, tCCD_L:19, tCCD_S:11, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:27, tCCD_S_RTW:27, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  498 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:76, tRCD:0, tWR:0, tRTP:32, tCCD_L:18, tCCD_S:10, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:26, tCCD_S_RTW:26, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  499 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:75, tRCD:0, tWR:0, tRTP:31, tCCD_L:17, tCCD_S:9, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:25, tCCD_S_RTW:25, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  500 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:74, tRCD:0, tWR:0, tRTP:30, tCCD_L:16, tCCD_S:8, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:24, tCCD_S_RTW:24, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  501 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:73, tRCD:0, tWR:0, tRTP:29, tCCD_L:15, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:23, tCCD_S_RTW:23, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  502 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:72, tRCD:0, tWR:0, tRTP:28, tCCD_L:14, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:22, tCCD_S_RTW:22, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  503 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:71, tRCD:0, tWR:0, tRTP:27, tCCD_L:13, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:21, tCCD_S_RTW:21, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  504 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:70, tRCD:0, tWR:0, tRTP:26, tCCD_L:12, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:20, tCCD_S_RTW:20, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  505 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:69, tRCD:0, tWR:0, tRTP:25, tCCD_L:11, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:19, tCCD_S_RTW:19, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  506 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:68, tRCD:0, tWR:0, tRTP:24, tCCD_L:10, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:18, tCCD_S_RTW:18, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  507 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:67, tRCD:0, tWR:0, tRTP:23, tCCD_L:9, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:17, tCCD_S_RTW:17, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  508 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:66, tRCD:0, tWR:0, tRTP:22, tCCD_L:8, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:16, tCCD_S_RTW:16, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  509 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:65, tRCD:0, tWR:0, tRTP:21, tCCD_L:7, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  510 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:64, tRCD:0, tWR:0, tRTP:20, tCCD_L:6, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  511 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:63, tRCD:0, tWR:0, tRTP:19, tCCD_L:5, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  512 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:62, tRCD:0, tWR:0, tRTP:18, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  513 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:61, tRCD:0, tWR:0, tRTP:17, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  514 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:60, tRCD:0, tWR:0, tRTP:16, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  515 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:59, tRCD:0, tWR:0, tRTP:15, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  516 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:58, tRCD:0, tWR:0, tRTP:14, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  517 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:57, tRCD:0, tWR:0, tRTP:13, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  518 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:56, tRCD:0, tWR:0, tRTP:12, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  519 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:55, tRCD:0, tWR:0, tRTP:11, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  520 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:54, tRCD:0, tWR:0, tRTP:10, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  521 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:53, tRCD:0, tWR:0, tRTP:9, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  522 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:52, tRCD:0, tWR:0, tRTP:8, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  523 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:51, tRCD:0, tWR:0, tRTP:7, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  524 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:50, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  525 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:49, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  526 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:48, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  527 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:47, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  528 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:46, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  529 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:115, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:45, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  530 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:114, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:44, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  531 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:113, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:75, tRFC:0, tCWD:0, tCL:43, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  532 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:112, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:74, tRFC:0, tCWD:0, tCL:42, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  533 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:111, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:73, tRFC:0, tCWD:0, tCL:41, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  534 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:110, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:72, tRFC:0, tCWD:0, tCL:40, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  535 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:109, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:71, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  536 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:108, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:70, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  537 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:107, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:69, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  538 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:106, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:68, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  539 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:105, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:67, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  540 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:104, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:66, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  541 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:103, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:65, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  542 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:102, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:64, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  543 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:101, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:63, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  544 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:100, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:62, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  545 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:99, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:61, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  546 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:98, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:60, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  547 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:97, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:59, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  548 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:96, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:58, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  549 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:95, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:57, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  550 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:94, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:56, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  551 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:93, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:55, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  552 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:92, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:54, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  553 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:91, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:53, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  554 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:90, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:52, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  555 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:89, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:51, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  556 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:88, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:50, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  557 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:87, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:49, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  558 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:86, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:48, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  559 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:85, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:47, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  560 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:84, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:46, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  561 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:83, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:45, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  562 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:82, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:44, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  563 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:81, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:43, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  564 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:80, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:42, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  565 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:79, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:41, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  566 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:78, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:40, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  567 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:77, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:39, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  568 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:76, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  569 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:75, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  570 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:74, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  571 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:73, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  572 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:72, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  573 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:71, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  574 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:70, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  575 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:69, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:15, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  576 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:68, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:14, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  577 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:67, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:13, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  578 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:66, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:12, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  579 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:65, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:11, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  580 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:64, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:10, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  581 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:63, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:9, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  582 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:62, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:8, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  583 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:61, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  584 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:60, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  585 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:59, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  586 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:58, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  587 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:57, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  588 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:56, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  589 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:55, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  590 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  591 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00049093a, mapped add '{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}
# [591] Pushed request: Core 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 591
# Queue Element 0: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  592 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  593 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  594 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  595 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  596 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  597 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  598 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  599 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  600 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  601 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  602 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  603 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  604 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  605 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  606 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  607 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  608 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  609 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  610 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  611 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  612 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  613 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  614 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  615 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  616 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  617 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  618 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  619 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  620 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  621 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  622 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  623 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  624 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  625 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  626 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  627 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  628 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  629 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  630 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  631 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  632 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  633 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  634 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  635 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  636 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  637 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  638 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  639 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  640 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  641 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  642 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  643 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  644 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  645 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  646 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  647 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  648 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  649 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  650 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  651 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  652 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  653 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  654 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  655 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  656 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  657 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  658 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  659 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  660 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  661 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  662 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  663 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  664 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  665 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  666 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  667 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  668 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  669 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  670 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  671 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  672 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  673 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:79, tRCD:0, tWR:0, tRTP:35, tCCD_L:21, tCCD_S:13, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:29, tCCD_S_RTW:29, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  674 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:78, tRCD:0, tWR:0, tRTP:34, tCCD_L:20, tCCD_S:12, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:28, tCCD_S_RTW:28, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  675 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:77, tRCD:0, tWR:0, tRTP:33, tCCD_L:19, tCCD_S:11, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:27, tCCD_S_RTW:27, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  676 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:76, tRCD:0, tWR:0, tRTP:32, tCCD_L:18, tCCD_S:10, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:26, tCCD_S_RTW:26, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  677 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:75, tRCD:0, tWR:0, tRTP:31, tCCD_L:17, tCCD_S:9, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:25, tCCD_S_RTW:25, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  678 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:74, tRCD:0, tWR:0, tRTP:30, tCCD_L:16, tCCD_S:8, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:24, tCCD_S_RTW:24, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  679 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:73, tRCD:0, tWR:0, tRTP:29, tCCD_L:15, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:23, tCCD_S_RTW:23, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  680 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:72, tRCD:0, tWR:0, tRTP:28, tCCD_L:14, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:22, tCCD_S_RTW:22, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  681 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:71, tRCD:0, tWR:0, tRTP:27, tCCD_L:13, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:21, tCCD_S_RTW:21, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  682 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:70, tRCD:0, tWR:0, tRTP:26, tCCD_L:12, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:20, tCCD_S_RTW:20, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  683 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:69, tRCD:0, tWR:0, tRTP:25, tCCD_L:11, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:19, tCCD_S_RTW:19, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  684 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:68, tRCD:0, tWR:0, tRTP:24, tCCD_L:10, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:18, tCCD_S_RTW:18, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  685 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:67, tRCD:0, tWR:0, tRTP:23, tCCD_L:9, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:17, tCCD_S_RTW:17, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  686 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:66, tRCD:0, tWR:0, tRTP:22, tCCD_L:8, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:16, tCCD_S_RTW:16, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  687 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:65, tRCD:0, tWR:0, tRTP:21, tCCD_L:7, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  688 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:64, tRCD:0, tWR:0, tRTP:20, tCCD_L:6, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  689 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:63, tRCD:0, tWR:0, tRTP:19, tCCD_L:5, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  690 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:62, tRCD:0, tWR:0, tRTP:18, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  691 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:61, tRCD:0, tWR:0, tRTP:17, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  692 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:60, tRCD:0, tWR:0, tRTP:16, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  693 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:59, tRCD:0, tWR:0, tRTP:15, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  694 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:58, tRCD:0, tWR:0, tRTP:14, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  695 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:57, tRCD:0, tWR:0, tRTP:13, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  696 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:56, tRCD:0, tWR:0, tRTP:12, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  697 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:55, tRCD:0, tWR:0, tRTP:11, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  698 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:54, tRCD:0, tWR:0, tRTP:10, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  699 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:53, tRCD:0, tWR:0, tRTP:9, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  700 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:52, tRCD:0, tWR:0, tRTP:8, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  701 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:51, tRCD:0, tWR:0, tRTP:7, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  702 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:50, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  703 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:49, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  704 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:48, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  705 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:47, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  706 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:46, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  707 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:115, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:45, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  708 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:114, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:44, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  709 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:113, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:75, tRFC:0, tCWD:0, tCL:43, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  710 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:112, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:74, tRFC:0, tCWD:0, tCL:42, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  711 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:111, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:73, tRFC:0, tCWD:0, tCL:41, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  712 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:110, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:72, tRFC:0, tCWD:0, tCL:40, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  713 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:109, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:71, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  714 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:108, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:70, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  715 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:107, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:69, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  716 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:106, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:68, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  717 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:105, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:67, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  718 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:104, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:66, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  719 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:103, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:65, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  720 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:102, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:64, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  721 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:101, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:63, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  722 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:100, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:62, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  723 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:99, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:61, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  724 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:98, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:60, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  725 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:97, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:59, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  726 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:96, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:58, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  727 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:95, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:57, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  728 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:94, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:56, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  729 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:93, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:55, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  730 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:92, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:54, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  731 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:91, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:53, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  732 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:90, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:52, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  733 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:89, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:51, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  734 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:88, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:50, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  735 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:87, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:49, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  736 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:86, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:48, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  737 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:85, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:47, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  738 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:84, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:46, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  739 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:83, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:45, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  740 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:82, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:44, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  741 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:81, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:43, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  742 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:80, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:42, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  743 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:79, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:41, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  744 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:78, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:40, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  745 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:77, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:39, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  746 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:76, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  747 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:75, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  748 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:74, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  749 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:73, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  750 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:72, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  751 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:71, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  752 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:70, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  753 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:69, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:15, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  754 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:68, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:14, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  755 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:67, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:13, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  756 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:66, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:12, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  757 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:65, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:11, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  758 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:64, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:10, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  759 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:63, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:9, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  760 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:62, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:8, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  761 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:61, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  762 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:60, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  763 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:59, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  764 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:58, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  765 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:57, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  766 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:56, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  767 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:55, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  768 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  769 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0004e0db5, mapped add '{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}
# [769] Pushed request: Core 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 769
# Queue Element 0: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  770 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  771 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  772 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  773 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  774 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  775 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  776 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  777 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  778 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  779 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  780 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  781 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  782 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  783 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  784 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  785 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  786 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  787 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  788 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  789 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  790 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  791 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  792 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  793 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  794 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  795 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  796 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  797 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  798 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  799 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  800 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  801 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  802 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  803 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  804 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  805 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  806 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  807 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  808 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  809 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  810 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  811 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  812 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  813 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  814 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  815 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  816 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  817 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  818 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  819 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  820 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  821 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  822 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  823 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  824 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  825 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  826 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  827 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  828 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  829 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  830 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  831 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  832 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  833 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  834 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  835 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  836 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  837 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  838 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  839 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  840 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  841 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  842 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  843 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  844 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  845 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  846 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  847 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  848 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  849 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  850 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  851 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:75, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:93, tCCD_S_WR:13, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:137, tCCD_S_WTR:101}}
# next cycle: clock -                  852 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:74, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:92, tCCD_S_WR:12, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:136, tCCD_S_WTR:100}}
# next cycle: clock -                  853 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:73, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:91, tCCD_S_WR:11, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:135, tCCD_S_WTR:99}}
# next cycle: clock -                  854 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:72, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:90, tCCD_S_WR:10, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:134, tCCD_S_WTR:98}}
# next cycle: clock -                  855 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:71, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:89, tCCD_S_WR:9, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:133, tCCD_S_WTR:97}}
# next cycle: clock -                  856 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:70, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:88, tCCD_S_WR:8, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:132, tCCD_S_WTR:96}}
# next cycle: clock -                  857 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:69, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:87, tCCD_S_WR:7, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:131, tCCD_S_WTR:95}}
# next cycle: clock -                  858 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:68, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:86, tCCD_S_WR:6, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:130, tCCD_S_WTR:94}}
# next cycle: clock -                  859 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:67, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:85, tCCD_S_WR:5, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:129, tCCD_S_WTR:93}}
# next cycle: clock -                  860 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:66, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:84, tCCD_S_WR:4, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:128, tCCD_S_WTR:92}}
# next cycle: clock -                  861 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:65, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:83, tCCD_S_WR:3, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:127, tCCD_S_WTR:91}}
# next cycle: clock -                  862 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:64, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:82, tCCD_S_WR:2, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:126, tCCD_S_WTR:90}}
# next cycle: clock -                  863 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:63, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:81, tCCD_S_WR:1, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:125, tCCD_S_WTR:89}}
# next cycle: clock -                  864 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:62, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:80, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:124, tCCD_S_WTR:88}}
# next cycle: clock -                  865 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:61, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:79, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:123, tCCD_S_WTR:87}}
# next cycle: clock -                  866 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:60, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:78, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:122, tCCD_S_WTR:86}}
# next cycle: clock -                  867 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:59, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:77, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:121, tCCD_S_WTR:85}}
# next cycle: clock -                  868 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:58, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:76, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:120, tCCD_S_WTR:84}}
# next cycle: clock -                  869 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:57, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:75, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:119, tCCD_S_WTR:83}}
# next cycle: clock -                  870 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:56, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:74, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:118, tCCD_S_WTR:82}}
# next cycle: clock -                  871 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:55, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:73, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:117, tCCD_S_WTR:81}}
# next cycle: clock -                  872 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:54, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:72, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:116, tCCD_S_WTR:80}}
# next cycle: clock -                  873 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:53, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:71, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:115, tCCD_S_WTR:79}}
# next cycle: clock -                  874 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:52, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:70, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:114, tCCD_S_WTR:78}}
# next cycle: clock -                  875 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:51, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:69, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:113, tCCD_S_WTR:77}}
# next cycle: clock -                  876 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:50, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:68, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:112, tCCD_S_WTR:76}}
# next cycle: clock -                  877 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:49, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:67, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:111, tCCD_S_WTR:75}}
# next cycle: clock -                  878 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:48, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:66, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:110, tCCD_S_WTR:74}}
# next cycle: clock -                  879 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:47, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:65, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:109, tCCD_S_WTR:73}}
# next cycle: clock -                  880 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:46, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:64, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:108, tCCD_S_WTR:72}}
# next cycle: clock -                  881 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:45, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:63, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:107, tCCD_S_WTR:71}}
# next cycle: clock -                  882 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:44, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:62, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:106, tCCD_S_WTR:70}}
# next cycle: clock -                  883 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:43, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:61, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:105, tCCD_S_WTR:69}}
# next cycle: clock -                  884 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:42, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:60, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:104, tCCD_S_WTR:68}}
# next cycle: clock -                  885 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:115, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:41, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:59, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:103, tCCD_S_WTR:67}}
# next cycle: clock -                  886 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:114, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:40, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:58, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:102, tCCD_S_WTR:66}}
# next cycle: clock -                  887 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:113, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:39, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:57, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:101, tCCD_S_WTR:65}}
# next cycle: clock -                  888 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:112, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:38, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:56, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:100, tCCD_S_WTR:64}}
# next cycle: clock -                  889 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:111, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:37, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:55, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:99, tCCD_S_WTR:63}}
# next cycle: clock -                  890 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:110, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:36, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:54, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:98, tCCD_S_WTR:62}}
# next cycle: clock -                  891 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:109, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:35, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:53, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:97, tCCD_S_WTR:61}}
# next cycle: clock -                  892 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:108, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:34, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:52, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:96, tCCD_S_WTR:60}}
# next cycle: clock -                  893 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:107, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:33, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:51, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:95, tCCD_S_WTR:59}}
# next cycle: clock -                  894 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:106, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:32, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:50, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:94, tCCD_S_WTR:58}}
# next cycle: clock -                  895 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:105, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:31, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:49, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:93, tCCD_S_WTR:57}}
# next cycle: clock -                  896 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:104, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:30, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:48, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:92, tCCD_S_WTR:56}}
# next cycle: clock -                  897 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:103, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:29, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:47, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:91, tCCD_S_WTR:55}}
# next cycle: clock -                  898 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:102, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:28, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:46, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:90, tCCD_S_WTR:54}}
# next cycle: clock -                  899 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:101, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:27, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:45, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:89, tCCD_S_WTR:53}}
# next cycle: clock -                  900 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:100, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:26, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:44, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:88, tCCD_S_WTR:52}}
# next cycle: clock -                  901 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:99, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:25, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:43, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:87, tCCD_S_WTR:51}}
# next cycle: clock -                  902 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:98, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:24, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:42, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:86, tCCD_S_WTR:50}}
# next cycle: clock -                  903 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:97, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:23, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:41, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:85, tCCD_S_WTR:49}}
# next cycle: clock -                  904 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:96, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:22, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:40, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:84, tCCD_S_WTR:48}}
# next cycle: clock -                  905 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:95, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:21, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:39, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:83, tCCD_S_WTR:47}}
# next cycle: clock -                  906 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:94, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:20, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:38, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:82, tCCD_S_WTR:46}}
# next cycle: clock -                  907 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:93, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:19, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:37, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:81, tCCD_S_WTR:45}}
# next cycle: clock -                  908 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:92, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:18, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:36, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:80, tCCD_S_WTR:44}}
# next cycle: clock -                  909 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:91, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:17, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:35, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:79, tCCD_S_WTR:43}}
# next cycle: clock -                  910 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:90, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:16, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:34, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:78, tCCD_S_WTR:42}}
# next cycle: clock -                  911 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:89, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:15, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:33, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:77, tCCD_S_WTR:41}}
# next cycle: clock -                  912 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:88, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:14, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:32, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:76, tCCD_S_WTR:40}}
# next cycle: clock -                  913 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:87, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:13, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:31, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:75, tCCD_S_WTR:39}}
# next cycle: clock -                  914 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:86, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:12, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:30, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:74, tCCD_S_WTR:38}}
# next cycle: clock -                  915 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:85, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:11, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:29, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:73, tCCD_S_WTR:37}}
# next cycle: clock -                  916 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:84, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:10, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:28, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:72, tCCD_S_WTR:36}}
# next cycle: clock -                  917 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:83, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:9, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:27, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:71, tCCD_S_WTR:35}}
# next cycle: clock -                  918 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:82, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:8, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:26, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:70, tCCD_S_WTR:34}}
# next cycle: clock -                  919 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:81, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:7, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:25, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:69, tCCD_S_WTR:33}}
# next cycle: clock -                  920 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:80, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:6, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:24, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:68, tCCD_S_WTR:32}}
# next cycle: clock -                  921 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:79, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:5, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:23, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:67, tCCD_S_WTR:31}}
# next cycle: clock -                  922 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:78, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:4, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:22, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:66, tCCD_S_WTR:30}}
# next cycle: clock -                  923 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:77, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:3, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:21, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:65, tCCD_S_WTR:29}}
# next cycle: clock -                  924 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:76, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:2, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:20, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:64, tCCD_S_WTR:28}}
# next cycle: clock -                  925 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:75, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:1, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:19, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:63, tCCD_S_WTR:27}}
# next cycle: clock -                  926 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:74, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:18, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:62, tCCD_S_WTR:26}}
# next cycle: clock -                  927 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:73, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:17, tCCD_S_WR:0, tBURST:15, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:61, tCCD_S_WTR:25}}
# next cycle: clock -                  928 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:72, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:16, tCCD_S_WR:0, tBURST:14, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:60, tCCD_S_WTR:24}}
# next cycle: clock -                  929 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:71, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:15, tCCD_S_WR:0, tBURST:13, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:59, tCCD_S_WTR:23}}
# next cycle: clock -                  930 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:70, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:14, tCCD_S_WR:0, tBURST:12, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:58, tCCD_S_WTR:22}}
# next cycle: clock -                  931 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:69, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:13, tCCD_S_WR:0, tBURST:11, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:57, tCCD_S_WTR:21}}
# next cycle: clock -                  932 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:68, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:12, tCCD_S_WR:0, tBURST:10, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:56, tCCD_S_WTR:20}}
# next cycle: clock -                  933 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:67, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:11, tCCD_S_WR:0, tBURST:9, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:55, tCCD_S_WTR:19}}
# next cycle: clock -                  934 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:66, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:10, tCCD_S_WR:0, tBURST:8, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:54, tCCD_S_WTR:18}}
# next cycle: clock -                  935 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:65, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:9, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:53, tCCD_S_WTR:17}}
# next cycle: clock -                  936 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:64, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:8, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:52, tCCD_S_WTR:16}}
# next cycle: clock -                  937 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:63, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:7, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:51, tCCD_S_WTR:15}}
# next cycle: clock -                  938 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:62, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:6, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:50, tCCD_S_WTR:14}}
# next cycle: clock -                  939 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:61, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:5, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:49, tCCD_S_WTR:13}}
# next cycle: clock -                  940 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:60, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:4, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:48, tCCD_S_WTR:12}}
# next cycle: clock -                  941 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:59, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:3, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:47, tCCD_S_WTR:11}}
# next cycle: clock -                  942 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:58, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:2, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:46, tCCD_S_WTR:10}}
# next cycle: clock -                  943 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:57, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:59, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:1, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:45, tCCD_S_WTR:9}}
# next cycle: clock -                  944 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:56, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:58, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:44, tCCD_S_WTR:8}}
# next cycle: clock -                  945 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:55, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:57, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:43, tCCD_S_WTR:7}}
# next cycle: clock -                  946 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:56, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:42, tCCD_S_WTR:6}}
# next cycle: clock -                  947 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:53, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:55, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:41, tCCD_S_WTR:5}}
# next cycle: clock -                  948 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:52, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:54, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:40, tCCD_S_WTR:4}}
# next cycle: clock -                  949 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:51, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:53, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:39, tCCD_S_WTR:3}}
# next cycle: clock -                  950 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:50, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:52, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:38, tCCD_S_WTR:2}}
# next cycle: clock -                  951 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:49, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:51, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:37, tCCD_S_WTR:1}}
# next cycle: clock -                  952 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:48, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:50, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:36, tCCD_S_WTR:0}}
# next cycle: clock -                  953 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:47, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:49, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:35, tCCD_S_WTR:0}}
# next cycle: clock -                  954 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:46, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:48, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:34, tCCD_S_WTR:0}}
# next cycle: clock -                  955 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:45, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:47, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:33, tCCD_S_WTR:0}}
# next cycle: clock -                  956 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:44, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:46, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:32, tCCD_S_WTR:0}}
# next cycle: clock -                  957 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:43, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:45, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:31, tCCD_S_WTR:0}}
# next cycle: clock -                  958 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:42, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:44, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:30, tCCD_S_WTR:0}}
# next cycle: clock -                  959 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:41, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:43, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:29, tCCD_S_WTR:0}}
# next cycle: clock -                  960 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:40, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:42, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:28, tCCD_S_WTR:0}}
# next cycle: clock -                  961 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:41, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:27, tCCD_S_WTR:0}}
# next cycle: clock -                  962 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:40, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:26, tCCD_S_WTR:0}}
# next cycle: clock -                  963 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:39, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:25, tCCD_S_WTR:0}}
# next cycle: clock -                  964 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:38, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:24, tCCD_S_WTR:0}}
# next cycle: clock -                  965 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:37, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:23, tCCD_S_WTR:0}}
# next cycle: clock -                  966 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:36, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:22, tCCD_S_WTR:0}}
# next cycle: clock -                  967 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:35, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:21, tCCD_S_WTR:0}}
# next cycle: clock -                  968 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:34, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:20, tCCD_S_WTR:0}}
# next cycle: clock -                  969 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:33, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:19, tCCD_S_WTR:0}}
# next cycle: clock -                  970 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:32, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:18, tCCD_S_WTR:0}}
# next cycle: clock -                  971 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:31, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:17, tCCD_S_WTR:0}}
# next cycle: clock -                  972 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:30, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:16, tCCD_S_WTR:0}}
# next cycle: clock -                  973 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:29, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:15, tCCD_S_WTR:0}}
# next cycle: clock -                  974 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:28, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:14, tCCD_S_WTR:0}}
# next cycle: clock -                  975 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:27, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:13, tCCD_S_WTR:0}}
# next cycle: clock -                  976 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:24, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:26, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:12, tCCD_S_WTR:0}}
# next cycle: clock -                  977 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:23, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:25, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:11, tCCD_S_WTR:0}}
# next cycle: clock -                  978 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:22, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:24, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:10, tCCD_S_WTR:0}}
# next cycle: clock -                  979 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:21, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:23, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:9, tCCD_S_WTR:0}}
# next cycle: clock -                  980 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:20, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:22, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:8, tCCD_S_WTR:0}}
# next cycle: clock -                  981 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:19, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:21, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:7, tCCD_S_WTR:0}}
# next cycle: clock -                  982 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:18, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:20, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:6, tCCD_S_WTR:0}}
# next cycle: clock -                  983 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:17, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:19, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:5, tCCD_S_WTR:0}}
# next cycle: clock -                  984 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:16, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:18, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:4, tCCD_S_WTR:0}}
# next cycle: clock -                  985 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:15, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:17, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:3, tCCD_S_WTR:0}}
# next cycle: clock -                  986 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:14, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:16, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:2, tCCD_S_WTR:0}}
# next cycle: clock -                  987 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:13, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:15, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:1, tCCD_S_WTR:0}}
# next cycle: clock -                  988 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:12, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:14, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  989 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:11, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:13, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  990 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:10, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:12, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  991 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:9, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:11, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  992 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:8, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:10, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  993 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:7, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:9, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  994 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:6, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:8, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  995 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:5, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:7, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  996 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:4, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:6, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  997 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:3, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:5, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  998 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:2, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:4, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  999 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:1, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:3, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1000 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:2, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1001 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:1, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1002 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1003 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000510230, mapped add '{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}
# [1003] Pushed request: Core 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1003
# Queue Element 0: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                 1004 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1005 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1006 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1007 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1008 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1009 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1010 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1011 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1012 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1013 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1014 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1015 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1016 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1017 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1018 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1019 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1020 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1021 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1022 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1023 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1024 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1025 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1026 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1027 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1028 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1029 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1030 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1031 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1032 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1033 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1034 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1035 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1036 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1037 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1038 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1039 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1040 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1041 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1042 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1043 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1044 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1045 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1046 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1047 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1048 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1049 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1050 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1051 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1052 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1053 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1054 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1055 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1056 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1057 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1058 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1059 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1060 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1061 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1062 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1063 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1064 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1065 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1066 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1067 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1068 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1069 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1070 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1071 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1072 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1073 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1074 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1075 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1076 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1077 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1078 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1079 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1080 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1081 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1082 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1083 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1084 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1085 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:79, tRCD:0, tWR:0, tRTP:35, tCCD_L:21, tCCD_S:13, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:29, tCCD_S_RTW:29, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1086 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:78, tRCD:0, tWR:0, tRTP:34, tCCD_L:20, tCCD_S:12, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:28, tCCD_S_RTW:28, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1087 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:77, tRCD:0, tWR:0, tRTP:33, tCCD_L:19, tCCD_S:11, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:27, tCCD_S_RTW:27, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1088 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:76, tRCD:0, tWR:0, tRTP:32, tCCD_L:18, tCCD_S:10, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:26, tCCD_S_RTW:26, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1089 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:75, tRCD:0, tWR:0, tRTP:31, tCCD_L:17, tCCD_S:9, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:25, tCCD_S_RTW:25, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1090 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:74, tRCD:0, tWR:0, tRTP:30, tCCD_L:16, tCCD_S:8, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:24, tCCD_S_RTW:24, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1091 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:73, tRCD:0, tWR:0, tRTP:29, tCCD_L:15, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:23, tCCD_S_RTW:23, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1092 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:72, tRCD:0, tWR:0, tRTP:28, tCCD_L:14, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:22, tCCD_S_RTW:22, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1093 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:71, tRCD:0, tWR:0, tRTP:27, tCCD_L:13, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:21, tCCD_S_RTW:21, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1094 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:70, tRCD:0, tWR:0, tRTP:26, tCCD_L:12, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:20, tCCD_S_RTW:20, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1095 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:69, tRCD:0, tWR:0, tRTP:25, tCCD_L:11, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:19, tCCD_S_RTW:19, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1096 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:68, tRCD:0, tWR:0, tRTP:24, tCCD_L:10, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:18, tCCD_S_RTW:18, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1097 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:67, tRCD:0, tWR:0, tRTP:23, tCCD_L:9, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:17, tCCD_S_RTW:17, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1098 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:66, tRCD:0, tWR:0, tRTP:22, tCCD_L:8, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:16, tCCD_S_RTW:16, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1099 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:65, tRCD:0, tWR:0, tRTP:21, tCCD_L:7, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1100 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:64, tRCD:0, tWR:0, tRTP:20, tCCD_L:6, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1101 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:63, tRCD:0, tWR:0, tRTP:19, tCCD_L:5, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1102 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:62, tRCD:0, tWR:0, tRTP:18, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1103 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:61, tRCD:0, tWR:0, tRTP:17, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1104 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:60, tRCD:0, tWR:0, tRTP:16, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1105 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:59, tRCD:0, tWR:0, tRTP:15, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1106 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:58, tRCD:0, tWR:0, tRTP:14, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1107 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:57, tRCD:0, tWR:0, tRTP:13, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1108 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:56, tRCD:0, tWR:0, tRTP:12, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1109 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:55, tRCD:0, tWR:0, tRTP:11, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1110 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:54, tRCD:0, tWR:0, tRTP:10, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1111 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:53, tRCD:0, tWR:0, tRTP:9, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1112 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:52, tRCD:0, tWR:0, tRTP:8, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1113 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:51, tRCD:0, tWR:0, tRTP:7, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1114 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:50, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1115 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:49, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1116 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:48, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1117 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:47, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1118 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:46, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1119 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:115, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:45, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1120 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:114, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:44, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1121 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:113, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:75, tRFC:0, tCWD:0, tCL:43, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1122 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:112, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:74, tRFC:0, tCWD:0, tCL:42, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1123 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:111, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:73, tRFC:0, tCWD:0, tCL:41, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1124 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:110, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:72, tRFC:0, tCWD:0, tCL:40, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1125 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:109, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:71, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1126 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:108, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:70, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1127 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:107, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:69, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1128 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:106, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:68, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1129 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:105, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:67, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1130 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:104, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:66, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1131 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:103, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:65, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1132 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:102, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:64, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1133 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:101, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:63, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1134 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:100, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:62, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1135 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:99, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:61, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1136 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:98, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:60, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1137 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:97, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:59, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1138 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:96, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:58, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1139 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:95, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:57, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1140 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:94, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:56, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1141 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:93, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:55, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1142 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:92, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:54, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1143 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:91, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:53, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1144 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:90, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:52, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1145 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:89, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:51, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1146 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:88, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:50, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1147 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:87, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:49, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1148 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:86, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:48, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1149 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:85, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:47, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1150 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:84, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:46, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1151 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:83, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:45, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1152 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:82, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:44, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1153 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:81, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:43, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1154 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:80, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:42, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1155 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:79, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:41, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1156 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:78, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:40, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1157 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:77, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:39, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1158 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:76, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1159 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:75, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1160 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:74, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1161 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:73, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1162 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:72, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1163 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:71, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1164 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:70, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1165 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:69, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:15, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1166 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:68, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:14, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1167 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:67, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:13, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1168 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:66, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:12, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1169 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:65, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:11, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1170 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:64, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:10, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1171 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:63, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:9, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1172 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:62, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:8, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1173 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:61, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1174 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:60, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1175 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:59, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1176 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:58, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1177 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:57, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1178 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:56, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1179 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:55, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1180 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1181 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0005486af, mapped add '{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}
# [1181] Pushed request: Core 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1181
# Queue Element 0: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                 1182 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1183 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1184 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1185 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1186 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1187 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1188 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1189 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1190 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1191 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1192 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1193 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1194 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1195 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1196 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1197 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1198 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1199 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1200 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1201 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1202 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1203 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1204 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1205 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1206 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1207 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1208 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1209 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1210 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1211 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1212 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1213 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1214 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1215 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1216 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1217 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1218 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1219 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1220 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1221 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1222 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1223 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1224 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1225 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1226 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1227 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1228 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1229 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1230 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1231 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1232 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1233 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1234 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1235 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1236 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1237 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1238 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1239 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1240 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1241 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1242 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1243 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1244 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1245 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1246 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1247 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1248 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1249 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1250 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1251 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1252 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1253 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1254 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1255 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1256 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1257 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1258 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1259 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1260 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1261 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1262 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1263 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:79, tRCD:0, tWR:0, tRTP:35, tCCD_L:21, tCCD_S:13, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:29, tCCD_S_RTW:29, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1264 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:78, tRCD:0, tWR:0, tRTP:34, tCCD_L:20, tCCD_S:12, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:28, tCCD_S_RTW:28, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1265 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:77, tRCD:0, tWR:0, tRTP:33, tCCD_L:19, tCCD_S:11, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:27, tCCD_S_RTW:27, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1266 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:76, tRCD:0, tWR:0, tRTP:32, tCCD_L:18, tCCD_S:10, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:26, tCCD_S_RTW:26, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1267 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:75, tRCD:0, tWR:0, tRTP:31, tCCD_L:17, tCCD_S:9, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:25, tCCD_S_RTW:25, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1268 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:74, tRCD:0, tWR:0, tRTP:30, tCCD_L:16, tCCD_S:8, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:24, tCCD_S_RTW:24, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1269 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:73, tRCD:0, tWR:0, tRTP:29, tCCD_L:15, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:23, tCCD_S_RTW:23, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1270 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:72, tRCD:0, tWR:0, tRTP:28, tCCD_L:14, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:22, tCCD_S_RTW:22, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1271 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:71, tRCD:0, tWR:0, tRTP:27, tCCD_L:13, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:21, tCCD_S_RTW:21, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1272 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:70, tRCD:0, tWR:0, tRTP:26, tCCD_L:12, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:20, tCCD_S_RTW:20, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1273 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:69, tRCD:0, tWR:0, tRTP:25, tCCD_L:11, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:19, tCCD_S_RTW:19, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1274 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:68, tRCD:0, tWR:0, tRTP:24, tCCD_L:10, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:18, tCCD_S_RTW:18, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1275 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:67, tRCD:0, tWR:0, tRTP:23, tCCD_L:9, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:17, tCCD_S_RTW:17, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1276 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:66, tRCD:0, tWR:0, tRTP:22, tCCD_L:8, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:16, tCCD_S_RTW:16, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1277 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:65, tRCD:0, tWR:0, tRTP:21, tCCD_L:7, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1278 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:64, tRCD:0, tWR:0, tRTP:20, tCCD_L:6, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1279 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:63, tRCD:0, tWR:0, tRTP:19, tCCD_L:5, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1280 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:62, tRCD:0, tWR:0, tRTP:18, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1281 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:61, tRCD:0, tWR:0, tRTP:17, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1282 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:60, tRCD:0, tWR:0, tRTP:16, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1283 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:59, tRCD:0, tWR:0, tRTP:15, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1284 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:58, tRCD:0, tWR:0, tRTP:14, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1285 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:57, tRCD:0, tWR:0, tRTP:13, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1286 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:56, tRCD:0, tWR:0, tRTP:12, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1287 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:55, tRCD:0, tWR:0, tRTP:11, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1288 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:54, tRCD:0, tWR:0, tRTP:10, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1289 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:53, tRCD:0, tWR:0, tRTP:9, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1290 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:52, tRCD:0, tWR:0, tRTP:8, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1291 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:51, tRCD:0, tWR:0, tRTP:7, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1292 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:50, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1293 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:49, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1294 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:48, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1295 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:47, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1296 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:46, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1297 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:115, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:45, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1298 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:114, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:44, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1299 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:113, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:75, tRFC:0, tCWD:0, tCL:43, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1300 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:112, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:74, tRFC:0, tCWD:0, tCL:42, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1301 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:111, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:73, tRFC:0, tCWD:0, tCL:41, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1302 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:110, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:72, tRFC:0, tCWD:0, tCL:40, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1303 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:109, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:71, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1304 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:108, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:70, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1305 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:107, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:69, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1306 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:106, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:68, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1307 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:105, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:67, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1308 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:104, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:66, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1309 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:103, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:65, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1310 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:102, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:64, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1311 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:101, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:63, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1312 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:100, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:62, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1313 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:99, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:61, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1314 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:98, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:60, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1315 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:97, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:59, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1316 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:96, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:58, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1317 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:95, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:57, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1318 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:94, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:56, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1319 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:93, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:55, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1320 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:92, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:54, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1321 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:91, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:53, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1322 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:90, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:52, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1323 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:89, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:51, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1324 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:88, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:50, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1325 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:87, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:49, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1326 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:86, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:48, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1327 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:85, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:47, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1328 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:84, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:46, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1329 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:83, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:45, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1330 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:82, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:44, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1331 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:81, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:43, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1332 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:80, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:42, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1333 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:79, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:41, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1334 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:78, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:40, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1335 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:77, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:39, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1336 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:76, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1337 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:75, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1338 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:74, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1339 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:73, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1340 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:72, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1341 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:71, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1342 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:70, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1343 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:69, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:15, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1344 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:68, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:14, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1345 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:67, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:13, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1346 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:66, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:12, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1347 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:65, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:11, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1348 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:64, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:10, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1349 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:63, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:9, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1350 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:62, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:8, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1351 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:61, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1352 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:60, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1353 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:59, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1354 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:58, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1355 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:57, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1356 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:56, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1357 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:55, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1358 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1359 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000584b2a, mapped add '{row:22, col_high:4, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}
# [1359] Pushed request: Core 1 {22 4 2 6 0 10 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1359
# Queue Element 0: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 1 {22 4 2 6 0 10 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                 1360 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1361 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1362 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1363 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1364 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1365 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1366 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1367 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1368 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1369 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1370 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1371 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1372 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1373 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1374 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1375 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1376 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1377 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1378 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1379 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1380 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1381 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1382 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1383 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1384 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1385 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1386 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1387 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1388 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1389 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1390 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1391 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1392 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1393 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1394 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1395 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1396 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1397 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1398 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1399 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1400 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1401 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1402 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1403 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1404 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1405 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1406 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1407 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1408 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1409 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1410 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1411 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1412 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1413 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1414 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1415 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1416 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1417 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1418 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1419 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1420 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1421 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1422 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1423 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1424 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1425 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1426 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1427 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1428 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1429 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1430 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1431 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1432 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1433 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1434 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1435 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1436 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1437 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1438 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1439 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1440 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1441 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:75, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:93, tCCD_S_WR:13, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:137, tCCD_S_WTR:101}}
# next cycle: clock -                 1442 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:74, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:92, tCCD_S_WR:12, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:136, tCCD_S_WTR:100}}
# next cycle: clock -                 1443 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:73, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:91, tCCD_S_WR:11, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:135, tCCD_S_WTR:99}}
# next cycle: clock -                 1444 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:72, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:90, tCCD_S_WR:10, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:134, tCCD_S_WTR:98}}
# next cycle: clock -                 1445 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:71, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:89, tCCD_S_WR:9, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:133, tCCD_S_WTR:97}}
# next cycle: clock -                 1446 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:70, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:88, tCCD_S_WR:8, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:132, tCCD_S_WTR:96}}
# next cycle: clock -                 1447 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:69, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:87, tCCD_S_WR:7, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:131, tCCD_S_WTR:95}}
# next cycle: clock -                 1448 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:68, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:86, tCCD_S_WR:6, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:130, tCCD_S_WTR:94}}
# next cycle: clock -                 1449 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:67, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:85, tCCD_S_WR:5, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:129, tCCD_S_WTR:93}}
# next cycle: clock -                 1450 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:66, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:84, tCCD_S_WR:4, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:128, tCCD_S_WTR:92}}
# next cycle: clock -                 1451 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:65, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:83, tCCD_S_WR:3, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:127, tCCD_S_WTR:91}}
# next cycle: clock -                 1452 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:64, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:82, tCCD_S_WR:2, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:126, tCCD_S_WTR:90}}
# next cycle: clock -                 1453 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:63, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:81, tCCD_S_WR:1, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:125, tCCD_S_WTR:89}}
# next cycle: clock -                 1454 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:62, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:80, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:124, tCCD_S_WTR:88}}
# next cycle: clock -                 1455 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:61, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:79, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:123, tCCD_S_WTR:87}}
# next cycle: clock -                 1456 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:60, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:78, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:122, tCCD_S_WTR:86}}
# next cycle: clock -                 1457 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:59, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:77, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:121, tCCD_S_WTR:85}}
# next cycle: clock -                 1458 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:58, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:76, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:120, tCCD_S_WTR:84}}
# next cycle: clock -                 1459 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:57, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:75, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:119, tCCD_S_WTR:83}}
# next cycle: clock -                 1460 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:56, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:74, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:118, tCCD_S_WTR:82}}
# next cycle: clock -                 1461 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:55, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:73, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:117, tCCD_S_WTR:81}}
# next cycle: clock -                 1462 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:54, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:72, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:116, tCCD_S_WTR:80}}
# next cycle: clock -                 1463 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:53, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:71, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:115, tCCD_S_WTR:79}}
# next cycle: clock -                 1464 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:52, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:70, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:114, tCCD_S_WTR:78}}
# next cycle: clock -                 1465 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:51, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:69, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:113, tCCD_S_WTR:77}}
# next cycle: clock -                 1466 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:50, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:68, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:112, tCCD_S_WTR:76}}
# next cycle: clock -                 1467 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:49, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:67, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:111, tCCD_S_WTR:75}}
# next cycle: clock -                 1468 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:48, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:66, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:110, tCCD_S_WTR:74}}
# next cycle: clock -                 1469 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:47, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:65, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:109, tCCD_S_WTR:73}}
# next cycle: clock -                 1470 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:46, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:64, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:108, tCCD_S_WTR:72}}
# next cycle: clock -                 1471 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:45, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:63, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:107, tCCD_S_WTR:71}}
# next cycle: clock -                 1472 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:44, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:62, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:106, tCCD_S_WTR:70}}
# next cycle: clock -                 1473 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:43, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:61, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:105, tCCD_S_WTR:69}}
# next cycle: clock -                 1474 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:42, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:60, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:104, tCCD_S_WTR:68}}
# next cycle: clock -                 1475 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:115, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:41, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:59, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:103, tCCD_S_WTR:67}}
# next cycle: clock -                 1476 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:114, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:40, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:58, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:102, tCCD_S_WTR:66}}
# next cycle: clock -                 1477 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:113, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:39, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:57, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:101, tCCD_S_WTR:65}}
# next cycle: clock -                 1478 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:112, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:38, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:56, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:100, tCCD_S_WTR:64}}
# next cycle: clock -                 1479 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:111, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:37, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:55, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:99, tCCD_S_WTR:63}}
# next cycle: clock -                 1480 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:110, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:36, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:54, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:98, tCCD_S_WTR:62}}
# next cycle: clock -                 1481 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:109, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:35, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:53, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:97, tCCD_S_WTR:61}}
# next cycle: clock -                 1482 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:108, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:34, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:52, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:96, tCCD_S_WTR:60}}
# next cycle: clock -                 1483 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:107, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:33, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:51, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:95, tCCD_S_WTR:59}}
# next cycle: clock -                 1484 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:106, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:32, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:50, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:94, tCCD_S_WTR:58}}
# next cycle: clock -                 1485 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:105, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:31, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:49, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:93, tCCD_S_WTR:57}}
# next cycle: clock -                 1486 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:104, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:30, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:48, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:92, tCCD_S_WTR:56}}
# next cycle: clock -                 1487 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:103, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:29, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:47, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:91, tCCD_S_WTR:55}}
# next cycle: clock -                 1488 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:102, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:28, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:46, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:90, tCCD_S_WTR:54}}
# next cycle: clock -                 1489 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:101, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:27, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:45, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:89, tCCD_S_WTR:53}}
# next cycle: clock -                 1490 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:100, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:26, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:44, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:88, tCCD_S_WTR:52}}
# next cycle: clock -                 1491 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:99, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:25, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:43, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:87, tCCD_S_WTR:51}}
# next cycle: clock -                 1492 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:98, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:24, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:42, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:86, tCCD_S_WTR:50}}
# next cycle: clock -                 1493 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:97, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:23, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:41, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:85, tCCD_S_WTR:49}}
# next cycle: clock -                 1494 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:96, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:22, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:40, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:84, tCCD_S_WTR:48}}
# next cycle: clock -                 1495 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:95, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:21, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:39, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:83, tCCD_S_WTR:47}}
# next cycle: clock -                 1496 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:94, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:20, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:38, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:82, tCCD_S_WTR:46}}
# next cycle: clock -                 1497 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:93, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:19, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:37, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:81, tCCD_S_WTR:45}}
# next cycle: clock -                 1498 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:92, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:18, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:36, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:80, tCCD_S_WTR:44}}
# next cycle: clock -                 1499 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:91, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:17, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:35, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:79, tCCD_S_WTR:43}}
# next cycle: clock -                 1500 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:90, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:16, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:34, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:78, tCCD_S_WTR:42}}
# next cycle: clock -                 1501 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:89, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:15, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:33, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:77, tCCD_S_WTR:41}}
# next cycle: clock -                 1502 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:88, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:14, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:32, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:76, tCCD_S_WTR:40}}
# next cycle: clock -                 1503 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:87, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:13, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:31, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:75, tCCD_S_WTR:39}}
# next cycle: clock -                 1504 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:86, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:12, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:30, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:74, tCCD_S_WTR:38}}
# next cycle: clock -                 1505 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:85, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:11, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:29, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:73, tCCD_S_WTR:37}}
# next cycle: clock -                 1506 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:84, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:10, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:28, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:72, tCCD_S_WTR:36}}
# next cycle: clock -                 1507 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:83, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:9, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:27, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:71, tCCD_S_WTR:35}}
# next cycle: clock -                 1508 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:82, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:8, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:26, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:70, tCCD_S_WTR:34}}
# next cycle: clock -                 1509 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:81, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:7, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:25, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:69, tCCD_S_WTR:33}}
# next cycle: clock -                 1510 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:80, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:6, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:24, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:68, tCCD_S_WTR:32}}
# next cycle: clock -                 1511 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:79, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:5, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:23, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:67, tCCD_S_WTR:31}}
# next cycle: clock -                 1512 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:78, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:4, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:22, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:66, tCCD_S_WTR:30}}
# next cycle: clock -                 1513 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:77, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:3, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:21, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:65, tCCD_S_WTR:29}}
# next cycle: clock -                 1514 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:76, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:2, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:20, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:64, tCCD_S_WTR:28}}
# next cycle: clock -                 1515 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:75, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:1, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:19, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:63, tCCD_S_WTR:27}}
# next cycle: clock -                 1516 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:74, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:18, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:62, tCCD_S_WTR:26}}
# next cycle: clock -                 1517 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:73, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:17, tCCD_S_WR:0, tBURST:15, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:61, tCCD_S_WTR:25}}
# next cycle: clock -                 1518 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:72, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:16, tCCD_S_WR:0, tBURST:14, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:60, tCCD_S_WTR:24}}
# next cycle: clock -                 1519 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:71, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:15, tCCD_S_WR:0, tBURST:13, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:59, tCCD_S_WTR:23}}
# next cycle: clock -                 1520 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:70, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:14, tCCD_S_WR:0, tBURST:12, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:58, tCCD_S_WTR:22}}
# next cycle: clock -                 1521 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:69, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:13, tCCD_S_WR:0, tBURST:11, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:57, tCCD_S_WTR:21}}
# next cycle: clock -                 1522 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:68, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:12, tCCD_S_WR:0, tBURST:10, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:56, tCCD_S_WTR:20}}
# next cycle: clock -                 1523 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:67, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:11, tCCD_S_WR:0, tBURST:9, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:55, tCCD_S_WTR:19}}
# next cycle: clock -                 1524 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:66, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:10, tCCD_S_WR:0, tBURST:8, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:54, tCCD_S_WTR:18}}
# next cycle: clock -                 1525 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:65, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:9, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:53, tCCD_S_WTR:17}}
# next cycle: clock -                 1526 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:64, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:8, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:52, tCCD_S_WTR:16}}
# next cycle: clock -                 1527 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:63, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:7, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:51, tCCD_S_WTR:15}}
# next cycle: clock -                 1528 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:62, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:6, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:50, tCCD_S_WTR:14}}
# next cycle: clock -                 1529 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:61, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:5, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:49, tCCD_S_WTR:13}}
# next cycle: clock -                 1530 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:60, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:4, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:48, tCCD_S_WTR:12}}
# next cycle: clock -                 1531 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:59, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:3, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:47, tCCD_S_WTR:11}}
# next cycle: clock -                 1532 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:58, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:2, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:46, tCCD_S_WTR:10}}
# next cycle: clock -                 1533 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:57, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:59, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:1, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:45, tCCD_S_WTR:9}}
# next cycle: clock -                 1534 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:56, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:58, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:44, tCCD_S_WTR:8}}
# next cycle: clock -                 1535 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:55, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:57, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:43, tCCD_S_WTR:7}}
# next cycle: clock -                 1536 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:56, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:42, tCCD_S_WTR:6}}
# next cycle: clock -                 1537 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:53, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:55, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:41, tCCD_S_WTR:5}}
# next cycle: clock -                 1538 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:52, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:54, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:40, tCCD_S_WTR:4}}
# next cycle: clock -                 1539 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:51, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:53, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:39, tCCD_S_WTR:3}}
# next cycle: clock -                 1540 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:50, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:52, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:38, tCCD_S_WTR:2}}
# next cycle: clock -                 1541 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:49, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:51, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:37, tCCD_S_WTR:1}}
# next cycle: clock -                 1542 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:48, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:50, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:36, tCCD_S_WTR:0}}
# next cycle: clock -                 1543 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:47, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:49, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:35, tCCD_S_WTR:0}}
# next cycle: clock -                 1544 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:46, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:48, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:34, tCCD_S_WTR:0}}
# next cycle: clock -                 1545 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:45, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:47, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:33, tCCD_S_WTR:0}}
# next cycle: clock -                 1546 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:44, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:46, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:32, tCCD_S_WTR:0}}
# next cycle: clock -                 1547 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:43, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:45, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:31, tCCD_S_WTR:0}}
# next cycle: clock -                 1548 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:42, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:44, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:30, tCCD_S_WTR:0}}
# next cycle: clock -                 1549 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:41, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:43, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:29, tCCD_S_WTR:0}}
# next cycle: clock -                 1550 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:40, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:42, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:28, tCCD_S_WTR:0}}
# next cycle: clock -                 1551 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:41, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:27, tCCD_S_WTR:0}}
# next cycle: clock -                 1552 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:40, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:26, tCCD_S_WTR:0}}
# next cycle: clock -                 1553 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:39, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:25, tCCD_S_WTR:0}}
# next cycle: clock -                 1554 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:38, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:24, tCCD_S_WTR:0}}
# next cycle: clock -                 1555 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:37, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:23, tCCD_S_WTR:0}}
# next cycle: clock -                 1556 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:36, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:22, tCCD_S_WTR:0}}
# next cycle: clock -                 1557 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:35, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:21, tCCD_S_WTR:0}}
# next cycle: clock -                 1558 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:34, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:20, tCCD_S_WTR:0}}
# next cycle: clock -                 1559 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:33, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:19, tCCD_S_WTR:0}}
# next cycle: clock -                 1560 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:32, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:18, tCCD_S_WTR:0}}
# next cycle: clock -                 1561 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:31, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:17, tCCD_S_WTR:0}}
# next cycle: clock -                 1562 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:30, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:16, tCCD_S_WTR:0}}
# next cycle: clock -                 1563 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:29, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:15, tCCD_S_WTR:0}}
# next cycle: clock -                 1564 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:28, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:14, tCCD_S_WTR:0}}
# next cycle: clock -                 1565 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:27, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:13, tCCD_S_WTR:0}}
# next cycle: clock -                 1566 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:24, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:26, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:12, tCCD_S_WTR:0}}
# next cycle: clock -                 1567 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:23, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:25, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:11, tCCD_S_WTR:0}}
# next cycle: clock -                 1568 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:22, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:24, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:10, tCCD_S_WTR:0}}
# next cycle: clock -                 1569 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:21, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:23, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:9, tCCD_S_WTR:0}}
# next cycle: clock -                 1570 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:20, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:22, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:8, tCCD_S_WTR:0}}
# next cycle: clock -                 1571 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:19, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:21, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:7, tCCD_S_WTR:0}}
# next cycle: clock -                 1572 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:18, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:20, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:6, tCCD_S_WTR:0}}
# next cycle: clock -                 1573 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:17, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:19, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:5, tCCD_S_WTR:0}}
# next cycle: clock -                 1574 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:16, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:18, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:4, tCCD_S_WTR:0}}
# next cycle: clock -                 1575 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:15, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:17, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:3, tCCD_S_WTR:0}}
# next cycle: clock -                 1576 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:14, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:16, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:2, tCCD_S_WTR:0}}
# next cycle: clock -                 1577 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:13, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:15, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:1, tCCD_S_WTR:0}}
# next cycle: clock -                 1578 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:12, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:14, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1579 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:11, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:13, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1580 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:10, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:12, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1581 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:9, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:11, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1582 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:8, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:10, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1583 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:7, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:9, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1584 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:6, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:8, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1585 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:5, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:7, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1586 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:4, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:6, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1587 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:3, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:5, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1588 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:2, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:4, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1589 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:1, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:3, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1590 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:2, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1591 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:1, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1592 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1593 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 0005c2fa5, mapped add '{row:23, col_high:2, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}
# [1593] Pushed request: Core 2 {23 2 3 7 0 9 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1593
# Queue Element 0: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 1 {22 4 2 6 0 10 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 2 {23 2 3 7 0 9 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                 1594 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1595 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1596 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1597 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1598 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1599 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1600 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1601 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1602 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1603 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1604 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1605 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1606 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1607 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1608 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1609 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1610 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1611 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1612 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1613 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1614 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1615 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1616 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1617 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1618 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1619 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1620 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1621 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1622 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1623 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1624 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1625 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1626 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1627 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1628 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1629 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1630 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1631 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1632 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1633 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1634 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1635 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1636 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1637 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1638 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1639 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1640 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1641 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1642 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1643 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1644 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1645 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1646 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1647 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1648 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1649 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1650 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1651 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1652 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1653 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1654 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1655 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1656 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1657 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1658 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1659 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1660 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1661 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1662 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1663 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1664 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1665 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1666 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1667 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1668 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1669 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1670 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1671 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1672 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1673 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1674 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1675 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:79, tRCD:0, tWR:0, tRTP:35, tCCD_L:21, tCCD_S:13, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:29, tCCD_S_RTW:29, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1676 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:78, tRCD:0, tWR:0, tRTP:34, tCCD_L:20, tCCD_S:12, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:28, tCCD_S_RTW:28, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1677 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:77, tRCD:0, tWR:0, tRTP:33, tCCD_L:19, tCCD_S:11, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:27, tCCD_S_RTW:27, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1678 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:76, tRCD:0, tWR:0, tRTP:32, tCCD_L:18, tCCD_S:10, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:26, tCCD_S_RTW:26, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1679 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:75, tRCD:0, tWR:0, tRTP:31, tCCD_L:17, tCCD_S:9, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:25, tCCD_S_RTW:25, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1680 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:74, tRCD:0, tWR:0, tRTP:30, tCCD_L:16, tCCD_S:8, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:24, tCCD_S_RTW:24, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1681 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:73, tRCD:0, tWR:0, tRTP:29, tCCD_L:15, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:23, tCCD_S_RTW:23, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1682 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:72, tRCD:0, tWR:0, tRTP:28, tCCD_L:14, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:22, tCCD_S_RTW:22, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1683 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:71, tRCD:0, tWR:0, tRTP:27, tCCD_L:13, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:21, tCCD_S_RTW:21, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1684 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:70, tRCD:0, tWR:0, tRTP:26, tCCD_L:12, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:20, tCCD_S_RTW:20, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1685 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:69, tRCD:0, tWR:0, tRTP:25, tCCD_L:11, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:19, tCCD_S_RTW:19, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1686 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:68, tRCD:0, tWR:0, tRTP:24, tCCD_L:10, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:18, tCCD_S_RTW:18, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1687 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:67, tRCD:0, tWR:0, tRTP:23, tCCD_L:9, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:17, tCCD_S_RTW:17, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1688 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:66, tRCD:0, tWR:0, tRTP:22, tCCD_L:8, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:16, tCCD_S_RTW:16, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1689 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:65, tRCD:0, tWR:0, tRTP:21, tCCD_L:7, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1690 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:64, tRCD:0, tWR:0, tRTP:20, tCCD_L:6, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1691 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:63, tRCD:0, tWR:0, tRTP:19, tCCD_L:5, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1692 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:62, tRCD:0, tWR:0, tRTP:18, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1693 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:61, tRCD:0, tWR:0, tRTP:17, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1694 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:60, tRCD:0, tWR:0, tRTP:16, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1695 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:59, tRCD:0, tWR:0, tRTP:15, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1696 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:58, tRCD:0, tWR:0, tRTP:14, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1697 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:57, tRCD:0, tWR:0, tRTP:13, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1698 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:56, tRCD:0, tWR:0, tRTP:12, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1699 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:55, tRCD:0, tWR:0, tRTP:11, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1700 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:54, tRCD:0, tWR:0, tRTP:10, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1701 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:53, tRCD:0, tWR:0, tRTP:9, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1702 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:52, tRCD:0, tWR:0, tRTP:8, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1703 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:51, tRCD:0, tWR:0, tRTP:7, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1704 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:50, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1705 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:49, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1706 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:48, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1707 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:47, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1708 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:46, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1709 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:115, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:45, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1710 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:114, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:44, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1711 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:113, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:75, tRFC:0, tCWD:0, tCL:43, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1712 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:112, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:74, tRFC:0, tCWD:0, tCL:42, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1713 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:111, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:73, tRFC:0, tCWD:0, tCL:41, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1714 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:110, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:72, tRFC:0, tCWD:0, tCL:40, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1715 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:109, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:71, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1716 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:108, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:70, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1717 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:107, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:69, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1718 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:106, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:68, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1719 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:105, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:67, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1720 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:104, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:66, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1721 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:103, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:65, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1722 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:102, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:64, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1723 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:101, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:63, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1724 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:100, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:62, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1725 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:99, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:61, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1726 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:98, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:60, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1727 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:97, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:59, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1728 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:96, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:58, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1729 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:95, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:57, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1730 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:94, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:56, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1731 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:93, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:55, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1732 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:92, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:54, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1733 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:91, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:53, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1734 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:90, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:52, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1735 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:89, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:51, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1736 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:88, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:50, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1737 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:87, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:49, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1738 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:86, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:48, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1739 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:85, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:47, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1740 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:84, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:46, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1741 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:83, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:45, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1742 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:82, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:44, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1743 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:81, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:43, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1744 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:80, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:42, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1745 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:79, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:41, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1746 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:78, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:40, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1747 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:77, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:39, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1748 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:76, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1749 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:75, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1750 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:74, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1751 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:73, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1752 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:72, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1753 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:71, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1754 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:70, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1755 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:69, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:15, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1756 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:68, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:14, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1757 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:67, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:13, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1758 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:66, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:12, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1759 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:65, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:11, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1760 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:64, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:10, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1761 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:63, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:9, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1762 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:62, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:8, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1763 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:61, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1764 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:60, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1765 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:59, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1766 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:58, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1767 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:57, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1768 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:56, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1769 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:55, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1770 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1771 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 000601020, mapped add '{row:24, col_high:1, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}
# [1771] Pushed request: Core 0 {24 1 0 0 0 8 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1771
# Queue Element 0: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {22 4 2 6 0 10 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {23 2 3 7 0 9 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 0 {24 1 0 0 0 8 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                 1772 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1773 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1774 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1775 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1776 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1777 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1778 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1779 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1780 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1781 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1782 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1783 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1784 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1785 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1786 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1787 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1788 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1789 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1790 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1791 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1792 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1793 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1794 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1795 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1796 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1797 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1798 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1799 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1800 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1801 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1802 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1803 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1804 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1805 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1806 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1807 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1808 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1809 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1810 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1811 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1812 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1813 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1814 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1815 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1816 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1817 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1818 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1819 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1820 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1821 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1822 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1823 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1824 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1825 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1826 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1827 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1828 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1829 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1830 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1831 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1832 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1833 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1834 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1835 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1836 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1837 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1838 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1839 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1840 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1841 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1842 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1843 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1844 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1845 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1846 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1847 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1848 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1849 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1850 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1851 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1852 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1853 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:79, tRCD:0, tWR:0, tRTP:35, tCCD_L:21, tCCD_S:13, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:29, tCCD_S_RTW:29, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1854 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:78, tRCD:0, tWR:0, tRTP:34, tCCD_L:20, tCCD_S:12, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:28, tCCD_S_RTW:28, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1855 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:77, tRCD:0, tWR:0, tRTP:33, tCCD_L:19, tCCD_S:11, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:27, tCCD_S_RTW:27, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1856 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:76, tRCD:0, tWR:0, tRTP:32, tCCD_L:18, tCCD_S:10, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:26, tCCD_S_RTW:26, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1857 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:75, tRCD:0, tWR:0, tRTP:31, tCCD_L:17, tCCD_S:9, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:25, tCCD_S_RTW:25, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1858 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:74, tRCD:0, tWR:0, tRTP:30, tCCD_L:16, tCCD_S:8, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:24, tCCD_S_RTW:24, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1859 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:73, tRCD:0, tWR:0, tRTP:29, tCCD_L:15, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:23, tCCD_S_RTW:23, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1860 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:72, tRCD:0, tWR:0, tRTP:28, tCCD_L:14, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:22, tCCD_S_RTW:22, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1861 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:71, tRCD:0, tWR:0, tRTP:27, tCCD_L:13, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:21, tCCD_S_RTW:21, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1862 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:70, tRCD:0, tWR:0, tRTP:26, tCCD_L:12, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:20, tCCD_S_RTW:20, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1863 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:69, tRCD:0, tWR:0, tRTP:25, tCCD_L:11, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:19, tCCD_S_RTW:19, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1864 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:68, tRCD:0, tWR:0, tRTP:24, tCCD_L:10, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:18, tCCD_S_RTW:18, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1865 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:67, tRCD:0, tWR:0, tRTP:23, tCCD_L:9, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:17, tCCD_S_RTW:17, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1866 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:66, tRCD:0, tWR:0, tRTP:22, tCCD_L:8, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:16, tCCD_S_RTW:16, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1867 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:65, tRCD:0, tWR:0, tRTP:21, tCCD_L:7, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1868 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:64, tRCD:0, tWR:0, tRTP:20, tCCD_L:6, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1869 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:63, tRCD:0, tWR:0, tRTP:19, tCCD_L:5, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1870 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:62, tRCD:0, tWR:0, tRTP:18, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1871 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:61, tRCD:0, tWR:0, tRTP:17, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1872 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:60, tRCD:0, tWR:0, tRTP:16, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1873 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:59, tRCD:0, tWR:0, tRTP:15, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1874 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:58, tRCD:0, tWR:0, tRTP:14, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1875 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:57, tRCD:0, tWR:0, tRTP:13, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1876 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:56, tRCD:0, tWR:0, tRTP:12, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1877 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:55, tRCD:0, tWR:0, tRTP:11, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1878 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:54, tRCD:0, tWR:0, tRTP:10, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1879 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:53, tRCD:0, tWR:0, tRTP:9, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1880 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:52, tRCD:0, tWR:0, tRTP:8, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1881 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:51, tRCD:0, tWR:0, tRTP:7, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1882 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:50, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1883 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:49, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1884 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:48, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1885 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:47, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1886 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:46, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1887 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:115, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:45, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1888 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:114, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:44, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1889 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:113, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:75, tRFC:0, tCWD:0, tCL:43, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1890 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:112, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:74, tRFC:0, tCWD:0, tCL:42, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1891 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:111, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:73, tRFC:0, tCWD:0, tCL:41, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1892 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:110, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:72, tRFC:0, tCWD:0, tCL:40, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1893 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:109, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:71, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1894 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:108, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:70, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1895 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:107, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:69, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1896 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:106, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:68, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1897 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:105, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:67, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1898 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:104, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:66, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1899 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:103, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:65, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1900 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:102, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:64, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1901 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:101, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:63, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1902 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:100, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:62, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1903 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:99, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:61, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1904 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:98, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:60, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1905 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:97, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:59, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1906 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:96, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:58, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1907 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:95, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:57, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1908 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:94, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:56, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1909 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:93, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:55, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1910 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:92, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:54, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1911 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:91, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:53, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1912 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:90, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:52, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1913 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:89, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:51, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1914 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:88, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:50, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1915 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:87, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:49, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1916 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:86, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:48, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1917 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:85, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:47, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1918 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:84, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:46, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1919 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:83, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:45, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1920 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:82, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:44, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1921 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:81, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:43, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1922 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:80, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:42, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1923 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:79, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:41, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1924 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:78, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:40, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1925 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:77, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:39, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1926 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:76, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1927 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:75, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1928 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:74, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1929 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:73, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1930 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:72, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1931 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:71, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1932 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:70, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1933 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:69, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:15, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1934 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:68, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:14, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1935 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:67, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:13, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1936 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:66, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:12, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1937 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:65, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:11, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1938 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:64, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:10, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1939 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:63, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:9, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1940 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:62, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:8, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1941 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:61, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1942 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:60, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1943 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:59, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1944 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:58, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1945 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:57, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1946 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:56, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1947 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:55, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1948 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1949 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# address 00064049f, mapped add '{row:25, col_high:0, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}
# [1949] Pushed request: Core 1 {25 0 1 1 0 7 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1949
# Queue Element 0: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 1 {22 4 2 6 0 10 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 2 {23 2 3 7 0 9 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 0 {24 1 0 0 0 8 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 1 {25 0 1 1 0 7 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                 1950 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1951 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1952 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1953 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1954 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1955 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1956 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1957 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1958 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1959 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1960 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1961 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1962 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1963 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1964 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1965 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1966 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1967 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1968 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1969 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1970 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1971 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1972 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1973 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1974 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1975 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1976 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1977 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1978 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1979 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1980 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1981 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1982 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1983 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1984 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1985 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1986 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1987 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1988 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1989 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1990 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1991 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1992 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1993 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1994 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1995 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1996 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1997 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1998 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1999 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2000 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2001 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2002 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2003 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2004 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2005 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2006 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2007 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2008 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2009 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2010 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2011 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2012 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 2013 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# Break key hit
# Break at N:/MSD/nandini/MSD-final-Project/definitions1.sv line 217
quit -sim
# End time: 23:53:33 on Dec 02,2023, Elapsed time: 0:05:10
# Errors: 0, Warnings: 4
# Compile of declarations0.sv was successful.
# Compile of definitions0.sv was successful.
# Compile of memory_scheduler.sv was successful with warnings.
# Compile of test.sv was successful.
# Compile of declarations1.sv was successful.
# Compile of definitions1.sv was successful with warnings.
# 6 compiles, 0 failed with no errors.
vsim -c -do "run -all" +in_file=trace.txt +out_file=dram.txt +debug=3 memory_scheduler
# vsim -c -do "run -all" "+in_file=trace.txt" "+out_file=dram.txt" "+debug=3" memory_scheduler 
# Start time: 23:53:57 on Dec 02,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(69): (vopt-2240) Treating stand-alone use of function 'read_from_file' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.declarations1(fast)
# Loading work.declarations0(fast)
# Loading work.definitions0(fast)
# Loading work.definitions1(fast)
# Loading work.memory_scheduler(fast)
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] declarations0::oper' from type 'bit[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /definitions1 File: N:/MSD/nandini/MSD-final-Project/definitions1.sv Line: 41
# run -all
# [0] Pushed request: Core 0 {0 0 0 0 0 0 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 0
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    1 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [1] Pushed request: Core 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    2 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [2] Pushed request: Core 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 2
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT0 NULL in_progress d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    3 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [3] Pushed request: Core 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 3
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT0 NULL in_progress d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    4 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [4] Pushed request: Core 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 4
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {228 152 22 14 0 0 0 0 76 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    5 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [5] Pushed request: Core 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 5
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {227 151 21 13 0 0 0 0 75 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    6 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [6] Pushed request: Core 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 6
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {226 150 20 12 0 0 0 0 74 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    7 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [7] Pushed request: Core 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 7
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {225 149 19 11 0 0 0 0 73 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    8 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [8] Pushed request: Core 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 8
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {224 148 18 10 0 0 0 0 72 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                    9 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [9] Pushed request: Core 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 9
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {223 147 17 9 0 0 0 0 71 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   10 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [10] Pushed request: Core 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 10
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {222 146 16 8 0 0 0 0 70 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   11 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [11] Pushed request: Core 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 11
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {221 145 15 7 0 0 0 0 69 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   12 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [12] Pushed request: Core 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 12
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {220 144 14 6 0 0 0 0 68 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   13 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [13] Pushed request: Core 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 13
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {219 143 13 5 0 0 0 0 67 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   14 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [14] Pushed request: Core 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 14
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {218 142 12 4 0 0 0 0 66 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   15 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [15] Pushed request: Core 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 15
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {217 141 11 3 0 0 0 0 65 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                   16 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   17 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   18 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   19 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   20 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   21 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   22 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   23 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   24 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   25 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   26 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   27 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   28 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   29 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   30 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   31 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   32 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   33 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   34 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   35 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   36 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   37 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   38 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   39 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   40 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   41 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   42 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   43 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   44 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   45 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   46 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   47 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   48 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   49 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   50 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   51 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   52 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   53 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   54 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   55 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   56 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   57 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   58 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   59 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   60 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   61 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   62 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   63 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   64 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   65 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   66 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   67 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   68 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   69 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   70 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   71 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   72 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   73 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   74 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   75 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   76 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   77 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   78 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   79 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   80 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   81 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   82 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   83 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:79, tRCD:0, tWR:0, tRTP:35, tCCD_L:21, tCCD_S:13, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:29, tCCD_S_RTW:29, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   84 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:78, tRCD:0, tWR:0, tRTP:34, tCCD_L:20, tCCD_S:12, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:28, tCCD_S_RTW:28, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   85 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:77, tRCD:0, tWR:0, tRTP:33, tCCD_L:19, tCCD_S:11, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:27, tCCD_S_RTW:27, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   86 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:76, tRCD:0, tWR:0, tRTP:32, tCCD_L:18, tCCD_S:10, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:26, tCCD_S_RTW:26, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   87 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:75, tRCD:0, tWR:0, tRTP:31, tCCD_L:17, tCCD_S:9, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:25, tCCD_S_RTW:25, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   88 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:74, tRCD:0, tWR:0, tRTP:30, tCCD_L:16, tCCD_S:8, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:24, tCCD_S_RTW:24, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   89 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:73, tRCD:0, tWR:0, tRTP:29, tCCD_L:15, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:23, tCCD_S_RTW:23, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   90 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:72, tRCD:0, tWR:0, tRTP:28, tCCD_L:14, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:22, tCCD_S_RTW:22, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   91 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:71, tRCD:0, tWR:0, tRTP:27, tCCD_L:13, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:21, tCCD_S_RTW:21, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   92 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:70, tRCD:0, tWR:0, tRTP:26, tCCD_L:12, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:20, tCCD_S_RTW:20, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   93 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:69, tRCD:0, tWR:0, tRTP:25, tCCD_L:11, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:19, tCCD_S_RTW:19, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   94 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:68, tRCD:0, tWR:0, tRTP:24, tCCD_L:10, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:18, tCCD_S_RTW:18, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   95 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:67, tRCD:0, tWR:0, tRTP:23, tCCD_L:9, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:17, tCCD_S_RTW:17, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   96 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:66, tRCD:0, tWR:0, tRTP:22, tCCD_L:8, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:16, tCCD_S_RTW:16, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   97 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:65, tRCD:0, tWR:0, tRTP:21, tCCD_L:7, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   98 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:64, tRCD:0, tWR:0, tRTP:20, tCCD_L:6, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                   99 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:63, tRCD:0, tWR:0, tRTP:19, tCCD_L:5, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  100 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:62, tRCD:0, tWR:0, tRTP:18, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  101 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:61, tRCD:0, tWR:0, tRTP:17, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  102 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:60, tRCD:0, tWR:0, tRTP:16, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  103 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:59, tRCD:0, tWR:0, tRTP:15, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  104 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:58, tRCD:0, tWR:0, tRTP:14, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  105 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:57, tRCD:0, tWR:0, tRTP:13, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  106 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:56, tRCD:0, tWR:0, tRTP:12, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  107 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:55, tRCD:0, tWR:0, tRTP:11, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  108 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:54, tRCD:0, tWR:0, tRTP:10, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  109 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:53, tRCD:0, tWR:0, tRTP:9, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  110 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:52, tRCD:0, tWR:0, tRTP:8, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  111 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:51, tRCD:0, tWR:0, tRTP:7, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  112 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:50, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  113 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:49, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  114 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:48, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  115 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:47, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  116 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:46, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  117 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:115, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:45, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  118 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:114, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:44, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  119 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:113, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:75, tRFC:0, tCWD:0, tCL:43, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  120 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:112, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:74, tRFC:0, tCWD:0, tCL:42, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  121 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:111, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:73, tRFC:0, tCWD:0, tCL:41, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  122 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:110, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:72, tRFC:0, tCWD:0, tCL:40, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  123 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:109, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:71, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  124 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:108, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:70, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  125 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:107, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:69, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  126 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:106, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:68, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  127 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:105, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:67, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  128 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:104, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:66, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  129 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:103, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:65, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  130 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:102, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:64, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  131 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:101, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:63, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  132 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:100, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:62, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  133 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:99, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:61, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  134 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:98, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:60, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  135 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:97, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:59, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  136 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:96, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:58, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  137 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:95, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:57, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  138 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:94, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:56, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  139 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:93, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:55, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  140 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:92, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:54, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  141 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:91, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:53, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  142 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:90, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:52, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  143 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:89, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:51, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  144 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:88, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:50, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  145 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:87, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:49, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  146 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:86, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:48, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  147 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:85, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:47, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  148 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:84, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:46, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  149 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:83, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:45, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  150 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:82, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:44, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  151 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:81, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:43, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  152 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:80, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:42, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  153 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:79, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:41, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  154 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:78, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:40, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  155 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:77, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:39, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  156 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:76, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  157 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:75, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  158 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:74, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  159 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:73, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  160 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:72, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  161 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:71, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  162 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:70, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  163 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:69, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:15, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  164 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:68, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:14, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  165 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:67, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:13, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  166 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:66, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:12, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  167 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:65, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:11, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  168 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:64, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:10, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  169 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:63, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:9, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  170 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:62, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:8, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  171 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:61, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  172 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:60, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  173 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:59, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  174 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:58, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  175 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:57, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  176 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:56, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  177 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:55, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  178 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                  178 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  179 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [179] Pushed request: Core 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 179
# Queue Element 0: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  180 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  181 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  182 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  183 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  184 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  185 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  186 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  187 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  188 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  189 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  190 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  191 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  192 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  193 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  194 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  195 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  196 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  197 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  198 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  199 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  200 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  201 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  202 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  203 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  204 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  205 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  206 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  207 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  208 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  209 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  210 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  211 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  212 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  213 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  214 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  215 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  216 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  217 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  218 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  219 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  220 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  221 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  222 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  223 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  224 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  225 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  226 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  227 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  228 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  229 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  230 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  231 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  232 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  233 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  234 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  235 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  236 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  237 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  238 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  239 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  240 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  241 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  242 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  243 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  244 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  245 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  246 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  247 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  248 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  249 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  250 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  251 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  252 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  253 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  254 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  255 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  256 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  257 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  258 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  259 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  260 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  261 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:75, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:93, tCCD_S_WR:13, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:137, tCCD_S_WTR:101}}
# next cycle: clock -                  262 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:74, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:92, tCCD_S_WR:12, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:136, tCCD_S_WTR:100}}
# next cycle: clock -                  263 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:73, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:91, tCCD_S_WR:11, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:135, tCCD_S_WTR:99}}
# next cycle: clock -                  264 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:72, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:90, tCCD_S_WR:10, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:134, tCCD_S_WTR:98}}
# next cycle: clock -                  265 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:71, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:89, tCCD_S_WR:9, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:133, tCCD_S_WTR:97}}
# next cycle: clock -                  266 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:70, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:88, tCCD_S_WR:8, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:132, tCCD_S_WTR:96}}
# next cycle: clock -                  267 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:69, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:87, tCCD_S_WR:7, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:131, tCCD_S_WTR:95}}
# next cycle: clock -                  268 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:68, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:86, tCCD_S_WR:6, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:130, tCCD_S_WTR:94}}
# next cycle: clock -                  269 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:67, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:85, tCCD_S_WR:5, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:129, tCCD_S_WTR:93}}
# next cycle: clock -                  270 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:66, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:84, tCCD_S_WR:4, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:128, tCCD_S_WTR:92}}
# next cycle: clock -                  271 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:65, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:83, tCCD_S_WR:3, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:127, tCCD_S_WTR:91}}
# next cycle: clock -                  272 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:64, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:82, tCCD_S_WR:2, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:126, tCCD_S_WTR:90}}
# next cycle: clock -                  273 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:63, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:81, tCCD_S_WR:1, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:125, tCCD_S_WTR:89}}
# next cycle: clock -                  274 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:62, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:80, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:124, tCCD_S_WTR:88}}
# next cycle: clock -                  275 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:61, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:79, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:123, tCCD_S_WTR:87}}
# next cycle: clock -                  276 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:60, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:78, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:122, tCCD_S_WTR:86}}
# next cycle: clock -                  277 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:59, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:77, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:121, tCCD_S_WTR:85}}
# next cycle: clock -                  278 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:58, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:76, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:120, tCCD_S_WTR:84}}
# next cycle: clock -                  279 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:57, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:75, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:119, tCCD_S_WTR:83}}
# next cycle: clock -                  280 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:56, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:74, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:118, tCCD_S_WTR:82}}
# next cycle: clock -                  281 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:55, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:73, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:117, tCCD_S_WTR:81}}
# next cycle: clock -                  282 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:54, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:72, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:116, tCCD_S_WTR:80}}
# next cycle: clock -                  283 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:53, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:71, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:115, tCCD_S_WTR:79}}
# next cycle: clock -                  284 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:52, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:70, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:114, tCCD_S_WTR:78}}
# next cycle: clock -                  285 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:51, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:69, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:113, tCCD_S_WTR:77}}
# next cycle: clock -                  286 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:50, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:68, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:112, tCCD_S_WTR:76}}
# next cycle: clock -                  287 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:49, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:67, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:111, tCCD_S_WTR:75}}
# next cycle: clock -                  288 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:48, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:66, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:110, tCCD_S_WTR:74}}
# next cycle: clock -                  289 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:47, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:65, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:109, tCCD_S_WTR:73}}
# next cycle: clock -                  290 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:46, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:64, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:108, tCCD_S_WTR:72}}
# next cycle: clock -                  291 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:45, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:63, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:107, tCCD_S_WTR:71}}
# next cycle: clock -                  292 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:44, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:62, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:106, tCCD_S_WTR:70}}
# next cycle: clock -                  293 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:43, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:61, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:105, tCCD_S_WTR:69}}
# next cycle: clock -                  294 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:42, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:60, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:104, tCCD_S_WTR:68}}
# next cycle: clock -                  295 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:115, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:41, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:59, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:103, tCCD_S_WTR:67}}
# next cycle: clock -                  296 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:114, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:40, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:58, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:102, tCCD_S_WTR:66}}
# next cycle: clock -                  297 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:113, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:39, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:57, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:101, tCCD_S_WTR:65}}
# next cycle: clock -                  298 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:112, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:38, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:56, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:100, tCCD_S_WTR:64}}
# next cycle: clock -                  299 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:111, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:37, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:55, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:99, tCCD_S_WTR:63}}
# next cycle: clock -                  300 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:110, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:36, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:54, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:98, tCCD_S_WTR:62}}
# next cycle: clock -                  301 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:109, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:35, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:53, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:97, tCCD_S_WTR:61}}
# next cycle: clock -                  302 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:108, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:34, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:52, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:96, tCCD_S_WTR:60}}
# next cycle: clock -                  303 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:107, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:33, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:51, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:95, tCCD_S_WTR:59}}
# next cycle: clock -                  304 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:106, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:32, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:50, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:94, tCCD_S_WTR:58}}
# next cycle: clock -                  305 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:105, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:31, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:49, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:93, tCCD_S_WTR:57}}
# next cycle: clock -                  306 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:104, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:30, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:48, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:92, tCCD_S_WTR:56}}
# next cycle: clock -                  307 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:103, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:29, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:47, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:91, tCCD_S_WTR:55}}
# next cycle: clock -                  308 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:102, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:28, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:46, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:90, tCCD_S_WTR:54}}
# next cycle: clock -                  309 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:101, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:27, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:45, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:89, tCCD_S_WTR:53}}
# next cycle: clock -                  310 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:100, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:26, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:44, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:88, tCCD_S_WTR:52}}
# next cycle: clock -                  311 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:99, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:25, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:43, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:87, tCCD_S_WTR:51}}
# next cycle: clock -                  312 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:98, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:24, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:42, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:86, tCCD_S_WTR:50}}
# next cycle: clock -                  313 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:97, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:23, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:41, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:85, tCCD_S_WTR:49}}
# next cycle: clock -                  314 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:96, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:22, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:40, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:84, tCCD_S_WTR:48}}
# next cycle: clock -                  315 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:95, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:21, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:39, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:83, tCCD_S_WTR:47}}
# next cycle: clock -                  316 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:94, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:20, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:38, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:82, tCCD_S_WTR:46}}
# next cycle: clock -                  317 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:93, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:19, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:37, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:81, tCCD_S_WTR:45}}
# next cycle: clock -                  318 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:92, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:18, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:36, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:80, tCCD_S_WTR:44}}
# next cycle: clock -                  319 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:91, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:17, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:35, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:79, tCCD_S_WTR:43}}
# next cycle: clock -                  320 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:90, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:16, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:34, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:78, tCCD_S_WTR:42}}
# next cycle: clock -                  321 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:89, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:15, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:33, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:77, tCCD_S_WTR:41}}
# next cycle: clock -                  322 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:88, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:14, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:32, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:76, tCCD_S_WTR:40}}
# next cycle: clock -                  323 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:87, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:13, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:31, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:75, tCCD_S_WTR:39}}
# next cycle: clock -                  324 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:86, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:12, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:30, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:74, tCCD_S_WTR:38}}
# next cycle: clock -                  325 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:85, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:11, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:29, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:73, tCCD_S_WTR:37}}
# next cycle: clock -                  326 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:84, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:10, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:28, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:72, tCCD_S_WTR:36}}
# next cycle: clock -                  327 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:83, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:9, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:27, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:71, tCCD_S_WTR:35}}
# next cycle: clock -                  328 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:82, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:8, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:26, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:70, tCCD_S_WTR:34}}
# next cycle: clock -                  329 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:81, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:7, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:25, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:69, tCCD_S_WTR:33}}
# next cycle: clock -                  330 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:80, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:6, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:24, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:68, tCCD_S_WTR:32}}
# next cycle: clock -                  331 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:79, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:5, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:23, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:67, tCCD_S_WTR:31}}
# next cycle: clock -                  332 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:78, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:4, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:22, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:66, tCCD_S_WTR:30}}
# next cycle: clock -                  333 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:77, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:3, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:21, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:65, tCCD_S_WTR:29}}
# next cycle: clock -                  334 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:76, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:2, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:20, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:64, tCCD_S_WTR:28}}
# next cycle: clock -                  335 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:75, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:1, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:19, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:63, tCCD_S_WTR:27}}
# next cycle: clock -                  336 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:74, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:18, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:62, tCCD_S_WTR:26}}
# next cycle: clock -                  337 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:73, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:17, tCCD_S_WR:0, tBURST:15, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:61, tCCD_S_WTR:25}}
# next cycle: clock -                  338 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:72, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:16, tCCD_S_WR:0, tBURST:14, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:60, tCCD_S_WTR:24}}
# next cycle: clock -                  339 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:71, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:15, tCCD_S_WR:0, tBURST:13, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:59, tCCD_S_WTR:23}}
# next cycle: clock -                  340 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:70, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:14, tCCD_S_WR:0, tBURST:12, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:58, tCCD_S_WTR:22}}
# next cycle: clock -                  341 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:69, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:13, tCCD_S_WR:0, tBURST:11, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:57, tCCD_S_WTR:21}}
# next cycle: clock -                  342 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:68, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:12, tCCD_S_WR:0, tBURST:10, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:56, tCCD_S_WTR:20}}
# next cycle: clock -                  343 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:67, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:11, tCCD_S_WR:0, tBURST:9, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:55, tCCD_S_WTR:19}}
# next cycle: clock -                  344 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:66, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:10, tCCD_S_WR:0, tBURST:8, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:54, tCCD_S_WTR:18}}
# next cycle: clock -                  345 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:65, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:9, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:53, tCCD_S_WTR:17}}
# next cycle: clock -                  346 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:64, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:8, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:52, tCCD_S_WTR:16}}
# next cycle: clock -                  347 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:63, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:7, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:51, tCCD_S_WTR:15}}
# next cycle: clock -                  348 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:62, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:6, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:50, tCCD_S_WTR:14}}
# next cycle: clock -                  349 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:61, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:5, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:49, tCCD_S_WTR:13}}
# next cycle: clock -                  350 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:60, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:4, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:48, tCCD_S_WTR:12}}
# next cycle: clock -                  351 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:59, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:3, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:47, tCCD_S_WTR:11}}
# next cycle: clock -                  352 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:58, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:2, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:46, tCCD_S_WTR:10}}
# next cycle: clock -                  353 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:57, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:59, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:1, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:45, tCCD_S_WTR:9}}
# next cycle: clock -                  354 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:56, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:58, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:44, tCCD_S_WTR:8}}
# next cycle: clock -                  355 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:55, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:57, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:43, tCCD_S_WTR:7}}
# next cycle: clock -                  356 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:56, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:42, tCCD_S_WTR:6}}
# next cycle: clock -                  357 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:53, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:55, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:41, tCCD_S_WTR:5}}
# next cycle: clock -                  358 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:52, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:54, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:40, tCCD_S_WTR:4}}
# next cycle: clock -                  359 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:51, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:53, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:39, tCCD_S_WTR:3}}
# next cycle: clock -                  360 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:50, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:52, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:38, tCCD_S_WTR:2}}
# next cycle: clock -                  361 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:49, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:51, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:37, tCCD_S_WTR:1}}
# next cycle: clock -                  362 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:48, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:50, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:36, tCCD_S_WTR:0}}
# next cycle: clock -                  363 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:47, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:49, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:35, tCCD_S_WTR:0}}
# next cycle: clock -                  364 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:46, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:48, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:34, tCCD_S_WTR:0}}
# next cycle: clock -                  365 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:45, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:47, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:33, tCCD_S_WTR:0}}
# next cycle: clock -                  366 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:44, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:46, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:32, tCCD_S_WTR:0}}
# next cycle: clock -                  367 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:43, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:45, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:31, tCCD_S_WTR:0}}
# next cycle: clock -                  368 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:42, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:44, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:30, tCCD_S_WTR:0}}
# next cycle: clock -                  369 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:41, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:43, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:29, tCCD_S_WTR:0}}
# next cycle: clock -                  370 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:40, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:42, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:28, tCCD_S_WTR:0}}
# next cycle: clock -                  371 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:41, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:27, tCCD_S_WTR:0}}
# next cycle: clock -                  372 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:40, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:26, tCCD_S_WTR:0}}
# next cycle: clock -                  373 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:39, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:25, tCCD_S_WTR:0}}
# next cycle: clock -                  374 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:38, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:24, tCCD_S_WTR:0}}
# next cycle: clock -                  375 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:37, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:23, tCCD_S_WTR:0}}
# next cycle: clock -                  376 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:36, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:22, tCCD_S_WTR:0}}
# next cycle: clock -                  377 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:35, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:21, tCCD_S_WTR:0}}
# next cycle: clock -                  378 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:34, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:20, tCCD_S_WTR:0}}
# next cycle: clock -                  379 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:33, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:19, tCCD_S_WTR:0}}
# next cycle: clock -                  380 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:32, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:18, tCCD_S_WTR:0}}
# next cycle: clock -                  381 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:31, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:17, tCCD_S_WTR:0}}
# next cycle: clock -                  382 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:30, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:16, tCCD_S_WTR:0}}
# next cycle: clock -                  383 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:29, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:15, tCCD_S_WTR:0}}
# next cycle: clock -                  384 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:28, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:14, tCCD_S_WTR:0}}
# next cycle: clock -                  385 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:27, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:13, tCCD_S_WTR:0}}
# next cycle: clock -                  386 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:24, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:26, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:12, tCCD_S_WTR:0}}
# next cycle: clock -                  387 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:23, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:25, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:11, tCCD_S_WTR:0}}
# next cycle: clock -                  388 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:22, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:24, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:10, tCCD_S_WTR:0}}
# next cycle: clock -                  389 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:21, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:23, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:9, tCCD_S_WTR:0}}
# next cycle: clock -                  390 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:20, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:22, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:8, tCCD_S_WTR:0}}
# next cycle: clock -                  391 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:19, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:21, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:7, tCCD_S_WTR:0}}
# next cycle: clock -                  392 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:18, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:20, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:6, tCCD_S_WTR:0}}
# next cycle: clock -                  393 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:17, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:19, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:5, tCCD_S_WTR:0}}
# next cycle: clock -                  394 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:16, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:18, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:4, tCCD_S_WTR:0}}
# next cycle: clock -                  395 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:15, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:17, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:3, tCCD_S_WTR:0}}
# next cycle: clock -                  396 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:14, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:16, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:2, tCCD_S_WTR:0}}
# next cycle: clock -                  397 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:13, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:15, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:1, tCCD_S_WTR:0}}
# next cycle: clock -                  398 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:12, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:14, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  399 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:11, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:13, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  400 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:10, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:12, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  401 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:9, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:11, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  402 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:8, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:10, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  403 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:7, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:9, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  404 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:6, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:8, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  405 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:5, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:7, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  406 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:4, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:6, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  407 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:3, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:5, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  408 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:2, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:4, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  409 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:1, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:3, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  410 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:2, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  411 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:1, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  412 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                  412 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  413 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [413] Pushed request: Core 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 413
# Queue Element 0: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  414 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  415 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  416 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  417 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  418 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  419 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  420 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  421 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  422 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  423 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  424 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  425 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  426 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  427 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  428 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  429 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  430 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  431 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  432 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  433 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  434 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  435 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  436 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  437 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  438 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  439 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  440 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  441 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  442 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  443 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  444 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  445 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  446 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  447 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  448 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  449 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  450 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  451 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  452 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  453 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  454 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  455 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  456 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  457 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  458 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  459 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  460 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  461 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  462 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  463 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  464 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  465 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  466 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  467 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  468 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  469 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  470 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  471 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  472 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  473 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  474 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  475 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  476 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  477 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  478 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  479 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  480 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  481 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  482 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  483 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  484 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  485 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  486 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  487 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  488 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  489 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  490 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  491 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  492 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  493 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  494 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  495 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:79, tRCD:0, tWR:0, tRTP:35, tCCD_L:21, tCCD_S:13, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:29, tCCD_S_RTW:29, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  496 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:78, tRCD:0, tWR:0, tRTP:34, tCCD_L:20, tCCD_S:12, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:28, tCCD_S_RTW:28, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  497 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:77, tRCD:0, tWR:0, tRTP:33, tCCD_L:19, tCCD_S:11, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:27, tCCD_S_RTW:27, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  498 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:76, tRCD:0, tWR:0, tRTP:32, tCCD_L:18, tCCD_S:10, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:26, tCCD_S_RTW:26, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  499 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:75, tRCD:0, tWR:0, tRTP:31, tCCD_L:17, tCCD_S:9, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:25, tCCD_S_RTW:25, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  500 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:74, tRCD:0, tWR:0, tRTP:30, tCCD_L:16, tCCD_S:8, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:24, tCCD_S_RTW:24, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  501 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:73, tRCD:0, tWR:0, tRTP:29, tCCD_L:15, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:23, tCCD_S_RTW:23, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  502 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:72, tRCD:0, tWR:0, tRTP:28, tCCD_L:14, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:22, tCCD_S_RTW:22, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  503 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:71, tRCD:0, tWR:0, tRTP:27, tCCD_L:13, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:21, tCCD_S_RTW:21, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  504 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:70, tRCD:0, tWR:0, tRTP:26, tCCD_L:12, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:20, tCCD_S_RTW:20, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  505 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:69, tRCD:0, tWR:0, tRTP:25, tCCD_L:11, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:19, tCCD_S_RTW:19, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  506 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:68, tRCD:0, tWR:0, tRTP:24, tCCD_L:10, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:18, tCCD_S_RTW:18, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  507 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:67, tRCD:0, tWR:0, tRTP:23, tCCD_L:9, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:17, tCCD_S_RTW:17, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  508 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:66, tRCD:0, tWR:0, tRTP:22, tCCD_L:8, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:16, tCCD_S_RTW:16, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  509 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:65, tRCD:0, tWR:0, tRTP:21, tCCD_L:7, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  510 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:64, tRCD:0, tWR:0, tRTP:20, tCCD_L:6, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  511 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:63, tRCD:0, tWR:0, tRTP:19, tCCD_L:5, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  512 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:62, tRCD:0, tWR:0, tRTP:18, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  513 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:61, tRCD:0, tWR:0, tRTP:17, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  514 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:60, tRCD:0, tWR:0, tRTP:16, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  515 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:59, tRCD:0, tWR:0, tRTP:15, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  516 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:58, tRCD:0, tWR:0, tRTP:14, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  517 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:57, tRCD:0, tWR:0, tRTP:13, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  518 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:56, tRCD:0, tWR:0, tRTP:12, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  519 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:55, tRCD:0, tWR:0, tRTP:11, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  520 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:54, tRCD:0, tWR:0, tRTP:10, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  521 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:53, tRCD:0, tWR:0, tRTP:9, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  522 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:52, tRCD:0, tWR:0, tRTP:8, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  523 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:51, tRCD:0, tWR:0, tRTP:7, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  524 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:50, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  525 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:49, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  526 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:48, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  527 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:47, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  528 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:46, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  529 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:115, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:45, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  530 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:114, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:44, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  531 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:113, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:75, tRFC:0, tCWD:0, tCL:43, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  532 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:112, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:74, tRFC:0, tCWD:0, tCL:42, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  533 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:111, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:73, tRFC:0, tCWD:0, tCL:41, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  534 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:110, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:72, tRFC:0, tCWD:0, tCL:40, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  535 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:109, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:71, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  536 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:108, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:70, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  537 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:107, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:69, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  538 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:106, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:68, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  539 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:105, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:67, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  540 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:104, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:66, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  541 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:103, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:65, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  542 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:102, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:64, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  543 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:101, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:63, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  544 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:100, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:62, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  545 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:99, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:61, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  546 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:98, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:60, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  547 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:97, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:59, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  548 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:96, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:58, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  549 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:95, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:57, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  550 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:94, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:56, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  551 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:93, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:55, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  552 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:92, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:54, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  553 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:91, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:53, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  554 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:90, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:52, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  555 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:89, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:51, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  556 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:88, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:50, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  557 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:87, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:49, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  558 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:86, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:48, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  559 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:85, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:47, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  560 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:84, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:46, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  561 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:83, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:45, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  562 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:82, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:44, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  563 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:81, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:43, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  564 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:80, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:42, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  565 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:79, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:41, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  566 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:78, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:40, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  567 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:77, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:39, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  568 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:76, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  569 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:75, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  570 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:74, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  571 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:73, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  572 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:72, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  573 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:71, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  574 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:70, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  575 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:69, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:15, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  576 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:68, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:14, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  577 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:67, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:13, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  578 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:66, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:12, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  579 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:65, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:11, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  580 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:64, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:10, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  581 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:63, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:9, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  582 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:62, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:8, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  583 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:61, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  584 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:60, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  585 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:59, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  586 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:58, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  587 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:57, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  588 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:56, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  589 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:55, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  590 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                  590 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  591 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [591] Pushed request: Core 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 591
# Queue Element 0: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  592 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  593 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  594 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  595 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  596 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  597 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  598 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  599 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  600 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  601 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  602 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  603 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  604 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  605 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  606 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  607 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  608 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  609 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  610 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  611 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  612 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  613 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  614 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  615 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  616 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  617 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  618 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  619 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  620 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  621 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  622 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  623 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  624 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  625 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  626 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  627 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  628 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  629 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  630 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  631 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  632 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  633 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  634 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  635 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  636 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  637 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  638 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  639 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  640 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  641 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  642 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  643 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  644 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  645 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  646 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  647 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  648 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  649 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  650 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  651 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  652 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  653 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  654 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  655 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  656 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  657 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  658 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  659 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  660 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  661 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  662 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  663 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  664 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  665 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  666 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  667 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  668 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  669 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  670 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  671 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  672 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  673 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:79, tRCD:0, tWR:0, tRTP:35, tCCD_L:21, tCCD_S:13, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:29, tCCD_S_RTW:29, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  674 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:78, tRCD:0, tWR:0, tRTP:34, tCCD_L:20, tCCD_S:12, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:28, tCCD_S_RTW:28, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  675 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:77, tRCD:0, tWR:0, tRTP:33, tCCD_L:19, tCCD_S:11, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:27, tCCD_S_RTW:27, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  676 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:76, tRCD:0, tWR:0, tRTP:32, tCCD_L:18, tCCD_S:10, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:26, tCCD_S_RTW:26, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  677 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:75, tRCD:0, tWR:0, tRTP:31, tCCD_L:17, tCCD_S:9, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:25, tCCD_S_RTW:25, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  678 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:74, tRCD:0, tWR:0, tRTP:30, tCCD_L:16, tCCD_S:8, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:24, tCCD_S_RTW:24, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  679 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:73, tRCD:0, tWR:0, tRTP:29, tCCD_L:15, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:23, tCCD_S_RTW:23, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  680 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:72, tRCD:0, tWR:0, tRTP:28, tCCD_L:14, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:22, tCCD_S_RTW:22, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  681 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:71, tRCD:0, tWR:0, tRTP:27, tCCD_L:13, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:21, tCCD_S_RTW:21, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  682 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:70, tRCD:0, tWR:0, tRTP:26, tCCD_L:12, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:20, tCCD_S_RTW:20, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  683 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:69, tRCD:0, tWR:0, tRTP:25, tCCD_L:11, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:19, tCCD_S_RTW:19, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  684 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:68, tRCD:0, tWR:0, tRTP:24, tCCD_L:10, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:18, tCCD_S_RTW:18, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  685 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:67, tRCD:0, tWR:0, tRTP:23, tCCD_L:9, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:17, tCCD_S_RTW:17, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  686 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:66, tRCD:0, tWR:0, tRTP:22, tCCD_L:8, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:16, tCCD_S_RTW:16, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  687 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:65, tRCD:0, tWR:0, tRTP:21, tCCD_L:7, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  688 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:64, tRCD:0, tWR:0, tRTP:20, tCCD_L:6, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  689 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:63, tRCD:0, tWR:0, tRTP:19, tCCD_L:5, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  690 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:62, tRCD:0, tWR:0, tRTP:18, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  691 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:61, tRCD:0, tWR:0, tRTP:17, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  692 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:60, tRCD:0, tWR:0, tRTP:16, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  693 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:59, tRCD:0, tWR:0, tRTP:15, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  694 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:58, tRCD:0, tWR:0, tRTP:14, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  695 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:57, tRCD:0, tWR:0, tRTP:13, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  696 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:56, tRCD:0, tWR:0, tRTP:12, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  697 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:55, tRCD:0, tWR:0, tRTP:11, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  698 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:54, tRCD:0, tWR:0, tRTP:10, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  699 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:53, tRCD:0, tWR:0, tRTP:9, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  700 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:52, tRCD:0, tWR:0, tRTP:8, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  701 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:51, tRCD:0, tWR:0, tRTP:7, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  702 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:50, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  703 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:49, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  704 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:48, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  705 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:47, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  706 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:46, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  707 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:115, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:45, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  708 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:114, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:44, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  709 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:113, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:75, tRFC:0, tCWD:0, tCL:43, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  710 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:112, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:74, tRFC:0, tCWD:0, tCL:42, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  711 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:111, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:73, tRFC:0, tCWD:0, tCL:41, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  712 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:110, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:72, tRFC:0, tCWD:0, tCL:40, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  713 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:109, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:71, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  714 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:108, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:70, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  715 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:107, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:69, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  716 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:106, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:68, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  717 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:105, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:67, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  718 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:104, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:66, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  719 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:103, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:65, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  720 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:102, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:64, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  721 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:101, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:63, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  722 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:100, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:62, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  723 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:99, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:61, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  724 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:98, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:60, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  725 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:97, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:59, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  726 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:96, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:58, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  727 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:95, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:57, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  728 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:94, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:56, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  729 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:93, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:55, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  730 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:92, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:54, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  731 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:91, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:53, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  732 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:90, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:52, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  733 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:89, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:51, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  734 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:88, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:50, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  735 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:87, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:49, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  736 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:86, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:48, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  737 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:85, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:47, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  738 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:84, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:46, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  739 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:83, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:45, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  740 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:82, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:44, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  741 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:81, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:43, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  742 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:80, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:42, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  743 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:79, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:41, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  744 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:78, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:40, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  745 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:77, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:39, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  746 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:76, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  747 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:75, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  748 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:74, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  749 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:73, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  750 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:72, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  751 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:71, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  752 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:70, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  753 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:69, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:15, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  754 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:68, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:14, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  755 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:67, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:13, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  756 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:66, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:12, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  757 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:65, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:11, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  758 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:64, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:10, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  759 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:63, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:9, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  760 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:62, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:8, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  761 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:61, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  762 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:60, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  763 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:59, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  764 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:58, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  765 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:57, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  766 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:56, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  767 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:55, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  768 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                  768 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  769 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [769] Pushed request: Core 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 769
# Queue Element 0: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                  770 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  771 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  772 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  773 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  774 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  775 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  776 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  777 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  778 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  779 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  780 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  781 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  782 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  783 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  784 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  785 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  786 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  787 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  788 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  789 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  790 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  791 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  792 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  793 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  794 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  795 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  796 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  797 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  798 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  799 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  800 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  801 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  802 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  803 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  804 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  805 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  806 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  807 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  808 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  809 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  810 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  811 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  812 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  813 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  814 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  815 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  816 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  817 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  818 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  819 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  820 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  821 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  822 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  823 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  824 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  825 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  826 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  827 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  828 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  829 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  830 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  831 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  832 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  833 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  834 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  835 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  836 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  837 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  838 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  839 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  840 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  841 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  842 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  843 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  844 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  845 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  846 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  847 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  848 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  849 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  850 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  851 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:75, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:93, tCCD_S_WR:13, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:137, tCCD_S_WTR:101}}
# next cycle: clock -                  852 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:74, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:92, tCCD_S_WR:12, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:136, tCCD_S_WTR:100}}
# next cycle: clock -                  853 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:73, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:91, tCCD_S_WR:11, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:135, tCCD_S_WTR:99}}
# next cycle: clock -                  854 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:72, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:90, tCCD_S_WR:10, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:134, tCCD_S_WTR:98}}
# next cycle: clock -                  855 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:71, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:89, tCCD_S_WR:9, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:133, tCCD_S_WTR:97}}
# next cycle: clock -                  856 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:70, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:88, tCCD_S_WR:8, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:132, tCCD_S_WTR:96}}
# next cycle: clock -                  857 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:69, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:87, tCCD_S_WR:7, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:131, tCCD_S_WTR:95}}
# next cycle: clock -                  858 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:68, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:86, tCCD_S_WR:6, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:130, tCCD_S_WTR:94}}
# next cycle: clock -                  859 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:67, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:85, tCCD_S_WR:5, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:129, tCCD_S_WTR:93}}
# next cycle: clock -                  860 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:66, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:84, tCCD_S_WR:4, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:128, tCCD_S_WTR:92}}
# next cycle: clock -                  861 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:65, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:83, tCCD_S_WR:3, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:127, tCCD_S_WTR:91}}
# next cycle: clock -                  862 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:64, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:82, tCCD_S_WR:2, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:126, tCCD_S_WTR:90}}
# next cycle: clock -                  863 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:63, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:81, tCCD_S_WR:1, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:125, tCCD_S_WTR:89}}
# next cycle: clock -                  864 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:62, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:80, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:124, tCCD_S_WTR:88}}
# next cycle: clock -                  865 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:61, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:79, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:123, tCCD_S_WTR:87}}
# next cycle: clock -                  866 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:60, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:78, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:122, tCCD_S_WTR:86}}
# next cycle: clock -                  867 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:59, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:77, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:121, tCCD_S_WTR:85}}
# next cycle: clock -                  868 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:58, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:76, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:120, tCCD_S_WTR:84}}
# next cycle: clock -                  869 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:57, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:75, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:119, tCCD_S_WTR:83}}
# next cycle: clock -                  870 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:56, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:74, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:118, tCCD_S_WTR:82}}
# next cycle: clock -                  871 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:55, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:73, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:117, tCCD_S_WTR:81}}
# next cycle: clock -                  872 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:54, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:72, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:116, tCCD_S_WTR:80}}
# next cycle: clock -                  873 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:53, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:71, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:115, tCCD_S_WTR:79}}
# next cycle: clock -                  874 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:52, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:70, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:114, tCCD_S_WTR:78}}
# next cycle: clock -                  875 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:51, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:69, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:113, tCCD_S_WTR:77}}
# next cycle: clock -                  876 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:50, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:68, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:112, tCCD_S_WTR:76}}
# next cycle: clock -                  877 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:49, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:67, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:111, tCCD_S_WTR:75}}
# next cycle: clock -                  878 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:48, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:66, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:110, tCCD_S_WTR:74}}
# next cycle: clock -                  879 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:47, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:65, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:109, tCCD_S_WTR:73}}
# next cycle: clock -                  880 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:46, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:64, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:108, tCCD_S_WTR:72}}
# next cycle: clock -                  881 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:45, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:63, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:107, tCCD_S_WTR:71}}
# next cycle: clock -                  882 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:44, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:62, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:106, tCCD_S_WTR:70}}
# next cycle: clock -                  883 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:43, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:61, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:105, tCCD_S_WTR:69}}
# next cycle: clock -                  884 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:42, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:60, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:104, tCCD_S_WTR:68}}
# next cycle: clock -                  885 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:115, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:41, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:59, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:103, tCCD_S_WTR:67}}
# next cycle: clock -                  886 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:114, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:40, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:58, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:102, tCCD_S_WTR:66}}
# next cycle: clock -                  887 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:113, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:39, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:57, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:101, tCCD_S_WTR:65}}
# next cycle: clock -                  888 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:112, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:38, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:56, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:100, tCCD_S_WTR:64}}
# next cycle: clock -                  889 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:111, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:37, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:55, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:99, tCCD_S_WTR:63}}
# next cycle: clock -                  890 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:110, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:36, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:54, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:98, tCCD_S_WTR:62}}
# next cycle: clock -                  891 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:109, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:35, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:53, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:97, tCCD_S_WTR:61}}
# next cycle: clock -                  892 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:108, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:34, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:52, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:96, tCCD_S_WTR:60}}
# next cycle: clock -                  893 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:107, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:33, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:51, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:95, tCCD_S_WTR:59}}
# next cycle: clock -                  894 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:106, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:32, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:50, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:94, tCCD_S_WTR:58}}
# next cycle: clock -                  895 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:105, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:31, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:49, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:93, tCCD_S_WTR:57}}
# next cycle: clock -                  896 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:104, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:30, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:48, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:92, tCCD_S_WTR:56}}
# next cycle: clock -                  897 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:103, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:29, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:47, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:91, tCCD_S_WTR:55}}
# next cycle: clock -                  898 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:102, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:28, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:46, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:90, tCCD_S_WTR:54}}
# next cycle: clock -                  899 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:101, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:27, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:45, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:89, tCCD_S_WTR:53}}
# next cycle: clock -                  900 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:100, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:26, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:44, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:88, tCCD_S_WTR:52}}
# next cycle: clock -                  901 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:99, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:25, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:43, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:87, tCCD_S_WTR:51}}
# next cycle: clock -                  902 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:98, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:24, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:42, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:86, tCCD_S_WTR:50}}
# next cycle: clock -                  903 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:97, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:23, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:41, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:85, tCCD_S_WTR:49}}
# next cycle: clock -                  904 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:96, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:22, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:40, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:84, tCCD_S_WTR:48}}
# next cycle: clock -                  905 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:95, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:21, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:39, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:83, tCCD_S_WTR:47}}
# next cycle: clock -                  906 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:94, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:20, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:38, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:82, tCCD_S_WTR:46}}
# next cycle: clock -                  907 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:93, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:19, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:37, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:81, tCCD_S_WTR:45}}
# next cycle: clock -                  908 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:92, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:18, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:36, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:80, tCCD_S_WTR:44}}
# next cycle: clock -                  909 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:91, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:17, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:35, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:79, tCCD_S_WTR:43}}
# next cycle: clock -                  910 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:90, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:16, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:34, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:78, tCCD_S_WTR:42}}
# next cycle: clock -                  911 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:89, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:15, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:33, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:77, tCCD_S_WTR:41}}
# next cycle: clock -                  912 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:88, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:14, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:32, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:76, tCCD_S_WTR:40}}
# next cycle: clock -                  913 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:87, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:13, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:31, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:75, tCCD_S_WTR:39}}
# next cycle: clock -                  914 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:86, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:12, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:30, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:74, tCCD_S_WTR:38}}
# next cycle: clock -                  915 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:85, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:11, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:29, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:73, tCCD_S_WTR:37}}
# next cycle: clock -                  916 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:84, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:10, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:28, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:72, tCCD_S_WTR:36}}
# next cycle: clock -                  917 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:83, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:9, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:27, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:71, tCCD_S_WTR:35}}
# next cycle: clock -                  918 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:82, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:8, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:26, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:70, tCCD_S_WTR:34}}
# next cycle: clock -                  919 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:81, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:7, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:25, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:69, tCCD_S_WTR:33}}
# next cycle: clock -                  920 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:80, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:6, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:24, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:68, tCCD_S_WTR:32}}
# next cycle: clock -                  921 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:79, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:5, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:23, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:67, tCCD_S_WTR:31}}
# next cycle: clock -                  922 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:78, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:4, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:22, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:66, tCCD_S_WTR:30}}
# next cycle: clock -                  923 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:77, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:3, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:21, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:65, tCCD_S_WTR:29}}
# next cycle: clock -                  924 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:76, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:2, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:20, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:64, tCCD_S_WTR:28}}
# next cycle: clock -                  925 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:75, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:1, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:19, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:63, tCCD_S_WTR:27}}
# next cycle: clock -                  926 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:74, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:18, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:62, tCCD_S_WTR:26}}
# next cycle: clock -                  927 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:73, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:17, tCCD_S_WR:0, tBURST:15, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:61, tCCD_S_WTR:25}}
# next cycle: clock -                  928 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:72, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:16, tCCD_S_WR:0, tBURST:14, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:60, tCCD_S_WTR:24}}
# next cycle: clock -                  929 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:71, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:15, tCCD_S_WR:0, tBURST:13, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:59, tCCD_S_WTR:23}}
# next cycle: clock -                  930 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:70, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:14, tCCD_S_WR:0, tBURST:12, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:58, tCCD_S_WTR:22}}
# next cycle: clock -                  931 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:69, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:13, tCCD_S_WR:0, tBURST:11, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:57, tCCD_S_WTR:21}}
# next cycle: clock -                  932 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:68, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:12, tCCD_S_WR:0, tBURST:10, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:56, tCCD_S_WTR:20}}
# next cycle: clock -                  933 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:67, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:11, tCCD_S_WR:0, tBURST:9, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:55, tCCD_S_WTR:19}}
# next cycle: clock -                  934 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:66, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:10, tCCD_S_WR:0, tBURST:8, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:54, tCCD_S_WTR:18}}
# next cycle: clock -                  935 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:65, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:9, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:53, tCCD_S_WTR:17}}
# next cycle: clock -                  936 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:64, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:8, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:52, tCCD_S_WTR:16}}
# next cycle: clock -                  937 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:63, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:7, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:51, tCCD_S_WTR:15}}
# next cycle: clock -                  938 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:62, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:6, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:50, tCCD_S_WTR:14}}
# next cycle: clock -                  939 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:61, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:5, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:49, tCCD_S_WTR:13}}
# next cycle: clock -                  940 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:60, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:4, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:48, tCCD_S_WTR:12}}
# next cycle: clock -                  941 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:59, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:3, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:47, tCCD_S_WTR:11}}
# next cycle: clock -                  942 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WBL, status:hold, operation:write, tp:'{tRC:58, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:2, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:46, tCCD_S_WTR:10}}
# next cycle: clock -                  943 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:57, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:59, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:1, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:45, tCCD_S_WTR:9}}
# next cycle: clock -                  944 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:56, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:58, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:44, tCCD_S_WTR:8}}
# next cycle: clock -                  945 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:55, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:57, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:43, tCCD_S_WTR:7}}
# next cycle: clock -                  946 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:56, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:42, tCCD_S_WTR:6}}
# next cycle: clock -                  947 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:53, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:55, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:41, tCCD_S_WTR:5}}
# next cycle: clock -                  948 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:52, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:54, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:40, tCCD_S_WTR:4}}
# next cycle: clock -                  949 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:51, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:53, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:39, tCCD_S_WTR:3}}
# next cycle: clock -                  950 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:50, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:52, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:38, tCCD_S_WTR:2}}
# next cycle: clock -                  951 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:49, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:51, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:37, tCCD_S_WTR:1}}
# next cycle: clock -                  952 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:48, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:50, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:36, tCCD_S_WTR:0}}
# next cycle: clock -                  953 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:47, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:49, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:35, tCCD_S_WTR:0}}
# next cycle: clock -                  954 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:46, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:48, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:34, tCCD_S_WTR:0}}
# next cycle: clock -                  955 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:45, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:47, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:33, tCCD_S_WTR:0}}
# next cycle: clock -                  956 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:44, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:46, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:32, tCCD_S_WTR:0}}
# next cycle: clock -                  957 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:43, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:45, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:31, tCCD_S_WTR:0}}
# next cycle: clock -                  958 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:42, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:44, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:30, tCCD_S_WTR:0}}
# next cycle: clock -                  959 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:41, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:43, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:29, tCCD_S_WTR:0}}
# next cycle: clock -                  960 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:40, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:42, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:28, tCCD_S_WTR:0}}
# next cycle: clock -                  961 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:39, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:41, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:27, tCCD_S_WTR:0}}
# next cycle: clock -                  962 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:38, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:40, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:26, tCCD_S_WTR:0}}
# next cycle: clock -                  963 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:37, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:39, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:25, tCCD_S_WTR:0}}
# next cycle: clock -                  964 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:36, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:38, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:24, tCCD_S_WTR:0}}
# next cycle: clock -                  965 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:35, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:37, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:23, tCCD_S_WTR:0}}
# next cycle: clock -                  966 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:34, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:36, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:22, tCCD_S_WTR:0}}
# next cycle: clock -                  967 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:33, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:35, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:21, tCCD_S_WTR:0}}
# next cycle: clock -                  968 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:32, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:34, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:20, tCCD_S_WTR:0}}
# next cycle: clock -                  969 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:31, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:33, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:19, tCCD_S_WTR:0}}
# next cycle: clock -                  970 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:30, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:32, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:18, tCCD_S_WTR:0}}
# next cycle: clock -                  971 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:29, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:31, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:17, tCCD_S_WTR:0}}
# next cycle: clock -                  972 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:28, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:30, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:16, tCCD_S_WTR:0}}
# next cycle: clock -                  973 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:27, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:29, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:15, tCCD_S_WTR:0}}
# next cycle: clock -                  974 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:26, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:28, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:14, tCCD_S_WTR:0}}
# next cycle: clock -                  975 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:25, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:27, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:13, tCCD_S_WTR:0}}
# next cycle: clock -                  976 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:24, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:26, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:12, tCCD_S_WTR:0}}
# next cycle: clock -                  977 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:23, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:25, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:11, tCCD_S_WTR:0}}
# next cycle: clock -                  978 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:22, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:24, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:10, tCCD_S_WTR:0}}
# next cycle: clock -                  979 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:21, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:23, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:9, tCCD_S_WTR:0}}
# next cycle: clock -                  980 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:20, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:22, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:8, tCCD_S_WTR:0}}
# next cycle: clock -                  981 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:19, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:21, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:7, tCCD_S_WTR:0}}
# next cycle: clock -                  982 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:18, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:20, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:6, tCCD_S_WTR:0}}
# next cycle: clock -                  983 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:17, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:19, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:5, tCCD_S_WTR:0}}
# next cycle: clock -                  984 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:16, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:18, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:4, tCCD_S_WTR:0}}
# next cycle: clock -                  985 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:15, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:17, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:3, tCCD_S_WTR:0}}
# next cycle: clock -                  986 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:14, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:16, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:2, tCCD_S_WTR:0}}
# next cycle: clock -                  987 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:13, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:15, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:1, tCCD_S_WTR:0}}
# next cycle: clock -                  988 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:12, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:14, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  989 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:11, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:13, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  990 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:10, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:12, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  991 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:9, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:11, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  992 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:8, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:10, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  993 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:7, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:9, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  994 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:6, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:8, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  995 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:5, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:7, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  996 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:4, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:6, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  997 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:3, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:5, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  998 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:2, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:4, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                  999 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:1, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:3, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1000 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:2, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1001 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:1, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1002 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:WR1, open_cmd:WR, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 1002 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1003 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [1003] Pushed request: Core 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1003
# Queue Element 0: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                 1004 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1005 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1006 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1007 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1008 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1009 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1010 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1011 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1012 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1013 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1014 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1015 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1016 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1017 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1018 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1019 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1020 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1021 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1022 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1023 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1024 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1025 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1026 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1027 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1028 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1029 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1030 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1031 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1032 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1033 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1034 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1035 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1036 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1037 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1038 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1039 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1040 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1041 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1042 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1043 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1044 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1045 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1046 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1047 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1048 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1049 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1050 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1051 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1052 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1053 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1054 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1055 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1056 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1057 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1058 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1059 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1060 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1061 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1062 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1063 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1064 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1065 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1066 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1067 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1068 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1069 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1070 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1071 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1072 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1073 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1074 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1075 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1076 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1077 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1078 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1079 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1080 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1081 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1082 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1083 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1084 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1085 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:79, tRCD:0, tWR:0, tRTP:35, tCCD_L:21, tCCD_S:13, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:29, tCCD_S_RTW:29, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1086 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:78, tRCD:0, tWR:0, tRTP:34, tCCD_L:20, tCCD_S:12, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:28, tCCD_S_RTW:28, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1087 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:77, tRCD:0, tWR:0, tRTP:33, tCCD_L:19, tCCD_S:11, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:27, tCCD_S_RTW:27, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1088 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:76, tRCD:0, tWR:0, tRTP:32, tCCD_L:18, tCCD_S:10, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:26, tCCD_S_RTW:26, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1089 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:75, tRCD:0, tWR:0, tRTP:31, tCCD_L:17, tCCD_S:9, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:25, tCCD_S_RTW:25, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1090 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:74, tRCD:0, tWR:0, tRTP:30, tCCD_L:16, tCCD_S:8, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:24, tCCD_S_RTW:24, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1091 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:73, tRCD:0, tWR:0, tRTP:29, tCCD_L:15, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:23, tCCD_S_RTW:23, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1092 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:72, tRCD:0, tWR:0, tRTP:28, tCCD_L:14, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:22, tCCD_S_RTW:22, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1093 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:71, tRCD:0, tWR:0, tRTP:27, tCCD_L:13, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:21, tCCD_S_RTW:21, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1094 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:70, tRCD:0, tWR:0, tRTP:26, tCCD_L:12, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:20, tCCD_S_RTW:20, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1095 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:69, tRCD:0, tWR:0, tRTP:25, tCCD_L:11, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:19, tCCD_S_RTW:19, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1096 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:68, tRCD:0, tWR:0, tRTP:24, tCCD_L:10, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:18, tCCD_S_RTW:18, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1097 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:67, tRCD:0, tWR:0, tRTP:23, tCCD_L:9, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:17, tCCD_S_RTW:17, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1098 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:66, tRCD:0, tWR:0, tRTP:22, tCCD_L:8, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:16, tCCD_S_RTW:16, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1099 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:65, tRCD:0, tWR:0, tRTP:21, tCCD_L:7, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1100 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:64, tRCD:0, tWR:0, tRTP:20, tCCD_L:6, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1101 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:63, tRCD:0, tWR:0, tRTP:19, tCCD_L:5, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1102 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:62, tRCD:0, tWR:0, tRTP:18, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1103 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:61, tRCD:0, tWR:0, tRTP:17, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1104 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:60, tRCD:0, tWR:0, tRTP:16, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1105 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:59, tRCD:0, tWR:0, tRTP:15, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1106 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:58, tRCD:0, tWR:0, tRTP:14, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1107 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:57, tRCD:0, tWR:0, tRTP:13, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1108 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:56, tRCD:0, tWR:0, tRTP:12, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1109 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:55, tRCD:0, tWR:0, tRTP:11, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1110 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:54, tRCD:0, tWR:0, tRTP:10, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1111 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:53, tRCD:0, tWR:0, tRTP:9, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1112 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:52, tRCD:0, tWR:0, tRTP:8, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1113 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:51, tRCD:0, tWR:0, tRTP:7, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1114 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:50, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1115 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:49, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1116 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:48, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1117 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:47, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1118 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:46, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1119 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:115, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:45, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1120 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:i_read, tp:'{tRC:114, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:44, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1121 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:113, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:75, tRFC:0, tCWD:0, tCL:43, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1122 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:112, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:74, tRFC:0, tCWD:0, tCL:42, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1123 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:111, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:73, tRFC:0, tCWD:0, tCL:41, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1124 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:110, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:72, tRFC:0, tCWD:0, tCL:40, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1125 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:109, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:71, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1126 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:108, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:70, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1127 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:107, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:69, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1128 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:106, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:68, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1129 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:105, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:67, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1130 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:104, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:66, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1131 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:103, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:65, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1132 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:102, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:64, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1133 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:101, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:63, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1134 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:100, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:62, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1135 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:99, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:61, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1136 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:98, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:60, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1137 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:97, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:59, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1138 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:96, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:58, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1139 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:95, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:57, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1140 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:94, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:56, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1141 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:93, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:55, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1142 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:92, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:54, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1143 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:91, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:53, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1144 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:90, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:52, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1145 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:89, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:51, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1146 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:88, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:50, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1147 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:87, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:49, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1148 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:86, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:48, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1149 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:85, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:47, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1150 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:84, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:46, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1151 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:83, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:45, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1152 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:82, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:44, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1153 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:81, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:43, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1154 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:80, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:42, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1155 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:79, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:41, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1156 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:78, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:40, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1157 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:77, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:39, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1158 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:76, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1159 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:75, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1160 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:74, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1161 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:73, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1162 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:72, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1163 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:71, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1164 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:i_read, tp:'{tRC:70, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1165 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:69, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:15, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1166 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:68, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:14, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1167 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:67, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:13, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1168 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:66, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:12, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1169 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:65, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:11, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1170 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:64, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:10, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1171 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:63, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:9, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1172 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:62, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:8, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1173 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:61, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1174 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:60, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1175 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:59, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1176 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:58, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1177 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:57, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1178 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:56, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1179 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:55, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1180 
#  queue_main[0], '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 1180 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1181 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [1181] Pushed request: Core 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1181
# Queue Element 0: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                 1182 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1183 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1184 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1185 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1186 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1187 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1188 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1189 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1190 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1191 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1192 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1193 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1194 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1195 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1196 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1197 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1198 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1199 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1200 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1201 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1202 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1203 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1204 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1205 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1206 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1207 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1208 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1209 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1210 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1211 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1212 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1213 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1214 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1215 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1216 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1217 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1218 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1219 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1220 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1221 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1222 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1223 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1224 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1225 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1226 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1227 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1228 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1229 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1230 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1231 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1232 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1233 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1234 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1235 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1236 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1237 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1238 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1239 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1240 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1241 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1242 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1243 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1244 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1245 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1246 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1247 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1248 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1249 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1250 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1251 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1252 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1253 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1254 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1255 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1256 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1257 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1258 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1259 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1260 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1261 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1262 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD0, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1263 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:79, tRCD:0, tWR:0, tRTP:35, tCCD_L:21, tCCD_S:13, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:29, tCCD_S_RTW:29, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1264 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:78, tRCD:0, tWR:0, tRTP:34, tCCD_L:20, tCCD_S:12, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:28, tCCD_S_RTW:28, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1265 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:77, tRCD:0, tWR:0, tRTP:33, tCCD_L:19, tCCD_S:11, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:27, tCCD_S_RTW:27, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1266 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:76, tRCD:0, tWR:0, tRTP:32, tCCD_L:18, tCCD_S:10, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:26, tCCD_S_RTW:26, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1267 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:75, tRCD:0, tWR:0, tRTP:31, tCCD_L:17, tCCD_S:9, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:25, tCCD_S_RTW:25, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1268 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:74, tRCD:0, tWR:0, tRTP:30, tCCD_L:16, tCCD_S:8, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:24, tCCD_S_RTW:24, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1269 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:73, tRCD:0, tWR:0, tRTP:29, tCCD_L:15, tCCD_S:7, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:23, tCCD_S_RTW:23, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1270 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:72, tRCD:0, tWR:0, tRTP:28, tCCD_L:14, tCCD_S:6, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:22, tCCD_S_RTW:22, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1271 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:71, tRCD:0, tWR:0, tRTP:27, tCCD_L:13, tCCD_S:5, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:21, tCCD_S_RTW:21, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1272 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:70, tRCD:0, tWR:0, tRTP:26, tCCD_L:12, tCCD_S:4, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:20, tCCD_S_RTW:20, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1273 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:69, tRCD:0, tWR:0, tRTP:25, tCCD_L:11, tCCD_S:3, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:19, tCCD_S_RTW:19, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1274 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:68, tRCD:0, tWR:0, tRTP:24, tCCD_L:10, tCCD_S:2, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:18, tCCD_S_RTW:18, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1275 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:67, tRCD:0, tWR:0, tRTP:23, tCCD_L:9, tCCD_S:1, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:17, tCCD_S_RTW:17, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1276 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:66, tRCD:0, tWR:0, tRTP:22, tCCD_L:8, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:16, tCCD_S_RTW:16, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1277 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:65, tRCD:0, tWR:0, tRTP:21, tCCD_L:7, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:15, tCCD_S_RTW:15, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1278 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:64, tRCD:0, tWR:0, tRTP:20, tCCD_L:6, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:14, tCCD_S_RTW:14, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1279 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:63, tRCD:0, tWR:0, tRTP:19, tCCD_L:5, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:13, tCCD_S_RTW:13, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1280 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:62, tRCD:0, tWR:0, tRTP:18, tCCD_L:4, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:12, tCCD_S_RTW:12, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1281 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:61, tRCD:0, tWR:0, tRTP:17, tCCD_L:3, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:11, tCCD_S_RTW:11, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1282 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:60, tRCD:0, tWR:0, tRTP:16, tCCD_L:2, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:10, tCCD_S_RTW:10, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1283 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:59, tRCD:0, tWR:0, tRTP:15, tCCD_L:1, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:9, tCCD_S_RTW:9, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1284 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:58, tRCD:0, tWR:0, tRTP:14, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:8, tCCD_S_RTW:8, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1285 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:57, tRCD:0, tWR:0, tRTP:13, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:7, tCCD_S_RTW:7, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1286 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:56, tRCD:0, tWR:0, tRTP:12, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:6, tCCD_S_RTW:6, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1287 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:55, tRCD:0, tWR:0, tRTP:11, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:5, tCCD_S_RTW:5, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1288 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:54, tRCD:0, tWR:0, tRTP:10, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:4, tCCD_S_RTW:4, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1289 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:53, tRCD:0, tWR:0, tRTP:9, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:3, tCCD_S_RTW:3, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1290 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:52, tRCD:0, tWR:0, tRTP:8, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:2, tCCD_S_RTW:2, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1291 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:51, tRCD:0, tWR:0, tRTP:7, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:1, tCCD_S_RTW:1, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1292 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:50, tRCD:0, tWR:0, tRTP:6, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1293 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:49, tRCD:0, tWR:0, tRTP:5, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1294 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:48, tRCD:0, tWR:0, tRTP:4, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1295 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:47, tRCD:0, tWR:0, tRTP:3, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1296 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:46, tRCD:0, tWR:0, tRTP:2, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1297 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:115, tRAS:39, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:45, tRCD:0, tWR:0, tRTP:1, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1298 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:RD1, open_cmd:NULL, status:in_progress, operation:d_read, tp:'{tRC:114, tRAS:38, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:44, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1299 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:113, tRAS:37, tRRD_L:0, tRRD_S:0, tRP:75, tRFC:0, tCWD:0, tCL:43, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1300 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:112, tRAS:36, tRRD_L:0, tRRD_S:0, tRP:74, tRFC:0, tCWD:0, tCL:42, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1301 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:111, tRAS:35, tRRD_L:0, tRRD_S:0, tRP:73, tRFC:0, tCWD:0, tCL:41, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1302 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:110, tRAS:34, tRRD_L:0, tRRD_S:0, tRP:72, tRFC:0, tCWD:0, tCL:40, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1303 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:109, tRAS:33, tRRD_L:0, tRRD_S:0, tRP:71, tRFC:0, tCWD:0, tCL:39, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1304 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:108, tRAS:32, tRRD_L:0, tRRD_S:0, tRP:70, tRFC:0, tCWD:0, tCL:38, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1305 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:107, tRAS:31, tRRD_L:0, tRRD_S:0, tRP:69, tRFC:0, tCWD:0, tCL:37, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1306 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:106, tRAS:30, tRRD_L:0, tRRD_S:0, tRP:68, tRFC:0, tCWD:0, tCL:36, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1307 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:105, tRAS:29, tRRD_L:0, tRRD_S:0, tRP:67, tRFC:0, tCWD:0, tCL:35, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1308 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:104, tRAS:28, tRRD_L:0, tRRD_S:0, tRP:66, tRFC:0, tCWD:0, tCL:34, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1309 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:103, tRAS:27, tRRD_L:0, tRRD_S:0, tRP:65, tRFC:0, tCWD:0, tCL:33, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1310 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:102, tRAS:26, tRRD_L:0, tRRD_S:0, tRP:64, tRFC:0, tCWD:0, tCL:32, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1311 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:101, tRAS:25, tRRD_L:0, tRRD_S:0, tRP:63, tRFC:0, tCWD:0, tCL:31, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1312 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:100, tRAS:24, tRRD_L:0, tRRD_S:0, tRP:62, tRFC:0, tCWD:0, tCL:30, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1313 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:99, tRAS:23, tRRD_L:0, tRRD_S:0, tRP:61, tRFC:0, tCWD:0, tCL:29, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1314 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:98, tRAS:22, tRRD_L:0, tRRD_S:0, tRP:60, tRFC:0, tCWD:0, tCL:28, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1315 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:97, tRAS:21, tRRD_L:0, tRRD_S:0, tRP:59, tRFC:0, tCWD:0, tCL:27, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1316 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:96, tRAS:20, tRRD_L:0, tRRD_S:0, tRP:58, tRFC:0, tCWD:0, tCL:26, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1317 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:95, tRAS:19, tRRD_L:0, tRRD_S:0, tRP:57, tRFC:0, tCWD:0, tCL:25, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1318 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:94, tRAS:18, tRRD_L:0, tRRD_S:0, tRP:56, tRFC:0, tCWD:0, tCL:24, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1319 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:93, tRAS:17, tRRD_L:0, tRRD_S:0, tRP:55, tRFC:0, tCWD:0, tCL:23, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1320 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:92, tRAS:16, tRRD_L:0, tRRD_S:0, tRP:54, tRFC:0, tCWD:0, tCL:22, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1321 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:91, tRAS:15, tRRD_L:0, tRRD_S:0, tRP:53, tRFC:0, tCWD:0, tCL:21, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1322 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:90, tRAS:14, tRRD_L:0, tRRD_S:0, tRP:52, tRFC:0, tCWD:0, tCL:20, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1323 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:89, tRAS:13, tRRD_L:0, tRRD_S:0, tRP:51, tRFC:0, tCWD:0, tCL:19, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1324 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:88, tRAS:12, tRRD_L:0, tRRD_S:0, tRP:50, tRFC:0, tCWD:0, tCL:18, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1325 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:87, tRAS:11, tRRD_L:0, tRRD_S:0, tRP:49, tRFC:0, tCWD:0, tCL:17, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1326 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:86, tRAS:10, tRRD_L:0, tRRD_S:0, tRP:48, tRFC:0, tCWD:0, tCL:16, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1327 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:85, tRAS:9, tRRD_L:0, tRRD_S:0, tRP:47, tRFC:0, tCWD:0, tCL:15, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1328 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:84, tRAS:8, tRRD_L:0, tRRD_S:0, tRP:46, tRFC:0, tCWD:0, tCL:14, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1329 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:83, tRAS:7, tRRD_L:0, tRRD_S:0, tRP:45, tRFC:0, tCWD:0, tCL:13, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1330 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:82, tRAS:6, tRRD_L:0, tRRD_S:0, tRP:44, tRFC:0, tCWD:0, tCL:12, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1331 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:81, tRAS:5, tRRD_L:0, tRRD_S:0, tRP:43, tRFC:0, tCWD:0, tCL:11, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1332 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:80, tRAS:4, tRRD_L:0, tRRD_S:0, tRP:42, tRFC:0, tCWD:0, tCL:10, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1333 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:79, tRAS:3, tRRD_L:0, tRRD_S:0, tRP:41, tRFC:0, tCWD:0, tCL:9, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1334 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:78, tRAS:2, tRRD_L:0, tRRD_S:0, tRP:40, tRFC:0, tCWD:0, tCL:8, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1335 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:77, tRAS:1, tRRD_L:0, tRRD_S:0, tRP:39, tRFC:0, tCWD:0, tCL:7, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1336 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:76, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:38, tRFC:0, tCWD:0, tCL:6, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1337 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:75, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:37, tRFC:0, tCWD:0, tCL:5, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1338 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:74, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:36, tRFC:0, tCWD:0, tCL:4, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1339 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:73, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:35, tRFC:0, tCWD:0, tCL:3, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1340 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:72, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:34, tRFC:0, tCWD:0, tCL:2, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1341 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:71, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:33, tRFC:0, tCWD:0, tCL:1, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1342 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RD1, status:in_progress, operation:d_read, tp:'{tRC:70, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:32, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1343 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:69, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:31, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:15, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1344 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:68, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:30, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:14, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1345 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:67, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:29, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:13, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1346 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:66, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:28, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:12, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1347 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:65, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:27, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:11, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1348 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:64, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:26, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:10, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1349 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:63, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:25, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:9, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1350 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:62, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:24, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:8, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1351 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:61, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:23, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:7, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1352 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:60, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:22, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:6, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1353 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:59, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:21, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:5, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1354 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:58, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:20, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:4, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1355 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:57, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:19, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:3, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1356 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:56, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:18, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:2, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1357 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:55, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:17, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:1, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1358 
#  queue_main[0], '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:RBL, status:hold, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 1358 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1359 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [1359] Pushed request: Core 1 {22 4 2 6 0 10 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1359
# Queue Element 0: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 1 {22 4 2 6 0 10 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# next cycle: clock -                 1360 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:NULL, open_cmd:NULL, status:not_started, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1361 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1362 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1363 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:227, tRAS:151, tRRD_L:21, tRRD_S:13, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:75, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1364 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:226, tRAS:150, tRRD_L:20, tRRD_S:12, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:74, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1365 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:225, tRAS:149, tRRD_L:19, tRRD_S:11, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:73, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1366 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:224, tRAS:148, tRRD_L:18, tRRD_S:10, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:72, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1367 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:223, tRAS:147, tRRD_L:17, tRRD_S:9, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:71, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1368 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:222, tRAS:146, tRRD_L:16, tRRD_S:8, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:70, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1369 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:221, tRAS:145, tRRD_L:15, tRRD_S:7, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:69, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1370 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:220, tRAS:144, tRRD_L:14, tRRD_S:6, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:68, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1371 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:219, tRAS:143, tRRD_L:13, tRRD_S:5, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:67, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1372 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:218, tRAS:142, tRRD_L:12, tRRD_S:4, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:66, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1373 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:217, tRAS:141, tRRD_L:11, tRRD_S:3, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:65, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1374 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:216, tRAS:140, tRRD_L:10, tRRD_S:2, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:64, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1375 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:215, tRAS:139, tRRD_L:9, tRRD_S:1, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:63, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1376 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:214, tRAS:138, tRRD_L:8, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:62, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1377 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:213, tRAS:137, tRRD_L:7, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:61, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1378 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:212, tRAS:136, tRRD_L:6, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:60, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1379 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:211, tRAS:135, tRRD_L:5, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:59, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1380 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:210, tRAS:134, tRRD_L:4, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:58, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1381 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:209, tRAS:133, tRRD_L:3, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:57, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1382 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:208, tRAS:132, tRRD_L:2, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:56, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1383 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:207, tRAS:131, tRRD_L:1, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:55, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1384 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:206, tRAS:130, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:54, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1385 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:205, tRAS:129, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:53, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1386 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:204, tRAS:128, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:52, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1387 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:203, tRAS:127, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:51, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1388 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:202, tRAS:126, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:50, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1389 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:201, tRAS:125, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:49, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1390 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:200, tRAS:124, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:48, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1391 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:199, tRAS:123, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:47, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1392 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:198, tRAS:122, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:46, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1393 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:197, tRAS:121, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:45, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1394 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:196, tRAS:120, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:44, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1395 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:195, tRAS:119, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:43, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1396 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:194, tRAS:118, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:42, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1397 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:193, tRAS:117, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:41, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1398 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:192, tRAS:116, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:40, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1399 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:191, tRAS:115, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:39, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1400 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:190, tRAS:114, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:38, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1401 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:189, tRAS:113, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:37, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1402 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:188, tRAS:112, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:36, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1403 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:187, tRAS:111, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:35, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1404 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:186, tRAS:110, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:34, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1405 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:185, tRAS:109, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:33, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1406 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:184, tRAS:108, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:32, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1407 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:183, tRAS:107, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:31, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1408 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:182, tRAS:106, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:30, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1409 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:181, tRAS:105, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:29, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1410 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:180, tRAS:104, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:28, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1411 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:179, tRAS:103, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:27, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1412 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:178, tRAS:102, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:26, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1413 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:177, tRAS:101, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:25, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1414 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:176, tRAS:100, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:24, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1415 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:175, tRAS:99, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:23, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1416 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:174, tRAS:98, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:22, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1417 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:173, tRAS:97, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:21, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1418 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:172, tRAS:96, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:20, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1419 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:171, tRAS:95, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:19, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1420 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:170, tRAS:94, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:18, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1421 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:169, tRAS:93, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:17, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1422 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:168, tRAS:92, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:16, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1423 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:167, tRAS:91, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:15, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1424 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:166, tRAS:90, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:14, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1425 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:165, tRAS:89, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:13, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1426 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:164, tRAS:88, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:12, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1427 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:163, tRAS:87, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:11, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1428 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:162, tRAS:86, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:10, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1429 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:161, tRAS:85, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:9, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1430 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:160, tRAS:84, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:8, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1431 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:159, tRAS:83, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:7, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1432 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:158, tRAS:82, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:6, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1433 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:157, tRAS:81, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:5, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1434 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:156, tRAS:80, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:4, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1435 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:155, tRAS:79, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:3, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1436 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:154, tRAS:78, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:2, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1437 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:153, tRAS:77, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:1, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1438 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:ACT1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:152, tRAS:76, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1439 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:151, tRAS:75, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1440 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR0, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:150, tRAS:74, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# next cycle: clock -                 1441 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:149, tRAS:73, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:75, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:93, tCCD_S_WR:13, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:137, tCCD_S_WTR:101}}
# next cycle: clock -                 1442 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:148, tRAS:72, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:74, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:92, tCCD_S_WR:12, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:136, tCCD_S_WTR:100}}
# next cycle: clock -                 1443 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:147, tRAS:71, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:73, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:91, tCCD_S_WR:11, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:135, tCCD_S_WTR:99}}
# next cycle: clock -                 1444 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:146, tRAS:70, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:72, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:90, tCCD_S_WR:10, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:134, tCCD_S_WTR:98}}
# next cycle: clock -                 1445 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:145, tRAS:69, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:71, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:89, tCCD_S_WR:9, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:133, tCCD_S_WTR:97}}
# next cycle: clock -                 1446 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:144, tRAS:68, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:70, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:88, tCCD_S_WR:8, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:132, tCCD_S_WTR:96}}
# next cycle: clock -                 1447 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:143, tRAS:67, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:69, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:87, tCCD_S_WR:7, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:131, tCCD_S_WTR:95}}
# next cycle: clock -                 1448 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:142, tRAS:66, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:68, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:86, tCCD_S_WR:6, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:130, tCCD_S_WTR:94}}
# next cycle: clock -                 1449 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:141, tRAS:65, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:67, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:85, tCCD_S_WR:5, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:129, tCCD_S_WTR:93}}
# next cycle: clock -                 1450 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:140, tRAS:64, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:66, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:84, tCCD_S_WR:4, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:128, tCCD_S_WTR:92}}
# next cycle: clock -                 1451 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:139, tRAS:63, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:65, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:83, tCCD_S_WR:3, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:127, tCCD_S_WTR:91}}
# next cycle: clock -                 1452 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:138, tRAS:62, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:64, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:82, tCCD_S_WR:2, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:126, tCCD_S_WTR:90}}
# next cycle: clock -                 1453 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:137, tRAS:61, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:63, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:81, tCCD_S_WR:1, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:125, tCCD_S_WTR:89}}
# next cycle: clock -                 1454 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:136, tRAS:60, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:62, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:80, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:124, tCCD_S_WTR:88}}
# next cycle: clock -                 1455 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:135, tRAS:59, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:61, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:79, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:123, tCCD_S_WTR:87}}
# next cycle: clock -                 1456 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:134, tRAS:58, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:60, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:78, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:122, tCCD_S_WTR:86}}
# next cycle: clock -                 1457 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:133, tRAS:57, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:59, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:77, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:121, tCCD_S_WTR:85}}
# next cycle: clock -                 1458 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:132, tRAS:56, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:58, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:76, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:120, tCCD_S_WTR:84}}
# next cycle: clock -                 1459 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:131, tRAS:55, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:57, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:75, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:119, tCCD_S_WTR:83}}
# next cycle: clock -                 1460 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:130, tRAS:54, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:56, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:74, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:118, tCCD_S_WTR:82}}
# next cycle: clock -                 1461 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:129, tRAS:53, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:55, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:73, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:117, tCCD_S_WTR:81}}
# next cycle: clock -                 1462 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:128, tRAS:52, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:54, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:72, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:116, tCCD_S_WTR:80}}
# next cycle: clock -                 1463 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:127, tRAS:51, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:53, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:71, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:115, tCCD_S_WTR:79}}
# next cycle: clock -                 1464 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:126, tRAS:50, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:52, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:70, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:114, tCCD_S_WTR:78}}
# next cycle: clock -                 1465 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:125, tRAS:49, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:51, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:69, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:113, tCCD_S_WTR:77}}
# next cycle: clock -                 1466 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:124, tRAS:48, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:50, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:68, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:112, tCCD_S_WTR:76}}
# next cycle: clock -                 1467 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:123, tRAS:47, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:49, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:67, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:111, tCCD_S_WTR:75}}
# next cycle: clock -                 1468 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:122, tRAS:46, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:48, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:66, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:110, tCCD_S_WTR:74}}
# next cycle: clock -                 1469 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:121, tRAS:45, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:47, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:65, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:109, tCCD_S_WTR:73}}
# next cycle: clock -                 1470 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:120, tRAS:44, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:46, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:64, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:108, tCCD_S_WTR:72}}
# next cycle: clock -                 1471 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:119, tRAS:43, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:45, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:63, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:107, tCCD_S_WTR:71}}
# next cycle: clock -                 1472 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:118, tRAS:42, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:44, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:62, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:106, tCCD_S_WTR:70}}
# next cycle: clock -                 1473 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:117, tRAS:41, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:43, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:61, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:105, tCCD_S_WTR:69}}
# next cycle: clock -                 1474 
#  queue_main[0], '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:WR1, open_cmd:NULL, status:in_progress, operation:write, tp:'{tRC:116, tRAS:40, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:42, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:60, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:104, tCCD_S_WTR:68}}
# Break key hit
# Break at N:/MSD/nandini/MSD-final-Project/definitions1.sv line 217
quit -sim
# End time: 23:54:42 on Dec 02,2023, Elapsed time: 0:00:45
# Errors: 0, Warnings: 4
# Compile of declarations0.sv was successful.
# Compile of definitions0.sv was successful.
# Compile of memory_scheduler.sv was successful with warnings.
# Compile of test.sv was successful.
# Compile of declarations1.sv was successful.
# Compile of definitions1.sv was successful with warnings.
# 6 compiles, 0 failed with no errors.
vsim -c -do "run -all" +in_file=trace.txt +out_file=dram.txt +debug=3 memory_scheduler
# vsim -c -do "run -all" "+in_file=trace.txt" "+out_file=dram.txt" "+debug=3" memory_scheduler 
# Start time: 23:55:29 on Dec 02,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(69): (vopt-2240) Treating stand-alone use of function 'read_from_file' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.declarations1(fast)
# Loading work.declarations0(fast)
# Loading work.definitions0(fast)
# Loading work.definitions1(fast)
# Loading work.memory_scheduler(fast)
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] declarations0::oper' from type 'bit[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /definitions1 File: N:/MSD/nandini/MSD-final-Project/definitions1.sv Line: 41
# run -all
# [0] Pushed request: Core 0 {0 0 0 0 0 0 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 0
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# [1] Pushed request: Core 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# [2] Pushed request: Core 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 2
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT0 NULL in_progress d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# [3] Pushed request: Core 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 3
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT0 NULL in_progress d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# [4] Pushed request: Core 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 4
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {228 152 22 14 0 0 0 0 76 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# [5] Pushed request: Core 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 5
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {227 151 21 13 0 0 0 0 75 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# [6] Pushed request: Core 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 6
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {226 150 20 12 0 0 0 0 74 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# [7] Pushed request: Core 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 7
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {225 149 19 11 0 0 0 0 73 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# [8] Pushed request: Core 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 8
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {224 148 18 10 0 0 0 0 72 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# [9] Pushed request: Core 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 9
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {223 147 17 9 0 0 0 0 71 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# [10] Pushed request: Core 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 10
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {222 146 16 8 0 0 0 0 70 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# [11] Pushed request: Core 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 11
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {221 145 15 7 0 0 0 0 69 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# [12] Pushed request: Core 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 12
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {220 144 14 6 0 0 0 0 68 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# [13] Pushed request: Core 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 13
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {219 143 13 5 0 0 0 0 67 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# [14] Pushed request: Core 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 14
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {218 142 12 4 0 0 0 0 66 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# [15] Pushed request: Core 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 15
# Queue Element 0: Time: 0 {0 0 0 0 0 0 0} ACT1 NULL in_progress d_read {217 141 11 3 0 0 0 0 65 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# clock -                  178 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [179] Pushed request: Core 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 179
# Queue Element 0: Time: 1 {1 63 1 1 0 15 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# clock -                  412 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [413] Pushed request: Core 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 413
# Queue Element 0: Time: 2 {2 1 2 2 0 14 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# clock -                  590 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [591] Pushed request: Core 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 591
# Queue Element 0: Time: 0 {3 2 3 3 0 13 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# clock -                  768 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [769] Pushed request: Core 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 769
# Queue Element 0: Time: 1 {4 4 0 4 0 12 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# clock -                 1002 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [1003] Pushed request: Core 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1003
# Queue Element 0: Time: 2 {5 8 1 5 0 11 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# clock -                 1180 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [1181] Pushed request: Core 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1181
# Queue Element 0: Time: 0 {6 16 2 6 0 10 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# clock -                 1358 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [1359] Pushed request: Core 1 {22 4 2 6 0 10 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1359
# Queue Element 0: Time: 1 {7 32 3 7 0 9 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 1 {22 4 2 6 0 10 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# clock -                 1592 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [1593] Pushed request: Core 2 {23 2 3 7 0 9 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1593
# Queue Element 0: Time: 2 {8 16 0 0 0 8 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 1 {22 4 2 6 0 10 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 2 {23 2 3 7 0 9 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# clock -                 1770 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [1771] Pushed request: Core 0 {24 1 0 0 0 8 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1771
# Queue Element 0: Time: 0 {9 8 1 1 0 7 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 1 {22 4 2 6 0 10 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 2 {23 2 3 7 0 9 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 0 {24 1 0 0 0 8 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# clock -                 1948 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# [1949] Pushed request: Core 1 {25 0 1 1 0 7 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Printing Queue Contents at simulation time 1949
# Queue Element 0: Time: 1 {10 4 2 2 0 6 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 1: Time: 2 {11 2 3 3 0 5 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 2: Time: 0 {12 1 0 4 0 4 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 3: Time: 1 {13 0 1 5 0 3 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 4: Time: 2 {14 1 2 6 0 2 2} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 5: Time: 0 {15 2 3 7 0 1 1} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 6: Time: 1 {16 4 0 0 0 0 0} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 7: Time: 2 {17 8 1 1 0 15 3} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 8: Time: 0 {18 16 2 2 0 14 2} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 9: Time: 1 {19 32 3 3 0 13 1} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 10: Time: 2 {20 16 0 4 0 12 0} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 11: Time: 0 {21 8 1 5 0 11 3} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 12: Time: 1 {22 4 2 6 0 10 2} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 13: Time: 2 {23 2 3 7 0 9 1} NULL NULL not_started i_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 14: Time: 0 {24 1 0 0 0 8 0} NULL NULL not_started d_read {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# Queue Element 15: Time: 1 {25 0 1 1 0 7 3} NULL NULL not_started write {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0}
# clock -                 2182 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 2360 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 2538 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 2772 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 2950 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 3128 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 3362 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 3540 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 3718 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 3952 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 4130 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 4308 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 4542 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:22, col_high:4, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 4720 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:23, col_high:2, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 4898 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:24, col_high:1, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# clock -                 5132 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:25, col_high:0, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# End of simulation of trace.txt
quit -sim
# End time: 23:59:49 on Dec 02,2023, Elapsed time: 0:04:20
# Errors: 0, Warnings: 4
# Compile of declarations0.sv was successful.
# Compile of definitions0.sv was successful.
# Compile of memory_scheduler.sv was successful with warnings.
# Compile of test.sv was successful.
# Compile of declarations1.sv was successful.
# Compile of definitions1.sv was successful with warnings.
# 6 compiles, 0 failed with no errors.
vsim -c -do "run -all" +in_file=trace.txt +out_file=dram.txt +debug=3 memory_scheduler
# vsim -c -do "run -all" "+in_file=trace.txt" "+out_file=dram.txt" "+debug=3" memory_scheduler 
# Start time: 00:00:01 on Dec 03,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(69): (vopt-2240) Treating stand-alone use of function 'read_from_file' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.declarations1(fast)
# Loading work.declarations0(fast)
# Loading work.definitions0(fast)
# Loading work.definitions1(fast)
# Loading work.memory_scheduler(fast)
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] declarations0::oper' from type 'bit[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /definitions1 File: N:/MSD/nandini/MSD-final-Project/definitions1.sv Line: 41
# run -all
#  queue_main[0].tp = 0
# clock -                  178 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                  412 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                  590 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                  768 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 1002 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 1180 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 1358 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 1592 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 1770 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 1948 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 2182 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 2360 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 2538 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 2772 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 2950 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 3128 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 3362 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 3540 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 3718 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 3952 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 4130 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 4308 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 4542 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:22, col_high:4, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 4720 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:23, col_high:2, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 4898 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:24, col_high:1, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:54, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:16, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 5132 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:25, col_high:0, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:76, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# End of simulation of trace.txt
quit -sim
# Compile of declarations0.sv was successful.
# Compile of definitions0.sv was successful.
# Compile of memory_scheduler.sv was successful with warnings.
# Compile of test.sv was successful.
# Compile of declarations1.sv was successful.
# Compile of definitions1.sv was successful with warnings.
# 6 compiles, 0 failed with no errors.
# End time: 00:02:24 on Dec 03,2023, Elapsed time: 0:02:23
# Errors: 0, Warnings: 5
vsim -c -do "run -all" +in_file=trace.txt +out_file=dram.txt +debug=3 memory_scheduler
# vsim -c -do "run -all" "+in_file=trace.txt" "+out_file=dram.txt" "+debug=3" memory_scheduler 
# Start time: 00:02:29 on Dec 03,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: N:/MSD/deepthi/MSD-final-Project/memory_scheduler.sv(69): (vopt-2240) Treating stand-alone use of function 'read_from_file' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.declarations1(fast)
# Loading work.declarations0(fast)
# Loading work.definitions0(fast)
# Loading work.definitions1(fast)
# Loading work.memory_scheduler(fast)
# ** Warning: (vsim-8386) Illegal assignment to type 'enum bit[1:0] declarations0::oper' from type 'bit[1:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /definitions1 File: N:/MSD/nandini/MSD-final-Project/definitions1.sv Line: 41
# run -all
#  queue_main[0].tp = 0
# clock -                  232 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:0, col_high:0, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                  542 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:1, col_high:63, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                  774 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:2, col_high:1, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 1006 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:3, col_high:2, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 1316 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:4, col_high:4, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 1548 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:5, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 1780 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:6, col_high:16, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 2090 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:7, col_high:32, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 2322 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:8, col_high:16, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 2554 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:9, col_high:8, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 2864 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:10, col_high:4, bank:2, bank_group:2, channel:0, col_low:6, byte_sel:2}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 3096 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:11, col_high:2, bank:3, bank_group:3, channel:0, col_low:5, byte_sel:1}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 3328 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:12, col_high:1, bank:0, bank_group:4, channel:0, col_low:4, byte_sel:0}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 3638 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:13, col_high:0, bank:1, bank_group:5, channel:0, col_low:3, byte_sel:3}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 3870 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:14, col_high:1, bank:2, bank_group:6, channel:0, col_low:2, byte_sel:2}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 4102 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:15, col_high:2, bank:3, bank_group:7, channel:0, col_low:1, byte_sel:1}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 4412 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:16, col_high:4, bank:0, bank_group:0, channel:0, col_low:0, byte_sel:0}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 4644 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:17, col_high:8, bank:1, bank_group:1, channel:0, col_low:15, byte_sel:3}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 4876 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:18, col_high:16, bank:2, bank_group:2, channel:0, col_low:14, byte_sel:2}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 5186 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:19, col_high:32, bank:3, bank_group:3, channel:0, col_low:13, byte_sel:1}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 5418 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:20, col_high:16, bank:0, bank_group:4, channel:0, col_low:12, byte_sel:0}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 5650 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:21, col_high:8, bank:1, bank_group:5, channel:0, col_low:11, byte_sel:3}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 5960 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:22, col_high:4, bank:2, bank_group:6, channel:0, col_low:10, byte_sel:2}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 6192 , Deleted entry from queue - '{cpu_cycles:2, mapped_add:'{row:23, col_high:2, bank:3, bank_group:7, channel:0, col_low:9, byte_sel:1}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:i_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 6424 , Deleted entry from queue - '{cpu_cycles:0, mapped_add:'{row:24, col_high:1, bank:0, bank_group:0, channel:0, col_low:8, byte_sel:0}, curr_cmd:PRE, open_cmd:NULL, status:processed, operation:d_read, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
#  queue_main[0].tp = 0
# clock -                 6734 , Deleted entry from queue - '{cpu_cycles:1, mapped_add:'{row:25, col_high:0, bank:1, bank_group:1, channel:0, col_low:7, byte_sel:3}, curr_cmd:PRE, open_cmd:WR, status:processed, operation:write, tp:'{tRC:0, tRAS:0, tRRD_L:0, tRRD_S:0, tRP:0, tRFC:0, tCWD:0, tCL:0, tRCD:0, tWR:0, tRTP:0, tCCD_L:0, tCCD_S:0, tCCD_L_WR:0, tCCD_S_WR:0, tBURST:0, tCCD_L_RTW:0, tCCD_S_RTW:0, tCCD_L_WTR:0, tCCD_S_WTR:0}}
# End of simulation of trace.txt
quit -sim
# End time: 00:03:49 on Dec 03,2023, Elapsed time: 0:01:20
# Errors: 0, Warnings: 3
