{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Notebook to generate VHDL for SAD"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np \n",
    "import math"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 82,
   "metadata": {},
   "outputs": [],
   "source": [
    "################################################\n",
    "################## Parametros ##################\n",
    "block_size = 4\n",
    "bit_width = 8\n",
    "proc_parallel = True        # True: processamento paralelo de bloco todo, False: processamento por linha\n",
    "files = ['adder.vhd']       # Lista de componentes para add\n",
    "\n",
    "if proc_parallel:\n",
    "    file_name = ('sad_' + str(int(math.sqrt(block_size))) + 'x' + str(int(math.sqrt(block_size))) + '_parallel')\n",
    "else:\n",
    "    file_name = ('sad_' + str(int(math.sqrt(block_size))) + 'x' + str(int(math.sqrt(block_size))) + '_line')\n",
    "\n",
    "pack_name = 'type_pack'\n",
    "rewrite_package = False\n",
    "################################################"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 83,
   "metadata": {},
   "outputs": [],
   "source": [
    "################################################# Port ################################################\n",
    "port = ('''pixels_O: in input_line;\n",
    "    pixels_R: in input_line;\n",
    "    sad_out: out std_logic_vector(''' + str(math.ceil(np.log2(block_size))+bit_width-1) + ''' downto 0)''')\n",
    "\n",
    "################################################# Components ################################################\n",
    "components = []\n",
    "line_qnt = 0\n",
    "\n",
    "for comp in files:\n",
    "    with open(comp, \"r\") as file:\n",
    "        lines = file.readlines()\n",
    "\n",
    "    line_split = []\n",
    "    for i in range(len(lines)):                # Separa os componentes de cada linha lida\n",
    "        line_split.append(lines[i].split())\n",
    "\n",
    "    end_line = 0\n",
    "    for i in range(0,len(lines),1):                 # Itera em todas linhas        \n",
    "        if line_split[i] != []:                     # Verifica se não é uma linha vazia\n",
    "            if line_split[i][0] == 'entity':        # Vê se é entity                \n",
    "                begin_line = i\n",
    "            elif line_split[i][0] == 'end':         # Vê se é o final de entity\n",
    "                if end_line == 0:\n",
    "                    end_line = i\n",
    "\n",
    "    for l in range(begin_line,end_line+1,1):        # Pega todas as linhas da entity\n",
    "        components.append(lines[l])\n",
    "\n",
    "    line1_split = components[line_qnt].split()      # Alterando a palavra 'entity' \n",
    "    line1_split[0] = 'component'                    # para 'component'\n",
    "    line1_split.append('\\n')\n",
    "    components[line_qnt] = ' '.join(line1_split)\n",
    "\n",
    "    linelast_split = components[-1].split()         # Alterando a última palavra \n",
    "    linelast_split[-1] = 'component;'               # para 'component'\n",
    "    components[-1] = ' '.join(linelast_split)\n",
    "\n",
    "    components.append('\\n\\n')\n",
    "    line_qnt = len(components)\n",
    "\n",
    "components_concat = ' '.join(components)         #  Junta todos componentes\n",
    "\n",
    "################################################# Signals ################################################\n",
    "if proc_parallel:                           # Ex: bloco 4x4 processa 16 em paralelo\n",
    "    limit = block_size\n",
    "else:\n",
    "    limit = int(math.sqrt(block_size))      # Ex: bloco 4x4 processa 4 vezes cada linha de 4\n",
    "\n",
    "sub = []    # Sinais da 1a subtracao (estrutura basica)\n",
    "for i in range(0,limit):\n",
    "    sub.append('signal sub_' + str(i) + ': std_logic_vector(' + str(bit_width) + ' downto 0);')\n",
    "sub.append('\\n')\n",
    "sub_concat = '\\n'.join(sub)\n",
    "\n",
    "abs = []    # Sinais do calculo do absoluto (estrutura basica)\n",
    "for i in range(0,limit):\n",
    "    abs.append('signal abs_' + str(i) + ': std_logic_vector(' + str(bit_width-1) + ' downto 0);')\n",
    "abs.append('\\n')\n",
    "abs_concat = '\\n'.join(abs)\n",
    "\n",
    "sum0 = []   # Sinais da 1a soma (estrutura basica)\n",
    "for i in range(0,limit,2):\n",
    "    sum0.append('signal sum_' + str(i) + str(i+1) + ': std_logic_vector(' + str(bit_width) + ' downto 0);')\n",
    "sum0.append('\\n')\n",
    "sum0_concat = '\\n'.join(sum0)\n",
    "\n",
    "after_sums = [] # Sinais dos outros niveis de soma abaixo \n",
    "for k in range(1,math.ceil(np.log2(limit))):    # Qtd de niveis de soma\n",
    "    qtd_sum = int(limit/(2**(k+1)))             # Qtd de somados por nivel\n",
    "    for j in range(0,qtd_sum):\n",
    "        after_sums.append('signal sum_after_'+str(k)+str(j)+': std_logic_vector('+str(bit_width+k)+' downto 0);')\n",
    "after_sums.append('\\n')\n",
    "after_sums_concat = '\\n'.join(after_sums)\n",
    "\n",
    "signals = []\n",
    "signals.append(sub_concat + abs_concat + sum0_concat + after_sums_concat)\n",
    "signals_concat = ''.join(signals)\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 84,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.std_logic_unsigned.all;\n",
      "use ieee.numeric_std.all;\n",
      "use work.type_pack.all;\n",
      "\n",
      "entity sad_2x2_parallel is \n",
      "port(\n",
      "    pixels_O: in input_line;\n",
      "    pixels_R: in input_line;\n",
      "    sad_out: out std_logic_vector(9 downto 0)\n",
      ");\n",
      "end sad_2x2_parallel;\n",
      "\n",
      "architecture arch_sad of sad_2x2_parallel is \n",
      "\n",
      "-- Components \n",
      "component adder is \n",
      " generic (N: integer);\n",
      " port(\n",
      " \t\tA, B: in std_logic_vector(N-1 downto 0);\n",
      " \t\tS: out std_logic_vector(N downto 0)\n",
      " );\n",
      " end component; \n",
      "\n",
      "\n",
      "-- Signals\n",
      "signal sub_0: std_logic_vector(8 downto 0);\n",
      "signal sub_1: std_logic_vector(8 downto 0);\n",
      "signal sub_2: std_logic_vector(8 downto 0);\n",
      "signal sub_3: std_logic_vector(8 downto 0);\n",
      "\n",
      "signal abs_0: std_logic_vector(7 downto 0);\n",
      "signal abs_1: std_logic_vector(7 downto 0);\n",
      "signal abs_2: std_logic_vector(7 downto 0);\n",
      "signal abs_3: std_logic_vector(7 downto 0);\n",
      "\n",
      "signal sum_01: std_logic_vector(8 downto 0);\n",
      "signal sum_23: std_logic_vector(8 downto 0);\n",
      "\n",
      "signal sum_after_10: std_logic_vector(9 downto 0);\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# Texto do VHDL\n",
    "vhdl = ('''library ieee;\n",
    "use ieee.std_logic_1164.all;\n",
    "use ieee.std_logic_unsigned.all;\n",
    "use ieee.numeric_std.all;\n",
    "use work.''' + pack_name + '''.all;\n",
    "\n",
    "entity ''' + file_name + ''' is \n",
    "port(\n",
    "    ''' + port + '''\n",
    ");\n",
    "end ''' + file_name + ''';\n",
    "\n",
    "architecture arch_sad of ''' + file_name + ''' is \n",
    "\n",
    "-- Components \n",
    "''' + components_concat + '''\n",
    "-- Signals\n",
    "''' + signals_concat + '''\n",
    "\n",
    "begin'''\n",
    ")\n",
    "\n",
    "print(vhdl)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "abs_0 <= std_logic_vector(abs(signed((sub_0)));\n",
    "abs_1 <= std_logic_vector(abs(signed((sub_1)));\n",
    "abs_2 <= std_logic_vector(abs(signed((sub_2)));\n",
    "abs_3 <= std_logic_vector(abs(signed((sub_3)));"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Geração do Package"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Criando package de tipo\n",
    "pack = ('''library ieee;\n",
    "use ieee.std_logic_1164.all;\n",
    "use ieee.std_logic_unsigned.all;\n",
    "use ieee.numeric_std.all;\n",
    "\n",
    "package ''' + pack_name + ''' is\n",
    "    \n",
    "    constant bit_width: natural := ''' + str(bit_width) + '''; \n",
    "    type input_line is array (0 to ''' + str(block_size-1) + \") of std_logic_vector(\" + str(bit_width-1) + ''' downto 0);\n",
    "\n",
    "end ''' + pack_name + ';'\n",
    ")\n",
    "\n",
    "if rewrite_package:\n",
    "    pack_file = open((pack_name + \".vhd\"), \"w\")\n",
    "    pack_file.write(pack)\n",
    "    pack_file.close()"
   ]
  }
 ],
 "metadata": {
  "interpreter": {
   "hash": "4c125032701757adfc1644e981300455e6a15f528ec9c7130d4823d92730fcba"
  },
  "kernelspec": {
   "display_name": "Python 3.10.0 64-bit",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.0"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
