#ifndef pcap_regs_offsets
#define pcap_regs_offsets

#define CFG0_I2C_A_offset 6#define CFG0_OLF_FTUNE_offset 2#define CFG0_OLF_CTUNE_offset 0#define CFG1_OX_DIS_offset 7#define CFG1_OX_DIV4_offset 5#define CFG1_OX_AUTOSTOP_DIS_offset 4#define CFG1_OX_STOP_offset 3#define CFG1_OX_RUN_offset 0#define CFG2_RDCHG_INT_SEL1_offset 6#define CFG2_RDCHG_INT_SEL0_offset 4#define CFG2_RDCHG_INT_EN_offset 3#define CFG2_RDCHG_EXT_EN_offset 1#define CFG3_AUX_PD_DIS_offset 6#define CFG3_AUX_CINT_offset 5#define CFG3_RDCHG_OPEN_offset 3#define CFG3_RDCHG_PERM_EN_offset 2#define CFG3_RDCHG_EXT_PERM_offset 1#define CFG3_RCHG_SEL_offset 0#define CFG4_C_REF_INT_offset 7#define CFG4_C_COMP_EXT_offset 5#define CFG4_C_COMP_INT_offset 4#define CFG4_C_DIFFERENTIAL_offset 1#define CFG4_C_FLOATING_offset 0#define CFG5_CY_PRE_MR1_SHORT_offset 7#define CFG5_C_PORT_PAT_offset 5#define CFG5_CY_HFCLK_SEL_offset 3#define CFG5_CY_DIV4_DIS_offset 2#define CFG5_CY_PRE_LONG_offset 1#define CFG5_C_DC_BALANCE_offset 0#define CFG6_C_PORT_EN_offset 0#define CFG7_C_AVRG_LOW_offset 0#define CFG8_C_AVRG_HIGH_offset 0#define CFG9_CONV_TIME_LOW_offset 0#define CFG10_CONV_TIME_MID_offset 0#define CFG11_CONV_TIME_HIGH_offset 0#define CFG12_DISCHARGE_TIME_LOW_offset 0#define CFG13_C_STARTONPIN_offset 6#define CFG13_C_TRIG_SEL_offset 2#define CFG13_DISCHARGE_TIME_HIGH_offset 0#define CFG14_PRECHARGE_TIME_LOW_offset 0#define CFG15_C_FAKE_offset 2#define CFG15_PRECHARGE_TIME_HIGH_offset 0#define CFG16_FULLCHARGE_TIME_LOW_offset 0#define CFG17_C_REF_SEL_offset 2#define CFG17_FULLCHARGE_TIME_HIGH_offset 0#define CFG18_C_G_OP_RUN_offset 7#define CFG18_C_G_OP_EXT_offset 6#define CFG18_C_G_EN_offset 0#define CFG19_C_G_OP_VU_offset 6#define CFG19_C_G_OP_ATTN_offset 4#define CFG19_C_G_TIME_offset 0#define CFG20_R_CY_offset 7#define CFG20_C_G_OP_TR_offset 0#define CFG21_R_TRIG_PREDIV_LOW_offset 0#define CFG22_R_TRIG_SEL_offset 4#define CFG22_R_AVRG_offset 2#define CFG22_R_TRIG_PREDIV_HIGH_offset 0#define CFG23_R_PORT_EN_offset 6#define CFG23_R_PORT_EN_IMES_offset 5#define CFG23_R_PORT_EN_IREF_offset 4#define CFG23_R_FAKE_offset 2#define CFG23_R_STARTONPIN_offset 0#define CFG24_TDC_CHAN_EN_offset 4#define CFG24_TDC_ALUPERMOPEN_offset 3#define CFG24_TDC_NOISE_DIS_offset 2#define CFG24_TDC_MUPU_SPEED_offset 0#define CFG25_TDC_MUPU_NO_offset 2#define CFG26_TDC_QHA_SEL_offset 2#define CFG26_TDC_NOISE_CY_DIS_offset 1#define CFG27_DSP_MOFLO_EN_offset 6#define CFG27_DSP_SPEED_offset 2#define CFG27_PG1xPG3_offset 1#define CFG27_PG0xPG2_offset 0#define CFG28_WD_DIS_offset 0#define CFG29_DSP_STARTONPIN_offset 4#define CFG29_DSP_FF_IN_offset 0#define CFG30_PG5_INTN_EN_offset 7#define CFG30_PG4_INTN_EN_offset 6#define CFG30_DSP_START_EN_offset 0#define CFG31_PI1_TOGGLE_EN_offset 7#define CFG31_PI0_TOGGLE_EN_offset 6#define CFG31_PI0_RES_offset 4#define CFG31_PI0_PDM_SEL_offset 3#define CFG31_PI0_CLK_SEL_offset 0#define CFG32_PI1_RES_offset 5#define CFG32_PI1_PDM_SEL_offset 3#define CFG32_PI1_CLK_SEL_offset 0#define CFG33_PG_DIR_IN_offset 4#define CFG33_PG_PU_offset 0#define CFG34_INT_TRIG_BG_offset 7#define CFG34_DSP_TRIG_BG_offset 6#define CFG34_BG_PERM_offset 5#define CFG34_AUTOSTART_offset 4#define CFG35_CDC_GAIN_CORR_LOW_offset 0#define CFG38_BG_TIME_offset 0#define CFG39_PULSE_SEL1_offset 4#define CFG39_PULSE_SEL0_offset 0#define CFG40_C_SENSE_SEL_offset 0#define CFG41_R_SENSE_SEL_offset 0#define CFG42_ALARM1_SELECT_offset 6#define CFG42_ALARM0_SELECT_offset 4#define CFG42_EN_ASYNC_RD_offset 3#define CFG42_HS_MODE_SEL_offset 2#define CFG42_R_MEDIAN_EN_offset 1#define CFG42_C_MEDIAN_EN_offset 0#define CFG47_RUNBIT_offset 0#define CFG48_MEM_LOCK_offset 0#define CFG49_SERIAL_NUMBER_LOW_offset 0#define CFG50_SERIAL_NUMBER_HIGH_offset 0#define CFG54_MEM_CTRL_offset 0#define CFG62_CHARGE_PUMP_LOW_offset 0#define CFG63_CHARGE_PUMP_HIGH_offset 0

#endif