

================================================================
== Vivado HLS Report for 'read_pixel_data'
================================================================
* Date:           Tue Jan 23 17:37:06 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_axi
* Solution:       KCU035
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     0.835|        0.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- FrameLoop     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + WriteInLoop  |    ?|    ?|         1|          1|          1|     ?|    yes   |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	5  / (!tmp_6)
	4  / (tmp_6)
4 --> 
	5  / (tmp_7)
	4  / (!tmp_7)
5 --> 
	2  / (inFrame)

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %StreamOut_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [1 x i8]* @p_str71)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamOut_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str60, [1 x i8]* @p_str61, [1 x i8]* @p_str62, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str63, [1 x i8]* @p_str64)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamIn_V_Data_V, i4* %StreamIn_V_User_V, [5 x i8]* @p_str312, i32 0, i32 0, [5 x i8]* @p_str413, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.83ns)   --->   "br label %.loopexit._crit_edge" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:35]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 0.83>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i4 [ 0, %codeRepl ], [ %DataBuf_User_V_3, %.loopexit ]" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:84]   --->   Operation 10 'phi' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:35]   --->   Operation 11 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:35]   --->   Operation 12 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:36]   --->   Operation 13 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Val2_3, i32 3)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:40]   --->   Operation 14 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %1, label %0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:40]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call { i128, i4 } @_ssdm_op_Read.axis.volatile.i128P.i4P(i128* %StreamIn_V_Data_V, i4* %StreamIn_V_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:42]   --->   Operation 16 'read' 'empty' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_Data_V = extractvalue { i128, i4 } %empty, 0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:42]   --->   Operation 17 'extractvalue' 'tmp_Data_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_User_V = extractvalue { i128, i4 } %empty, 1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:42]   --->   Operation 18 'extractvalue' 'tmp_User_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.83ns)   --->   "store i128 %tmp_Data_V, i128* @DataBuf_Data_V, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/CustomLogic.h:51->/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:42]   --->   Operation 19 'store' <Predicate = (!tmp_1)> <Delay = 0.83>
ST_2 : Operation 20 [1/1] (0.83ns)   --->   "br label %3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:44]   --->   Operation 20 'br' <Predicate = (!tmp_1)> <Delay = 0.83>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Val2_3, i32 2)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:48]   --->   Operation 21 'bitselect' 'tmp_3' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %._crit_edge252, label %2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:48]   --->   Operation 22 'br' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.69ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P.i4P(i128* %StreamOut_V_Data_V, i4* %StreamOut_V_User_V, i128 0, i4 %p_Val2_3)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:53]   --->   Operation 23 'write' <Predicate = (tmp_1 & !tmp_3)> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br label %._crit_edge252" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:54]   --->   Operation 24 'br' <Predicate = (tmp_1 & !tmp_3)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.83ns)   --->   "br label %3"   --->   Operation 25 'br' <Predicate = (tmp_1)> <Delay = 0.83>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i4 [ %p_Val2_3, %._crit_edge252 ], [ %tmp_User_V, %0 ]"   --->   Operation 26 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%inFrame = phi i1 [ false, %._crit_edge252 ], [ true, %0 ]"   --->   Operation 27 'phi' 'inFrame' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i4 %p_Val2_s to i1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:57]   --->   Operation 28 'trunc' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %4, label %._crit_edge253" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:57]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Val2_s, i32 1)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:57]   --->   Operation 30 'bitselect' 'tmp_5' <Predicate = (tmp_4)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %._crit_edge253, label %5" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:57]   --->   Operation 31 'br' <Predicate = (tmp_4)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_Data_V_1 = load i128* @DataBuf_Data_V, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:59]   --->   Operation 32 'load' 'tmp_Data_V_1' <Predicate = (tmp_4 & !tmp_5)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.69ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P.i4P(i128* %StreamOut_V_Data_V, i4* %StreamOut_V_User_V, i128 %tmp_Data_V_1, i4 %p_Val2_s)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:59]   --->   Operation 33 'write' <Predicate = (tmp_4 & !tmp_5)> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %._crit_edge253" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:60]   --->   Operation 34 'br' <Predicate = (tmp_4 & !tmp_5)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Val2_s, i32 1)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:62]   --->   Operation 35 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.83ns)   --->   "br i1 %tmp_6, label %.preheader.preheader, label %.loopexit" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:62]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.83>
ST_3 : Operation 37 [1/1] (0.83ns)   --->   "br label %.preheader" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:64]   --->   Operation 37 'br' <Predicate = (tmp_6)> <Delay = 0.83>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_User_V_6 = phi i4 [ %tmp_User_V_5, %.preheader.critedge ], [ %p_Val2_s, %.preheader.preheader ]"   --->   Operation 38 'phi' 'tmp_User_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str2) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:64]   --->   Operation 39 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:64]   --->   Operation 40 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:65]   --->   Operation 41 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_Data_V_2 = load i128* @DataBuf_Data_V, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:72]   --->   Operation 42 'load' 'tmp_Data_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.69ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P.i4P(i128* %StreamOut_V_Data_V, i4* %StreamOut_V_User_V, i128 %tmp_Data_V_2, i4 %tmp_User_V_6)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:78]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmp_User_V_6, i32 2)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:81]   --->   Operation 44 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %._crit_edge255, label %.preheader.critedge" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:81]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_20 = call { i128, i4 } @_ssdm_op_Read.axis.volatile.i128P.i4P(i128* %StreamIn_V_Data_V, i4* %StreamIn_V_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:84]   --->   Operation 46 'read' 'empty_20' <Predicate = (!tmp_7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_Data_V_3 = extractvalue { i128, i4 } %empty_20, 0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:84]   --->   Operation 47 'extractvalue' 'tmp_Data_V_3' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_User_V_5 = extractvalue { i128, i4 } %empty_20, 1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:84]   --->   Operation 48 'extractvalue' 'tmp_User_V_5' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.83ns)   --->   "store i128 %tmp_Data_V_3, i128* @DataBuf_Data_V, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/CustomLogic.h:51->/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:84]   --->   Operation 49 'store' <Predicate = (!tmp_7)> <Delay = 0.83>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:88]   --->   Operation 50 'specregionend' 'empty_21' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 51 'br' <Predicate = (!tmp_7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.83>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:88]   --->   Operation 52 'specregionend' 'empty_22' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.83ns)   --->   "br label %.loopexit"   --->   Operation 53 'br' <Predicate = (tmp_6)> <Delay = 0.83>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%DataBuf_User_V_3 = phi i4 [ %tmp_User_V_6, %._crit_edge255 ], [ %p_Val2_s, %._crit_edge253 ]"   --->   Operation 54 'phi' 'DataBuf_User_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:90]   --->   Operation 55 'specregionend' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %inFrame, label %.loopexit._crit_edge, label %6" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:90]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:91]   --->   Operation 57 'ret' <Predicate = (!inFrame)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ StreamIn_V_Data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ StreamIn_V_User_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ StreamOut_V_Data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ StreamOut_V_User_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ DataBuf_Data_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6       (specinterface  ) [ 000000]
StgValue_7       (specinterface  ) [ 000000]
StgValue_8       (specinterface  ) [ 000000]
StgValue_9       (br             ) [ 011111]
p_Val2_3         (phi            ) [ 001100]
StgValue_11      (specloopname   ) [ 000000]
tmp              (specregionbegin) [ 000111]
StgValue_13      (specpipeline   ) [ 000000]
tmp_1            (bitselect      ) [ 001111]
StgValue_15      (br             ) [ 000000]
empty            (read           ) [ 000000]
tmp_Data_V       (extractvalue   ) [ 000000]
tmp_User_V       (extractvalue   ) [ 001111]
StgValue_19      (store          ) [ 000000]
StgValue_20      (br             ) [ 001111]
tmp_3            (bitselect      ) [ 001111]
StgValue_22      (br             ) [ 000000]
StgValue_23      (write          ) [ 000000]
StgValue_24      (br             ) [ 000000]
StgValue_25      (br             ) [ 001111]
p_Val2_s         (phi            ) [ 000111]
inFrame          (phi            ) [ 000111]
tmp_4            (trunc          ) [ 001111]
StgValue_29      (br             ) [ 000000]
tmp_5            (bitselect      ) [ 001111]
StgValue_31      (br             ) [ 000000]
tmp_Data_V_1     (load           ) [ 000000]
StgValue_33      (write          ) [ 000000]
StgValue_34      (br             ) [ 000000]
tmp_6            (bitselect      ) [ 001111]
StgValue_36      (br             ) [ 001111]
StgValue_37      (br             ) [ 001111]
tmp_User_V_6     (phi            ) [ 001111]
StgValue_39      (specloopname   ) [ 000000]
tmp_2            (specregionbegin) [ 001101]
StgValue_41      (specpipeline   ) [ 000000]
tmp_Data_V_2     (load           ) [ 000000]
StgValue_43      (write          ) [ 000000]
tmp_7            (bitselect      ) [ 001111]
StgValue_45      (br             ) [ 000000]
empty_20         (read           ) [ 000000]
tmp_Data_V_3     (extractvalue   ) [ 000000]
tmp_User_V_5     (extractvalue   ) [ 001111]
StgValue_49      (store          ) [ 000000]
empty_21         (specregionend  ) [ 000000]
StgValue_51      (br             ) [ 001111]
empty_22         (specregionend  ) [ 000000]
StgValue_53      (br             ) [ 000000]
DataBuf_User_V_3 (phi            ) [ 011011]
empty_23         (specregionend  ) [ 000000]
StgValue_56      (br             ) [ 011111]
StgValue_57      (ret            ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="StreamIn_V_Data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamIn_V_Data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="StreamIn_V_User_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamIn_V_User_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="StreamOut_V_Data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamOut_V_Data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="StreamOut_V_User_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamOut_V_User_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DataBuf_Data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataBuf_Data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str413"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P.i4P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P.i4P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="132" slack="0"/>
<pin id="86" dir="0" index="1" bw="128" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="1" index="3" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_20/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="0" index="3" bw="128" slack="0"/>
<pin id="97" dir="0" index="4" bw="4" slack="0"/>
<pin id="98" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_23/2 StgValue_33/3 StgValue_43/4 "/>
</bind>
</comp>

<comp id="103" class="1005" name="p_Val2_3_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="1"/>
<pin id="105" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="p_Val2_3_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="4" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="p_Val2_s_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="1"/>
<pin id="118" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="p_Val2_s_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="4" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="inFrame_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="inFrame (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="inFrame_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inFrame/3 "/>
</bind>
</comp>

<comp id="142" class="1005" name="tmp_User_V_6_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="1"/>
<pin id="144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_User_V_6 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_User_V_6_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="4" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_User_V_6/4 "/>
</bind>
</comp>

<comp id="154" class="1005" name="DataBuf_User_V_3_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="1"/>
<pin id="156" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="DataBuf_User_V_3 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="DataBuf_User_V_3_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="4" slack="2"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="DataBuf_User_V_3/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="132" slack="0"/>
<pin id="169" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_Data_V/2 tmp_Data_V_3/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="132" slack="0"/>
<pin id="173" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_User_V/2 tmp_User_V_5/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="128" slack="0"/>
<pin id="177" dir="0" index="1" bw="128" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_19/2 StgValue_49/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="128" slack="0"/>
<pin id="183" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_Data_V_1/3 tmp_Data_V_2/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="0" index="2" bw="3" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_5_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="4" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_6_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_7_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="233" class="1005" name="tmp_User_V_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="1"/>
<pin id="235" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_User_V "/>
</bind>
</comp>

<comp id="247" class="1005" name="tmp_6_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_User_V_5_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_User_V_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="70" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="99"><net_src comp="72" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="102"><net_src comp="74" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="107" pin="4"/><net_sink comp="92" pin=4"/></net>

<net id="115"><net_src comp="107" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="125"><net_src comp="103" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="119" pin="4"/><net_sink comp="92" pin=4"/></net>

<net id="127"><net_src comp="119" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="76" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="78" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="128" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="128" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="141"><net_src comp="133" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="151"><net_src comp="116" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="92" pin=4"/></net>

<net id="153"><net_src comp="145" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="154" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="164"><net_src comp="142" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="116" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="166"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="170"><net_src comp="84" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="84" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="167" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="92" pin=3"/></net>

<net id="191"><net_src comp="66" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="107" pin="4"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="68" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="66" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="107" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="119" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="66" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="119" pin="4"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="62" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="66" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="119" pin="4"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="62" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="66" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="145" pin="4"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="236"><net_src comp="171" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="250"><net_src comp="214" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="171" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="145" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: StreamOut_V_Data_V | {2 3 4 }
	Port: StreamOut_V_User_V | {2 3 4 }
	Port: DataBuf_Data_V | {2 4 }
 - Input state : 
	Port: read_pixel_data : StreamIn_V_Data_V | {2 4 }
	Port: read_pixel_data : StreamIn_V_User_V | {2 4 }
	Port: read_pixel_data : DataBuf_Data_V | {3 4 }
  - Chain level:
	State 1
	State 2
		tmp_1 : 1
		StgValue_15 : 2
		StgValue_19 : 1
		tmp_3 : 1
		StgValue_22 : 2
		StgValue_23 : 1
	State 3
		tmp_4 : 1
		StgValue_29 : 2
		tmp_5 : 1
		StgValue_31 : 2
		StgValue_33 : 1
		tmp_6 : 1
		StgValue_36 : 2
	State 4
		StgValue_43 : 1
		tmp_7 : 1
		StgValue_45 : 2
		StgValue_49 : 1
		empty_21 : 1
	State 5
		DataBuf_User_V_3 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|
| Operation| Functional Unit |
|----------|-----------------|
|   read   |  grp_read_fu_84 |
|----------|-----------------|
|   write  | grp_write_fu_92 |
|----------|-----------------|
|extractvalue|    grp_fu_167   |
|          |    grp_fu_171   |
|----------|-----------------|
|          |   tmp_1_fu_186  |
|          |   tmp_3_fu_194  |
| bitselect|   tmp_5_fu_206  |
|          |   tmp_6_fu_214  |
|          |   tmp_7_fu_222  |
|----------|-----------------|
|   trunc  |   tmp_4_fu_202  |
|----------|-----------------|
|   Total  |                 |
|----------|-----------------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|DataBuf_User_V_3_reg_154|    4   |
|     inFrame_reg_128    |    1   |
|    p_Val2_3_reg_103    |    4   |
|    p_Val2_s_reg_116    |    4   |
|      tmp_6_reg_247     |    1   |
|  tmp_User_V_5_reg_254  |    4   |
|  tmp_User_V_6_reg_142  |    4   |
|   tmp_User_V_reg_233   |    4   |
+------------------------+--------+
|          Total         |   26   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_92 |  p3  |   2  |  128 |   256  ||    9    |
|  grp_write_fu_92 |  p4  |   3  |   4  |   12   ||    15   |
| p_Val2_3_reg_103 |  p0  |   2  |   4  |    8   ||    9    |
|  inFrame_reg_128 |  p0  |   3  |   1  |    3   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   279  ||  3.507  ||    42   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   42   |
|  Register |    -   |   26   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   26   |   42   |
+-----------+--------+--------+--------+
