# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab3.ip_user_files/bd/lab1_design/ip/lab1_design_microblaze_0_0/sim/lab1_design_microblaze_0_0.vhd" \
"../../../../lab3.ip_user_files/bd/lab1_design/ip/lab1_design_axi_gpio_0_0/sim/lab1_design_axi_gpio_0_0.vhd" \
"../../../../lab3.ip_user_files/bd/lab1_design/ip/lab1_design_axi_uartlite_0_0/sim/lab1_design_axi_uartlite_0_0.vhd" \
"../../../../lab3.ip_user_files/bd/lab1_design/ip/lab1_design_dlmb_v10_0/sim/lab1_design_dlmb_v10_0.vhd" \
"../../../../lab3.ip_user_files/bd/lab1_design/ip/lab1_design_ilmb_v10_0/sim/lab1_design_ilmb_v10_0.vhd" \
"../../../../lab3.ip_user_files/bd/lab1_design/ip/lab1_design_dlmb_bram_if_cntlr_0/sim/lab1_design_dlmb_bram_if_cntlr_0.vhd" \
"../../../../lab3.ip_user_files/bd/lab1_design/ip/lab1_design_ilmb_bram_if_cntlr_0/sim/lab1_design_ilmb_bram_if_cntlr_0.vhd" \
"../../../../lab3.ip_user_files/bd/lab1_design/ip/lab1_design_mdm_1_0/sim/lab1_design_mdm_1_0.vhd" \
"../../../../lab3.ip_user_files/bd/lab1_design/ip/lab1_design_rst_clk_wiz_1_100M_0/sim/lab1_design_rst_clk_wiz_1_100M_0.vhd" \
"../../../../lab3.srcs/sources_1/bd/lab1_design/ipshared/3028/hdl/ip/getFilterOut_ap_fadd_3_full_dsp_32.vhd" \
"../../../../lab3.srcs/sources_1/bd/lab1_design/ipshared/3028/hdl/ip/getFilterOut_ap_fdiv_14_no_dsp_32.vhd" \
"../../../../lab3.srcs/sources_1/bd/lab1_design/ipshared/3028/hdl/ip/getFilterOut_ap_fmul_2_max_dsp_32.vhd" \
"../../../../lab3.srcs/sources_1/bd/lab1_design/ipshared/3028/hdl/ip/getFilterOut_ap_sitofp_4_no_dsp_32.vhd" \
"../../../../lab3.ip_user_files/bd/lab1_design/ip/lab1_design_getFilterOut_0_2/sim/lab1_design_getFilterOut_0_2.vhd" \

# Do not sort compile order
nosort
