#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jan 16 15:22:14 2018
# Process ID: 2696
# Current directory: C:/Users/gelud/Desktop/CN FNAL/tema2/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7152 C:\Users\gelud\Desktop\CN FNAL\tema2\project_2\project_2.xpr
# Log file: C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/vivado.log
# Journal file: C:/Users/gelud/Desktop/CN FNAL/tema2/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Florin/Desktop/CN2/tema2/project_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/gelud/Desktop/CN -notrace
couldn't read file "C:/Users/gelud/Desktop/CN": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 16 15:22:42 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 777.355 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 16 17:23:21 2018...
