// Seed: 3681367661
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2
    , id_12,
    output id_3,
    input id_4,
    input id_5,
    output id_6,
    output id_7,
    input logic id_8,
    input id_9,
    input id_10,
    output id_11
);
  assign id_3 = id_1;
  always @(posedge id_9 or posedge 1) id_3 = 1;
endmodule
