{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 07:13:31 2011 " "Info: Processing started: Thu Mar 31 07:13:31 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pcie_hip_s4gx_gen2_x4_128_example_chaining_top -c pcie_hip_s4gx_gen2_x4_128_example_chaining_top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pcie_hip_s4gx_gen2_x4_128_example_chaining_top -c pcie_hip_s4gx_gen2_x4_128_example_chaining_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "pcie_hip_s4gx_gen2_x4_128_example_chaining_top EP4SGX230KF40C2 " "Info: Selected device EP4SGX230KF40C2 for design \"pcie_hip_s4gx_gen2_x4_128_example_chaining_top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info: High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info: Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Info: Device EP4SGX180KF40C2 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Info: Device EP4SGX290KF40C2 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Info: Device EP4SGX360KF40C2 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX530KH40C2 " "Info: Device EP4SGX530KH40C2 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Info: Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 63641 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "9 " "Warning: Following 9 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "tx_out0 tx_out0(n) " "Warning: Pin \"tx_out0\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"tx_out0(n)\"" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { tx_out0 } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "tx_out0" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 56 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tx_out0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 236 5147 6155 0} { 0 { 0 ""} 0 63643 5147 6155 0}  }  } } { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { tx_out0(n) } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tx_out0(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "tx_out1 tx_out1(n) " "Warning: Pin \"tx_out1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"tx_out1(n)\"" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { tx_out1 } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "tx_out1" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 57 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tx_out1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 237 5147 6155 0} { 0 { 0 ""} 0 63645 5147 6155 0}  }  } } { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { tx_out1(n) } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tx_out1(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "tx_out2 tx_out2(n) " "Warning: Pin \"tx_out2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"tx_out2(n)\"" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { tx_out2 } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "tx_out2" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 58 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tx_out2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 238 5147 6155 0} { 0 { 0 ""} 0 63647 5147 6155 0}  }  } } { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { tx_out2(n) } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tx_out2(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "tx_out3 tx_out3(n) " "Warning: Pin \"tx_out3\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"tx_out3(n)\"" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { tx_out3 } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "tx_out3" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 59 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tx_out3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 239 5147 6155 0} { 0 { 0 ""} 0 63649 5147 6155 0}  }  } } { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { tx_out3(n) } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tx_out3(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "refclk refclk(n) " "Warning: Pin \"refclk\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"refclk(n)\"" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { refclk } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "refclk" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 63 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { refclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 230 5147 6155 0} { 0 { 0 ""} 0 63651 5147 6155 0}  }  } } { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { refclk(n) } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { refclk(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx_in0 rx_in0(n) " "Warning: Pin \"rx_in0\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx_in0(n)\"" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { rx_in0 } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rx_in0" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 65 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rx_in0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 232 5147 6155 0} { 0 { 0 ""} 0 63652 5147 6155 0}  }  } } { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { rx_in0(n) } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rx_in0(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx_in1 rx_in1(n) " "Warning: Pin \"rx_in1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx_in1(n)\"" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { rx_in1 } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rx_in1" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 66 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rx_in1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 233 5147 6155 0} { 0 { 0 ""} 0 63653 5147 6155 0}  }  } } { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { rx_in1(n) } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rx_in1(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx_in2 rx_in2(n) " "Warning: Pin \"rx_in2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx_in2(n)\"" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { rx_in2 } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rx_in2" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 67 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rx_in2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 234 5147 6155 0} { 0 { 0 ""} 0 63654 5147 6155 0}  }  } } { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { rx_in2(n) } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rx_in2(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx_in3 rx_in3(n) " "Warning: Pin \"rx_in3\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx_in3(n)\"" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { rx_in3 } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rx_in3" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 68 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rx_in3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 235 5147 6155 0} { 0 { 0 ""} 0 63655 5147 6155 0}  }  } } { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { rx_in3(n) } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rx_in3(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 29 " "Critical Warning: No exact pin location assignment(s) for 3 pins of 29 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lane_active_led\[1\] " "Info: Pin lane_active_led\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { lane_active_led[1] } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 180 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { lane_active_led[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 213 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "free_100MHz " "Info: Pin free_100MHz not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { free_100MHz } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 60 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { free_100MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 227 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req_compliance_push_button_n " "Info: Pin req_compliance_push_button_n not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { req_compliance_push_button_n } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 64 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { req_compliance_push_button_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 231 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0 125.0 MHz " "Info: Input frequency of fixedclk for the GXB Central Control Unit \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 0 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_reconfig_clk_pll:reconfig_pll\|altpll:altpll_component\|altpcierd_reconfig_clk_pll_altpll:auto_generated\|pll1 Left/Right PLL " "Info: Implemented PLL \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_reconfig_clk_pll:reconfig_pll\|altpll:altpll_component\|altpcierd_reconfig_clk_pll_altpll:auto_generated\|pll1\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_reconfig_clk_pll:reconfig_pll\|altpll:altpll_component\|altpcierd_reconfig_clk_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_reconfig_clk_pll:reconfig_pll\|altpll:altpll_component\|altpcierd_reconfig_clk_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpcierd_reconfig_clk_pll_altpll.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altpcierd_reconfig_clk_pll_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_reconfig_clk_pll:reconfig_pll\|altpll:altpll_component\|altpcierd_reconfig_clk_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 5 4 0 0 " "Info: Implementing clock multiplication of 5, clock division of 4, and phase shift of 0 degrees (0 ps) for pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_reconfig_clk_pll:reconfig_pll\|altpll:altpll_component\|altpcierd_reconfig_clk_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/altpcierd_reconfig_clk_pll_altpll.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altpcierd_reconfig_clk_pll_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpcierd_reconfig_clk_pll_altpll.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altpcierd_reconfig_clk_pll_altpll.v" 80 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "Info: GXB Quad Optimizer operation is complete" { { "Info" "IFHSSI_FHSSI_MERGING_SUCCESS" "GXB Central control unit pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0 " "Info: Successfully optimized the GXB associated with the \"GXB Central control unit\" \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0\"" { { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0 0 " "Info: \"GXB Receiver channel PCS\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0\" on channel 0" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 1286 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 32738 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1 1 " "Info: \"GXB Receiver channel PCS\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1\" on channel 1" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 1548 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 32972 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2 2 " "Info: \"GXB Receiver channel PCS\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2\" on channel 2" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 1810 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 33211 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3 3 " "Info: \"GXB Receiver channel PCS\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3\" on channel 3" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 2072 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 33450 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0 0 " "Info: \"GXB Receiver channel PMA\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0\" on channel 0" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 2211 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pma_dataout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 22135 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1 1 " "Info: \"GXB Receiver channel PMA\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1\" on channel 1" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 2288 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pma_dataout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 22511 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2 2 " "Info: \"GXB Receiver channel PMA\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2\" on channel 2" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 2365 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pma_dataout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 22887 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3 3 " "Info: \"GXB Receiver channel PMA\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3\" on channel 3" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 2442 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pma_dataout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 23263 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0 0 " "Info: \"GXB PLL\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0\" on channel 0" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 923 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|pll_ch_dataout_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 18845 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1 1 " "Info: \"GXB PLL\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1\" on channel 1" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 968 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|pll_ch_dataout_wire[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 19153 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2 2 " "Info: \"GXB PLL\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2\" on channel 2" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 1013 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|pll_ch_dataout_wire[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 19461 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3 3 " "Info: \"GXB PLL\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3\" on channel 3" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 1058 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|pll_ch_dataout_wire[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 19769 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0 0 " "Info: \"GXB Transmitter channel PCS\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0\" on channel 0" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 2577 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_dataout_pcs_to_pma[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 23643 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1 1 " "Info: \"GXB Transmitter channel PCS\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1\" on channel 1" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 2721 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_dataout_pcs_to_pma[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 23825 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2 2 " "Info: \"GXB Transmitter channel PCS\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2\" on channel 2" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 2865 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_dataout_pcs_to_pma[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 24007 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3 3 " "Info: \"GXB Transmitter channel PCS\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3\" on channel 3" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 3009 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_dataout_pcs_to_pma[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 24189 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0 0 " "Info: \"GXB Transmitter channel PMA\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0\" on channel 0" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 3095 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|wire_transmit_pma0_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 34022 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1 1 " "Info: \"GXB Transmitter channel PMA\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1\" on channel 1" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 3173 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|wire_transmit_pma1_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 34035 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2 2 " "Info: \"GXB Transmitter channel PMA\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2\" on channel 2" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 3251 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|wire_transmit_pma2_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 34048 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3 3 " "Info: \"GXB Transmitter channel PMA\" is associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3\" on channel 3" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 3329 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|wire_transmit_pma3_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 34061 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB Central control unit pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0 " "Info: \"GXB Central control unit\" associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0\" is preserved" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 865 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|wire_cent_unit0_dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 25596 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_PLL_PRESERVED_NODE" "GXB PLL pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0 0 " "Info: \"GXB PLL\" associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\" at logical PLL location 0 is preserved" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 1103 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0~DATAOUT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 32736 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" associated with node \"%2!s!\" at logical PLL location %3!d! is preserved" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB clock divider pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0 " "Info: \"GXB clock divider\" associated with node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\" is preserved" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 734 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|wire_central_clk_div0_coreclkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 25587 5147 6155 0}  }  } }  } 0 0 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "" 0 -1}  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 865 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|wire_cent_unit0_dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 25596 5147 6155 0}  }  } }  } 0 0 "Successfully optimized the GXB associated with the \"%1!s!\" \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "GXB Quad Optimizer operation is complete" 0 0 "" 0 -1}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Info: Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "Info: QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y3_N134           pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip " "Info: PCIEHIP_X0_Y3_N134           pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pci_express_compiler-library/altpcie_hip_pipen1b.v" 1183 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 10086 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y2_N135  pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cal_blk0 " "Info: CALIBRATIONBLOCK_X0_Y2_N135  pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cal_blk0" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 700 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 25581 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y89_N135   " "Info: CALIBRATIONBLOCK_X0_Y89_N135  " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "ATX LCTANK_X0_Y25_N135 " "Info: ATX LCTANK_X0_Y25_N135" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y25_N137               " "Info: CMU_X0_Y25_N137              " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y25_N135           " "Info: HSSIPLL_X0_Y25_N135          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y25_N136      " "Info: CLOCKDIVIDER_X0_Y25_N136     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Info: Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y10_N139              pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0 " "Info: CMU_X0_Y10_N139              pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 865 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|wire_cent_unit0_dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 25596 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Info: Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AU38                     rx_in0 " "Info: PIN_AU38                     rx_in0" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { rx_in0 } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rx_in0" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 65 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rx_in0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 232 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y4_N137             pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0 " "Info: RXPMA_X0_Y4_N137             pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 2211 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pma_dataout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 22135 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y4_N139             pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0 " "Info: RXPCS_X0_Y4_N139             pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 1286 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 32738 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y4_N135           pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0 " "Info: HSSIPLL_X0_Y4_N135           pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 923 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|pll_ch_dataout_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 18845 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y4_N136       " "Info: CLOCKDIVIDER_X0_Y4_N136      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y4_N140             pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0 " "Info: TXPCS_X0_Y4_N140             pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 2577 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_dataout_pcs_to_pma[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 23643 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y4_N138             pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0 " "Info: TXPMA_X0_Y4_N138             pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 3095 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|wire_transmit_pma0_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 34022 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AT36                     tx_out0 " "Info: PIN_AT36                     tx_out0" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { tx_out0 } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "tx_out0" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 56 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tx_out0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 236 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Info: Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AR38                     rx_in1 " "Info: PIN_AR38                     rx_in1" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { rx_in1 } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rx_in1" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 66 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rx_in1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 233 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y7_N137             pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1 " "Info: RXPMA_X0_Y7_N137             pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 2288 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pma_dataout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 22511 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y7_N139             pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1 " "Info: RXPCS_X0_Y7_N139             pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 1548 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 32972 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y7_N135           pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1 " "Info: HSSIPLL_X0_Y7_N135           pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 968 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|pll_ch_dataout_wire[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 19153 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y7_N136       " "Info: CLOCKDIVIDER_X0_Y7_N136      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y7_N140             pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1 " "Info: TXPCS_X0_Y7_N140             pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 2721 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_dataout_pcs_to_pma[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 23825 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y7_N138             pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1 " "Info: TXPMA_X0_Y7_N138             pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 3173 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|wire_transmit_pma1_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 34035 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AP36                     tx_out1 " "Info: PIN_AP36                     tx_out1" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { tx_out1 } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "tx_out1" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 57 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tx_out1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 237 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Info: Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AN38                     refclk " "Info: PIN_AN38                     refclk" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { refclk } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "refclk" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 63 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { refclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 230 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y10_N137             " "Info: RXPMA_X0_Y10_N137            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y10_N135          pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0 " "Info: HSSIPLL_X0_Y10_N135          pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 1103 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_pll0~DATAOUT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 32736 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y10_N136     pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0 " "Info: CLOCKDIVIDER_X0_Y10_N136     pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 734 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|wire_central_clk_div0_coreclkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 25587 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y10_N138             " "Info: TXPMA_X0_Y10_N138            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AM36                      " "Info: PIN_AM36                     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Info: Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AL38                      " "Info: PIN_AL38                     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y13_N137             " "Info: RXPMA_X0_Y13_N137            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y13_N135           " "Info: HSSIPLL_X0_Y13_N135          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y13_N136      " "Info: CLOCKDIVIDER_X0_Y13_N136     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y13_N138             " "Info: TXPMA_X0_Y13_N138            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AK36                      " "Info: PIN_AK36                     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Info: Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AJ38                     rx_in2 " "Info: PIN_AJ38                     rx_in2" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { rx_in2 } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rx_in2" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 67 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rx_in2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 234 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N137            pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2 " "Info: RXPMA_X0_Y16_N137            pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 2365 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pma_dataout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 22887 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N139            pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2 " "Info: RXPCS_X0_Y16_N139            pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 1810 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 33211 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y16_N135          pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2 " "Info: HSSIPLL_X0_Y16_N135          pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 1013 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|pll_ch_dataout_wire[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 19461 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y16_N136      " "Info: CLOCKDIVIDER_X0_Y16_N136     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N140            pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2 " "Info: TXPCS_X0_Y16_N140            pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 2865 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_dataout_pcs_to_pma[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 24007 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N138            pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2 " "Info: TXPMA_X0_Y16_N138            pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 3251 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|wire_transmit_pma2_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 34048 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AH36                     tx_out2 " "Info: PIN_AH36                     tx_out2" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { tx_out2 } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "tx_out2" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 58 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tx_out2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 238 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Info: Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AG38                     rx_in3 " "Info: PIN_AG38                     rx_in3" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { rx_in3 } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rx_in3" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 68 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rx_in3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 235 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y19_N137            pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3 " "Info: RXPMA_X0_Y19_N137            pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 2442 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|rx_pma_dataout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 23263 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y19_N139            pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3 " "Info: RXPCS_X0_Y19_N139            pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 2072 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|receive_pcs3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 33450 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y19_N135          pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3 " "Info: HSSIPLL_X0_Y19_N135          pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 1058 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|pll_ch_dataout_wire[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 19769 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y19_N136      " "Info: CLOCKDIVIDER_X0_Y19_N136     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y19_N140            pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3 " "Info: TXPCS_X0_Y19_N140            pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 3009 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|tx_dataout_pcs_to_pma[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 24189 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y19_N138            pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3 " "Info: TXPMA_X0_Y19_N138            pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 3329 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|wire_transmit_pma3_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 34061 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AF36                     tx_out3 " "Info: PIN_AF36                     tx_out3" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { tx_out3 } } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "tx_out3" } } } } { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 59 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tx_out3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 239 5147 6155 0}  }  } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Info: Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y41_N139               " "Info: CMU_X0_Y41_N139              " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Info: Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AE38                      " "Info: PIN_AE38                     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N137             " "Info: RXPMA_X0_Y35_N137            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N139             " "Info: RXPCS_X0_Y35_N139            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y35_N135           " "Info: HSSIPLL_X0_Y35_N135          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y35_N136      " "Info: CLOCKDIVIDER_X0_Y35_N136     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N140             " "Info: TXPCS_X0_Y35_N140            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N138             " "Info: TXPMA_X0_Y35_N138            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AD36                      " "Info: PIN_AD36                     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Info: Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC38                      " "Info: PIN_AC38                     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y38_N137             " "Info: RXPMA_X0_Y38_N137            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y38_N139             " "Info: RXPCS_X0_Y38_N139            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y38_N135           " "Info: HSSIPLL_X0_Y38_N135          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y38_N136      " "Info: CLOCKDIVIDER_X0_Y38_N136     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y38_N140             " "Info: TXPCS_X0_Y38_N140            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y38_N138             " "Info: TXPMA_X0_Y38_N138            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB36                      " "Info: PIN_AB36                     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Info: Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA38                      " "Info: PIN_AA38                     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y41_N137             " "Info: RXPMA_X0_Y41_N137            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y41_N135           " "Info: HSSIPLL_X0_Y41_N135          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y41_N136      " "Info: CLOCKDIVIDER_X0_Y41_N136     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y41_N138             " "Info: TXPMA_X0_Y41_N138            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y36                       " "Info: PIN_Y36                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Info: Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W38                       " "Info: PIN_W38                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y44_N137             " "Info: RXPMA_X0_Y44_N137            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y44_N135           " "Info: HSSIPLL_X0_Y44_N135          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y44_N136      " "Info: CLOCKDIVIDER_X0_Y44_N136     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y44_N138             " "Info: TXPMA_X0_Y44_N138            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V36                       " "Info: PIN_V36                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Info: Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U38                       " "Info: PIN_U38                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y47_N137             " "Info: RXPMA_X0_Y47_N137            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y47_N139             " "Info: RXPCS_X0_Y47_N139            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y47_N135           " "Info: HSSIPLL_X0_Y47_N135          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y47_N136      " "Info: CLOCKDIVIDER_X0_Y47_N136     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y47_N140             " "Info: TXPCS_X0_Y47_N140            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y47_N138             " "Info: TXPMA_X0_Y47_N138            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T36                       " "Info: PIN_T36                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Info: Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R38                       " "Info: PIN_R38                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N137             " "Info: RXPMA_X0_Y50_N137            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N139             " "Info: RXPCS_X0_Y50_N139            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y50_N135           " "Info: HSSIPLL_X0_Y50_N135          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y50_N136      " "Info: CLOCKDIVIDER_X0_Y50_N136     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N140             " "Info: TXPCS_X0_Y50_N140            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N138             " "Info: TXPMA_X0_Y50_N138            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P36                       " "Info: PIN_P36                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL2 " "Info: Atoms placed to IOBANK_QL2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y69_N139               " "Info: CMU_X0_Y69_N139              " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Info: Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N38                       " "Info: PIN_N38                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N137             " "Info: RXPMA_X0_Y63_N137            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N139             " "Info: RXPCS_X0_Y63_N139            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y63_N135           " "Info: HSSIPLL_X0_Y63_N135          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y63_N136      " "Info: CLOCKDIVIDER_X0_Y63_N136     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N140             " "Info: TXPCS_X0_Y63_N140            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N138             " "Info: TXPMA_X0_Y63_N138            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M36                       " "Info: PIN_M36                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Info: Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L38                       " "Info: PIN_L38                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y66_N137             " "Info: RXPMA_X0_Y66_N137            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y66_N139             " "Info: RXPCS_X0_Y66_N139            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y66_N135           " "Info: HSSIPLL_X0_Y66_N135          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y66_N136      " "Info: CLOCKDIVIDER_X0_Y66_N136     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y66_N140             " "Info: TXPCS_X0_Y66_N140            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y66_N138             " "Info: TXPMA_X0_Y66_N138            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K36                       " "Info: PIN_K36                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Info: Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J38                       " "Info: PIN_J38                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N137             " "Info: RXPMA_X0_Y69_N137            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y69_N135           " "Info: HSSIPLL_X0_Y69_N135          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y69_N136      " "Info: CLOCKDIVIDER_X0_Y69_N136     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N138             " "Info: TXPMA_X0_Y69_N138            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H36                       " "Info: PIN_H36                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Info: Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_G38                       " "Info: PIN_G38                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y72_N137             " "Info: RXPMA_X0_Y72_N137            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y72_N135           " "Info: HSSIPLL_X0_Y72_N135          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y72_N136      " "Info: CLOCKDIVIDER_X0_Y72_N136     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y72_N138             " "Info: TXPMA_X0_Y72_N138            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_F36                       " "Info: PIN_F36                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Info: Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_E38                       " "Info: PIN_E38                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y75_N137             " "Info: RXPMA_X0_Y75_N137            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y75_N139             " "Info: RXPCS_X0_Y75_N139            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y75_N135           " "Info: HSSIPLL_X0_Y75_N135          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y75_N136      " "Info: CLOCKDIVIDER_X0_Y75_N136     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y75_N140             " "Info: TXPCS_X0_Y75_N140            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y75_N138             " "Info: TXPMA_X0_Y75_N138            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_D36                       " "Info: PIN_D36                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Info: Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_C38                       " "Info: PIN_C38                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y78_N137             " "Info: RXPMA_X0_Y78_N137            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y78_N139             " "Info: RXPCS_X0_Y78_N139            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y78_N135           " "Info: HSSIPLL_X0_Y78_N135          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y78_N136      " "Info: CLOCKDIVIDER_X0_Y78_N136     " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y78_N140             " "Info: TXPCS_X0_Y78_N140            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y78_N138             " "Info: TXPMA_X0_Y78_N138            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_B36                       " "Info: PIN_B36                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_RIGHT " "Info: QUAD_SIDE_RIGHT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X119_Y3_N134          " "Info: PCIEHIP_X119_Y3_N134         " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X119_Y2_N135   " "Info: CALIBRATIONBLOCK_X119_Y2_N135  " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X119_Y89_N135   " "Info: CALIBRATIONBLOCK_X119_Y89_N135  " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "ATX LCTANK_X119_Y25_N135 " "Info: ATX LCTANK_X119_Y25_N135" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X119_Y25_N137             " "Info: CMU_X119_Y25_N137            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y25_N135         " "Info: HSSIPLL_X119_Y25_N135        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y25_N136    " "Info: CLOCKDIVIDER_X119_Y25_N136   " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QR0 " "Info: Atoms placed to IOBANK_QR0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X119_Y10_N139             " "Info: CMU_X119_Y10_N139            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Info: Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AU2                       " "Info: PIN_AU2                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y4_N137            " "Info: RXPMA_X119_Y4_N137           " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y4_N139            " "Info: RXPCS_X119_Y4_N139           " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y4_N135          " "Info: HSSIPLL_X119_Y4_N135         " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y4_N136     " "Info: CLOCKDIVIDER_X119_Y4_N136    " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y4_N140            " "Info: TXPCS_X119_Y4_N140           " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y4_N138            " "Info: TXPMA_X119_Y4_N138           " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AT4                       " "Info: PIN_AT4                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Info: Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AR2                       " "Info: PIN_AR2                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y7_N137            " "Info: RXPMA_X119_Y7_N137           " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y7_N139            " "Info: RXPCS_X119_Y7_N139           " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y7_N135          " "Info: HSSIPLL_X119_Y7_N135         " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y7_N136     " "Info: CLOCKDIVIDER_X119_Y7_N136    " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y7_N140            " "Info: TXPCS_X119_Y7_N140           " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y7_N138            " "Info: TXPMA_X119_Y7_N138           " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AP4                       " "Info: PIN_AP4                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Info: Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AN2                       " "Info: PIN_AN2                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y10_N137           " "Info: RXPMA_X119_Y10_N137          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y10_N135         " "Info: HSSIPLL_X119_Y10_N135        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y10_N136    " "Info: CLOCKDIVIDER_X119_Y10_N136   " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y10_N138           " "Info: TXPMA_X119_Y10_N138          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AM4                       " "Info: PIN_AM4                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Info: Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AL2                       " "Info: PIN_AL2                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y13_N137           " "Info: RXPMA_X119_Y13_N137          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y13_N135         " "Info: HSSIPLL_X119_Y13_N135        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y13_N136    " "Info: CLOCKDIVIDER_X119_Y13_N136   " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y13_N138           " "Info: TXPMA_X119_Y13_N138          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AK4                       " "Info: PIN_AK4                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Info: Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AJ2                       " "Info: PIN_AJ2                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y16_N137           " "Info: RXPMA_X119_Y16_N137          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y16_N139           " "Info: RXPCS_X119_Y16_N139          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y16_N135         " "Info: HSSIPLL_X119_Y16_N135        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y16_N136    " "Info: CLOCKDIVIDER_X119_Y16_N136   " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y16_N140           " "Info: TXPCS_X119_Y16_N140          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y16_N138           " "Info: TXPMA_X119_Y16_N138          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AH4                       " "Info: PIN_AH4                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Info: Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AG2                       " "Info: PIN_AG2                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y19_N137           " "Info: RXPMA_X119_Y19_N137          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y19_N139           " "Info: RXPCS_X119_Y19_N139          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y19_N135         " "Info: HSSIPLL_X119_Y19_N135        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y19_N136    " "Info: CLOCKDIVIDER_X119_Y19_N136   " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y19_N140           " "Info: TXPCS_X119_Y19_N140          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y19_N138           " "Info: TXPMA_X119_Y19_N138          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AF4                       " "Info: PIN_AF4                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QR1 " "Info: Atoms placed to IOBANK_QR1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X119_Y41_N139             " "Info: CMU_X119_Y41_N139            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Info: Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AE2                       " "Info: PIN_AE2                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y35_N137           " "Info: RXPMA_X119_Y35_N137          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y35_N139           " "Info: RXPCS_X119_Y35_N139          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y35_N135         " "Info: HSSIPLL_X119_Y35_N135        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y35_N136    " "Info: CLOCKDIVIDER_X119_Y35_N136   " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y35_N140           " "Info: TXPCS_X119_Y35_N140          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y35_N138           " "Info: TXPMA_X119_Y35_N138          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AD4                       " "Info: PIN_AD4                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Info: Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                       " "Info: PIN_AC2                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y38_N137           " "Info: RXPMA_X119_Y38_N137          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y38_N139           " "Info: RXPCS_X119_Y38_N139          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y38_N135         " "Info: HSSIPLL_X119_Y38_N135        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y38_N136    " "Info: CLOCKDIVIDER_X119_Y38_N136   " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y38_N140           " "Info: TXPCS_X119_Y38_N140          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y38_N138           " "Info: TXPMA_X119_Y38_N138          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                       " "Info: PIN_AB4                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Info: Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "Info: PIN_AA2                      " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y41_N137           " "Info: RXPMA_X119_Y41_N137          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y41_N135         " "Info: HSSIPLL_X119_Y41_N135        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y41_N136    " "Info: CLOCKDIVIDER_X119_Y41_N136   " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y41_N138           " "Info: TXPMA_X119_Y41_N138          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "Info: PIN_Y4                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Info: Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "Info: PIN_W2                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y44_N137           " "Info: RXPMA_X119_Y44_N137          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y44_N135         " "Info: HSSIPLL_X119_Y44_N135        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y44_N136    " "Info: CLOCKDIVIDER_X119_Y44_N136   " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y44_N138           " "Info: TXPMA_X119_Y44_N138          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "Info: PIN_V4                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Info: Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "Info: PIN_U2                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y47_N137           " "Info: RXPMA_X119_Y47_N137          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y47_N139           " "Info: RXPCS_X119_Y47_N139          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y47_N135         " "Info: HSSIPLL_X119_Y47_N135        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y47_N136    " "Info: CLOCKDIVIDER_X119_Y47_N136   " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y47_N140           " "Info: TXPCS_X119_Y47_N140          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y47_N138           " "Info: TXPMA_X119_Y47_N138          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "Info: PIN_T4                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Info: Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "Info: PIN_R2                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y50_N137           " "Info: RXPMA_X119_Y50_N137          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y50_N139           " "Info: RXPCS_X119_Y50_N139          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y50_N135         " "Info: HSSIPLL_X119_Y50_N135        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y50_N136    " "Info: CLOCKDIVIDER_X119_Y50_N136   " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y50_N140           " "Info: TXPCS_X119_Y50_N140          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y50_N138           " "Info: TXPMA_X119_Y50_N138          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "Info: PIN_P4                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QR2 " "Info: Atoms placed to IOBANK_QR2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X119_Y69_N139             " "Info: CMU_X119_Y69_N139            " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Info: Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "Info: PIN_N2                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y63_N137           " "Info: RXPMA_X119_Y63_N137          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y63_N139           " "Info: RXPCS_X119_Y63_N139          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y63_N135         " "Info: HSSIPLL_X119_Y63_N135        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y63_N136    " "Info: CLOCKDIVIDER_X119_Y63_N136   " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y63_N140           " "Info: TXPCS_X119_Y63_N140          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y63_N138           " "Info: TXPMA_X119_Y63_N138          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "Info: PIN_M4                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Info: Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "Info: PIN_L2                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y66_N137           " "Info: RXPMA_X119_Y66_N137          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y66_N139           " "Info: RXPCS_X119_Y66_N139          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y66_N135         " "Info: HSSIPLL_X119_Y66_N135        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y66_N136    " "Info: CLOCKDIVIDER_X119_Y66_N136   " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y66_N140           " "Info: TXPCS_X119_Y66_N140          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y66_N138           " "Info: TXPMA_X119_Y66_N138          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "Info: PIN_K4                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Info: Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "Info: PIN_J2                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y69_N137           " "Info: RXPMA_X119_Y69_N137          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y69_N135         " "Info: HSSIPLL_X119_Y69_N135        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y69_N136    " "Info: CLOCKDIVIDER_X119_Y69_N136   " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y69_N138           " "Info: TXPMA_X119_Y69_N138          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "Info: PIN_H4                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Info: Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_G2                        " "Info: PIN_G2                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y72_N137           " "Info: RXPMA_X119_Y72_N137          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y72_N135         " "Info: HSSIPLL_X119_Y72_N135        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y72_N136    " "Info: CLOCKDIVIDER_X119_Y72_N136   " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y72_N138           " "Info: TXPMA_X119_Y72_N138          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_F4                        " "Info: PIN_F4                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Info: Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_E2                        " "Info: PIN_E2                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y75_N137           " "Info: RXPMA_X119_Y75_N137          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y75_N139           " "Info: RXPCS_X119_Y75_N139          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y75_N135         " "Info: HSSIPLL_X119_Y75_N135        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y75_N136    " "Info: CLOCKDIVIDER_X119_Y75_N136   " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y75_N140           " "Info: TXPCS_X119_Y75_N140          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y75_N138           " "Info: TXPMA_X119_Y75_N138          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_D4                        " "Info: PIN_D4                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Info: Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_C2                        " "Info: PIN_C2                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y78_N137           " "Info: RXPMA_X119_Y78_N137          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y78_N139           " "Info: RXPCS_X119_Y78_N139          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y78_N135         " "Info: HSSIPLL_X119_Y78_N135        " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y78_N136    " "Info: CLOCKDIVIDER_X119_Y78_N136   " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y78_N140           " "Info: TXPCS_X119_Y78_N140          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y78_N138           " "Info: TXPMA_X119_Y78_N138          " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_B4                        " "Info: PIN_B4                       " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal " "Info: Entity alt_cal" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "Info: set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "Info: set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Info: Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *pd*_det\|alt_edge_det_ff?\] -to q  " "Info: set_disable_timing \[get_cells -compatibility_mode *pd*_det\|alt_edge_det_ff?\] -to q " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "../../pcie_hip_s4gx_gen2_x4_128.sdc " "Info: Reading SDC File: '../../pcie_hip_s4gx_gen2_x4_128.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "pcie_hip_s4gx_gen2_x4_128_example.sdc " "Info: Reading SDC File: 'pcie_hip_s4gx_gen2_x4_128_example.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkpulse\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkpulse\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkpulse\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkpulse\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|refclkout\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|refclkout\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|refclkout\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|refclkout\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkout\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkout\[0\]\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkout\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogfastrefclkout\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogfastrefclkout\[0\]\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogfastrefclkout\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\} -divide_by 4 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\} -divide_by 4 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{refclk~input\|o\} -duty_cycle 50.00 -name \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\} " "Info: create_generated_clock -source \{refclk~input\|o\} -duty_cycle 50.00 -name \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} " "Info: create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0\|clk\[0\]\} " "Info: create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1\|clk\[0\]\} " "Info: create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2\|clk\[0\]\} " "Info: create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3\|clk\[0\]\} " "Info: create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0\|deserclock\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0\|deserclock\[0\]\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0\|deserclock\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1\|deserclock\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1\|deserclock\[0\]\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1\|deserclock\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1\|deserclock\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2\|deserclock\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2\|deserclock\[0\]\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2\|deserclock\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2\|deserclock\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3\|deserclock\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3\|deserclock\[0\]\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3\|deserclock\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3\|deserclock\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[3\] \}\] 0.000 " "Info: set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[3\] \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[6\] \}\] 20.000 " "Info: set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[6\] \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[6\] \}\] 0.000 " "Info: set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[6\] \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[3\] \}\] 20.000 " "Info: set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[3\] \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[1\] \}\] 0.000 " "Info: set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[1\] \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[2\] \}\] 20.000 " "Info: set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[2\] \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[2\] \}\] 0.000 " "Info: set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[2\] \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[1\] \}\] 20.000 " "Info: set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[1\] \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[2\] \}\] 0.000 " "Info: set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[2\] \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[4\] \}\] 20.000 " "Info: set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[4\] \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[4\] \}\] 0.000 " "Info: set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[4\] \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[2\] \}\] 20.000 " "Info: set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[2\] \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[0\] \}\] 0.000 " "Info: set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[0\] \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[0\] \}\] 20.000 " "Info: set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[0\] \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[0\] \}\] 0.000 " "Info: set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[0\] \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[0\] \}\] 20.000 " "Info: set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[0\] \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0\|dpclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLE_DPRIO_IN " "Info: From: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0\|dpclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLE_DPRIO_IN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Info: Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1  from: deserclock\[0\]  to: clockout " "Info: Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1  from: deserclock\[0\]  to: clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2  from: deserclock\[0\]  to: clockout " "Info: Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2  from: deserclock\[0\]  to: clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3  from: deserclock\[0\]  to: clockout " "Info: Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3  from: deserclock\[0\]  to: clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK " "Info: From: core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_CORE_CLK " "Info: From: core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_CORE_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|reconfig_pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Info: Cell: core\|reconfig_pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 21 clocks " "Info: Found 21 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogfastrefclkout\[0\] " "Info:    0.400 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogfastrefclkout\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkout\[0\] " "Info:    2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkout\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkpulse " "Info:    2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkpulse" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout " "Info:    2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock " "Info:    2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|refclkout " "Info:    2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|refclkout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0\|deserclock\[0\] " "Info:    2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0\|deserclock\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1\|deserclock\[0\] " "Info:    2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1\|deserclock\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2\|deserclock\[0\] " "Info:    2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2\|deserclock\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3\|deserclock\[0\] " "Info:    2.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3\|deserclock\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0\|clk\[0\] " "Info:    0.400 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1\|clk\[0\] " "Info:    0.400 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2\|clk\[0\] " "Info:    0.400 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3\|clk\[0\] " "Info:    0.400 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\] " "Info:    0.400 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " "Info:    8.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   20.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:    8.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  free_100MHz " "Info:   10.000  free_100MHz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       refclk " "Info:   10.000       refclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout " "Info:   10.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_reconfig_clk_pll:reconfig_pll\|altpll:altpll_component\|altpcierd_reconfig_clk_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_L3) " "Info: Automatically promoted node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_reconfig_clk_pll:reconfig_pll\|altpll:altpll_component\|altpcierd_reconfig_clk_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_L3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpcierd_reconfig_clk_pll_altpll.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altpcierd_reconfig_clk_pll_altpll.v" 80 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 8558 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_reconfig_clk_pll:reconfig_pll\|altpll:altpll_component\|altpcierd_reconfig_clk_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_L3) " "Info: Automatically promoted node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_reconfig_clk_pll:reconfig_pll\|altpll:altpll_component\|altpcierd_reconfig_clk_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_L3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpcierd_reconfig_clk_pll_altpll.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altpcierd_reconfig_clk_pll_altpll.v" 80 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 8558 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out  " "Info: Automatically promoted node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pci_express_compiler-library/altpcie_hip_pipen1b.v" 1183 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 10086 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "refclk~input (placed in PIN AN38 (REFCLK_L0p, GXB_CMURX_L0p)) " "Info: Automatically promoted node refclk~input (placed in PIN AN38 (REFCLK_L0p, GXB_CMURX_L0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "refclk~input~INSERTED_REFCLK_DIVIDER " "Info: Destination node refclk~input~INSERTED_REFCLK_DIVIDER" {  } { { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 63 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { refclk~input~INSERTED_REFCLK_DIVIDER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 63656 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.v" 63 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { refclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 62961 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w0_n0_mux_dataout  " "Info: Automatically promoted node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w0_n0_mux_dataout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|pd_0~4 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|pd_0~4" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 213 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|pd_0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 39560 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|pd_1~3 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|pd_1~3" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 213 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|pd_1~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 39559 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/mux_foc.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/mux_foc.tdf" 53 2 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w0_n0_mux_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 8771 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w1_n0_mux_dataout  " "Info: Automatically promoted node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w1_n0_mux_dataout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|pd_0~1 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|pd_0~1" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 213 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|pd_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 39406 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|pd_1~0 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|pd_1~0" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 213 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|pd_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 39404 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/mux_foc.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/mux_foc.tdf" 54 2 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w1_n0_mux_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 8772 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w2_n0_mux_dataout  " "Info: Automatically promoted node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w2_n0_mux_dataout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|pd_0~2 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|pd_0~2" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 213 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|pd_0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 39458 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|pd_1~1 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|pd_1~1" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 213 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|pd_1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 39457 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/mux_foc.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/mux_foc.tdf" 55 2 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w2_n0_mux_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 8773 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w3_n0_mux_dataout  " "Info: Automatically promoted node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w3_n0_mux_dataout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|pd_0~3 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|pd_0~3" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 213 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|pd_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 39511 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|pd_1~2 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|pd_1~2" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 213 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|pd_1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 39510 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/mux_foc.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/mux_foc.tdf" 56 2 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_foc:auto_generated|l3_w3_n0_mux_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 8774 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128_rs_hip:rs_hip\|app_rstn  " "Info: Automatically promoted node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128_rs_hip:rs_hip\|app_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[9\] " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[9\]" {  } { { "db/cntr_78b.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_78b.tdf" 33 17 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_78b:wr_ptr|counter_reg_bit[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 5832 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[8\] " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[8\]" {  } { { "db/cntr_78b.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_78b.tdf" 33 17 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_78b:wr_ptr|counter_reg_bit[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 5833 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[7\] " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[7\]" {  } { { "db/cntr_78b.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_78b.tdf" 33 17 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_78b:wr_ptr|counter_reg_bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 5834 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[6\] " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_78b.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_78b.tdf" 33 17 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_78b:wr_ptr|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 5835 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[5\] " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_78b.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_78b.tdf" 33 17 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_78b:wr_ptr|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 5836 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[4\] " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_78b.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_78b.tdf" 33 17 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_78b:wr_ptr|counter_reg_bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 5837 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[3\] " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_78b.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_78b.tdf" 33 17 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_78b:wr_ptr|counter_reg_bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 5838 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[2\] " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_78b.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_78b.tdf" 33 17 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_78b:wr_ptr|counter_reg_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 5839 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[1\] " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_78b.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_78b.tdf" 33 17 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_78b:wr_ptr|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 5840 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[0\] " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_g741:auto_generated\|a_dpfifo_3v31:dpfifo\|cntr_78b:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_78b.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/cntr_78b.tdf" 33 17 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128|scfifo:rx_data_fifo_128|scfifo_g741:auto_generated|a_dpfifo_3v31:dpfifo|cntr_78b:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 5841 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "pcie_hip_s4gx_gen2_x4_128_rs_hip.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_rs_hip.v" 40 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128_rs_hip:rs_hip|app_rstn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 8612 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|state.DPRIO_WRITE  " "Info: Automatically promoted node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|state.DPRIO_WRITE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|kickstart_ch~0 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|kickstart_ch~0" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 292 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|kickstart_ch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 42457 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|alt_cal_channel~10 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|alt_cal_channel~10" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 136 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_channel~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 42497 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|Selector82~0 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|Selector82~0" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 323 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|Selector82~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 35588 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|Selector20~0 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|Selector20~0" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 323 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|Selector20~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 35608 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|state~46 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|state~46" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 127 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state~46 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 36532 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|Selector30~1 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|Selector30~1" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 323 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|Selector30~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 36538 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|Selector72~0 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|Selector72~0" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 323 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|Selector72~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 36539 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|alt_cal_channel\[0\]~6 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|alt_cal_channel\[0\]~6" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 292 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_channel[0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 36766 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|alt_cal_channel~7 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|alt_cal_channel~7" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 136 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_channel~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 36768 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|alt_cal_channel\[0\]~8 " "Info: Destination node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|altpcie_reconfig_4sgx:reconfig\|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component\|alt_cal:calibration\|alt_cal_channel\[0\]~8" {  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 292 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|alt_cal_channel[0]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 42351 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "alt_cal.v" "" { Text "/opt/altera/10.1/quartus/libraries/megafunctions/alt_cal.v" 127 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|altpcie_reconfig_4sgx:reconfig|altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1:altpcie_reconfig_4sgx_alt2gxb_reconfig_squ1_component|alt_cal:calibration|state.DPRIO_WRITE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 9099 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpcierd_compliance_test:pcie_compliance_test_enable\|npor  " "Info: Automatically promoted node altpcierd_compliance_test:pcie_compliance_test_enable\|npor " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpcierd_compliance_test.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/altpcierd_compliance_test.v" 90 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpcierd_compliance_test:pcie_compliance_test_enable|npor } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 34104 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|npor_serdes_pll_locked  " "Info: Automatically promoted node pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|npor_serdes_pll_locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "pcie_hip_s4gx_gen2_x4_128_plus.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_plus.v" 279 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|npor_serdes_pll_locked } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 34073 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 1 1 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use 2.5V 3 45 " "Info: I/O bank number 1A does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1C does not use 2.5V 5 37 " "Info: I/O bank number 1C does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2C does not use 2.5V 11 31 " "Info: I/O bank number 2C does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2A does not use undetermined 0 48 " "Info: I/O bank number 2A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 40 " "Info: I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 24 " "Info: I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3C does not use undetermined 0 32 " "Info: I/O bank number 3C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4C does not use undetermined 0 32 " "Info: I/O bank number 4C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4B does not use undetermined 0 24 " "Info: I/O bank number 4B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4A does not use undetermined 0 40 " "Info: I/O bank number 4A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5A does not use undetermined 0 48 " "Info: I/O bank number 5A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5C does not use undetermined 0 42 " "Info: I/O bank number 5C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6C does not use undetermined 0 42 " "Info: I/O bank number 6C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6A does not use undetermined 0 48 " "Info: I/O bank number 6A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7A does not use undetermined 0 40 " "Info: I/O bank number 7A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7B does not use undetermined 0 24 " "Info: I/O bank number 7B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7C does not use undetermined 0 32 " "Info: I/O bank number 7C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8C does not use undetermined 0 32 " "Info: I/O bank number 8C does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 24 " "Info: I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 40 " "Info: I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL11 does not use undetermined 0 0 " "Info: I/O bank number QL11 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL2 does not use undetermined 0 0 " "Info: I/O bank number QL2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "Info: I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 18 0 " "Info: I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 18 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL10 does not use undetermined 0 0 " "Info: I/O bank number QL10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR10 does not use undetermined 0 0 " "Info: I/O bank number QR10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR0 does not use undetermined 0 0 " "Info: I/O bank number QR0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR1 does not use undetermined 0 0 " "Info: I/O bank number QR1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR2 does not use undetermined 0 0 " "Info: I/O bank number QR2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QR11 does not use undetermined 0 0 " "Info: I/O bank number QR11 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0 125.0 MHz " "Info: Input frequency of fixedclk for the GXB Central Control Unit \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 0 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "" 0 -1}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cal_blk0 10.0 MHz 125.0 MHz " "Info: Clock input frequency of GXB Calibration block atom \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 700 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 25581 5147 6155 0}  }  } }  } 0 0 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "" 0 -1}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0 37.5 MHz 50.0 MHz " "Info: Input frequency of dpclk for the GXB Central Control Unit \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "pcie_hip_s4gx_gen2_x4_128_serdes.v" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_serdes.v" 865 -1 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus|pcie_hip_s4gx_gen2_x4_128:epmap|pcie_hip_s4gx_gen2_x4_128_serdes:serdes|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component|wire_cent_unit0_dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/" { { 0 { 0 ""} 0 25596 5147 6155 0}  }  } }  } 0 0 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:06 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:06" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rx_in4 " "Warning: Ignored I/O standard assignment to node \"rx_in4\"" {  } { { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rx_in4" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rx_in5 " "Warning: Ignored I/O standard assignment to node \"rx_in5\"" {  } { { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rx_in5" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rx_in6 " "Warning: Ignored I/O standard assignment to node \"rx_in6\"" {  } { { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rx_in6" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "rx_in7 " "Warning: Ignored I/O standard assignment to node \"rx_in7\"" {  } { { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rx_in7" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "tx_out4 " "Warning: Ignored I/O standard assignment to node \"tx_out4\"" {  } { { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "tx_out4" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "tx_out5 " "Warning: Ignored I/O standard assignment to node \"tx_out5\"" {  } { { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "tx_out5" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "tx_out6 " "Warning: Ignored I/O standard assignment to node \"tx_out6\"" {  } { { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "tx_out6" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "tx_out7 " "Warning: Ignored I/O standard assignment to node \"tx_out7\"" {  } { { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "tx_out7" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "comp_cycle " "Warning: Node \"comp_cycle\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "comp_cycle" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rx_in4 " "Warning: Node \"rx_in4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rx_in4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rx_in5 " "Warning: Node \"rx_in5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rx_in5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rx_in6 " "Warning: Node \"rx_in6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rx_in6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rx_in7 " "Warning: Node \"rx_in7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rx_in7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx_out4 " "Warning: Node \"tx_out4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "tx_out4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx_out5 " "Warning: Node \"tx_out5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "tx_out5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx_out6 " "Warning: Node \"tx_out6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "tx_out6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx_out7 " "Warning: Node \"tx_out7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "tx_out7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:54 " "Info: Fitter preparation operations ending: elapsed time is 00:00:54" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "53 " "Warning: Fitter has implemented the following 53 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[108\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[108\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[108\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[108] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[109\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[109\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[109\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[109] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[110\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[110\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[110\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[110] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[111\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[111\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[111\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[111] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[112\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[112\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[112\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[112] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[113\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[113\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[113\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[113] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[114\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[114\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[114\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[114] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[115\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[115\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[115\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[115] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[116\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[116\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[116\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[116] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[117\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[117\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[117\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[117] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[118\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[118\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[118\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[118] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[119\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[119\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[119\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[119] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[120\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[120\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[120\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[120] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[121\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[121\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[121\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[121] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[122\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[122\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[122\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[122] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[123\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[123\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[123\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[123] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[124\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[124\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[124\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[124] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[125\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[125\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[125\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[125] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[126\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[126\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[126\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[126] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[127\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[127\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[127\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[127] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[108\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[108\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[108\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[108] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[109\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[109\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[109\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[109] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[110\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[110\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[110\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[110] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[111\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[111\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[111\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[111] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[112\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[112\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[112\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[112] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[113\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[113\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[113\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[113] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[114\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[114\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[114\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[114] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[115\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[115\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[115\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[115] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[116\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[116\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[116\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[116] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[117\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[117\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[117\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[117] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[118\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[118\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[118\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[118] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[119\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[119\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[119\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[119] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[120\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[120\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[120\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[120] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[121\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[121\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[121\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[121] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[122\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[122\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[122\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[122] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[123\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[123\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[123\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[123] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[124\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[124\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[124\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[124] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[125\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[125\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[125\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[125] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[126\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[126\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[126\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[126] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[127\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[127\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[127\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[127] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[45\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_sud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_sud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[45\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[45] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[46\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_sud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_sud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[46\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[46] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[47\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_sud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_sud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[47\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[47] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[1\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[1\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[1] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[4\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[4\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[4] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[2\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[2\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[2] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[3\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[3\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[3] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[0\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[0\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[0] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[1\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[1\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[1] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[4\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[4\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[4] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[2\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[2\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[2] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[3\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[3\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[3] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[0\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[0\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[0] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "53 " "Info: Fitter has implemented the following 53 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[108\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[108\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[108\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[108] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[109\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[109\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[109\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[109] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[110\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[110\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[110\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[110] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[111\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[111\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[111\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[111] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[112\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[112\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[112\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[112] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[113\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[113\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[113\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[113] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[114\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[114\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[114\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[114] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[115\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[115\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[115\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[115] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[116\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[116\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[116\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[116] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[117\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[117\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[117\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[117] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[118\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[118\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[118\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[118] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[119\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[119\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[119\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[119] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[120\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[120\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[120\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[120] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[121\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[121\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[121\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[121] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[122\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[122\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[122\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[122] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[123\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[123\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[123\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[123] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[124\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[124\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[124\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[124] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[125\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[125\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[125\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[125] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[126\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[126\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[126\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[126] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[127\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[127\]\"" {  } { { "db/altsyncram_tud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_tud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_5e61:auto_generated\|a_dpfifo_m141:dpfifo\|altsyncram_tud1:FIFOram\|q_b\[127\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:altpcierd_rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_5e61:auto_generated|a_dpfifo_m141:dpfifo|altsyncram_tud1:FIFOram|q_b[127] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[108\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[108\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[108\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[108] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[109\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[109\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[109\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[109] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[110\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[110\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[110\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[110] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[111\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[111\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[111\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[111] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[112\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[112\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[112\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[112] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[113\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[113\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[113\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[113] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[114\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[114\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[114\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[114] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[115\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[115\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[115\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[115] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[116\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[116\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[116\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[116] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[117\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[117\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[117\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[117] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[118\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[118\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[118\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[118] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[119\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[119\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[119\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[119] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[120\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[120\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[120\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[120] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[121\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[121\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[121\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[121] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[122\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[122\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[122\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[122] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[123\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[123\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[123\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[123] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[124\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[124\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[124\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[124] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[125\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[125\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[125\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[125] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[126\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[126\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[126\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[126] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[127\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[127\]\"" {  } { { "db/altsyncram_qud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_qud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_u941:auto_generated\|a_dpfifo_h141:dpfifo\|altsyncram_qud1:FIFOram\|q_b\[127\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester_128:write_requester_128|scfifo:write_scfifo|scfifo_u941:auto_generated|a_dpfifo_h141:dpfifo|altsyncram_qud1:FIFOram|q_b[127] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[45\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_sud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_sud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[45\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[45] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[46\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_sud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_sud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[46\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[46] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[47\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_sud1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_sud1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_3441:auto_generated\|a_dpfifo_mr31:dpfifo\|altsyncram_sud1:FIFOram\|q_b\[47\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_3441:auto_generated|a_dpfifo_mr31:dpfifo|altsyncram_sud1:FIFOram|q_b[47] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[1\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[1\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[1] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[4\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[4\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[4] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[2\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[2\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[2] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[3\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[3\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[3] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[0\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[0\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_first_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[0] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[1\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[1\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[1] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[4\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[4\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[4] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[2\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[2\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[2] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[3\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[3\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[3] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[0\] " "Info: Node \"pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_eod1.tdf" "" { Text "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/db/altsyncram_eod1.tdf" 35 2 0 } } { "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/10.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|altpcierd_example_app_chaining:app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_second_descriptor\|scfifo_ie31:auto_generated\|a_dpfifo_5631:dpfifo\|altsyncram_eod1:FIFOram\|q_b\[0\]" } } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester_128:read_requester_128|scfifo:tag_scfifo_second_descriptor|scfifo_ie31:auto_generated|a_dpfifo_5631:dpfifo|altsyncram_eod1:FIFOram|q_b[0] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Info: Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:14 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:14" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X24_Y36 X35_Y47 " "Info: Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X24_Y36 to location X35_Y47" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Info: Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.fit.smsg " "Info: Generated suppressed messages file /home/shep/projects/ocpi/coregen/pcie_4243_hip_s4gx_gen2_x4_128/pcie_hip_s4gx_gen2_x4_128_examples/chaining_dma/pcie_hip_s4gx_gen2_x4_128_example_chaining_top.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 33 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "872 " "Info: Peak virtual memory: 872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 07:16:41 2011 " "Info: Processing ended: Thu Mar 31 07:16:41 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:03:10 " "Info: Elapsed time: 00:03:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:27 " "Info: Total CPU time (on all processors): 00:03:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
