Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: top_modul.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_modul.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_modul"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : top_modul
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Xilinx\14.2\ISE_DS\project_fpga\rmm.v" into library work
Parsing module <rmm>.
Analyzing Verilog file "C:\Xilinx\14.2\ISE_DS\project_fpga\err.v" into library work
Parsing module <err>.
Analyzing Verilog file "C:\Xilinx\14.2\ISE_DS\project_fpga\enc.v" into library work
Parsing module <enc>.
Analyzing Verilog file "C:\Xilinx\14.2\ISE_DS\project_fpga\decod.v" into library work
Parsing module <decod>.
Analyzing Verilog file "C:\Xilinx\14.2\ISE_DS\project_fpga\top_modul.v" into library work
Parsing module <top_modul>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_modul>.

Elaborating module <rmm(n=4,w=8)>.

Elaborating module <enc(n=12,k=8)>.

Elaborating module <err(n=12)>.

Elaborating module <decod(n=12,k=8)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_modul>.
    Related source file is "C:\Xilinx\14.2\ISE_DS\project_fpga\top_modul.v".
        n1 = 12
        d = 8
        a = 4
    Summary:
	no macro.
Unit <top_modul> synthesized.

Synthesizing Unit <rmm>.
    Related source file is "C:\Xilinx\14.2\ISE_DS\project_fpga\rmm.v".
        n = 4
        w = 8
    Found 16x8-bit single-port RAM <Mram_reg_array> for signal <reg_array>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <rmm> synthesized.

Synthesizing Unit <enc>.
    Related source file is "C:\Xilinx\14.2\ISE_DS\project_fpga\enc.v".
        n = 12
        k = 8
    Summary:
	inferred   1 Multiplexer(s).
Unit <enc> synthesized.

Synthesizing Unit <err>.
    Related source file is "C:\Xilinx\14.2\ISE_DS\project_fpga\err.v".
        n = 12
    Summary:
	no macro.
Unit <err> synthesized.

Synthesizing Unit <decod>.
    Related source file is "C:\Xilinx\14.2\ISE_DS\project_fpga\decod.v".
        n = 12
        k = 8
    Found 7-bit subtractor for signal <GND_5_o_GND_5_o_sub_19_OUT> created at line 81.
    Found 3-bit adder for signal <n0085[2:0]> created at line 76.
    Found 4-bit adder for signal <n0088[3:0]> created at line 76.
    Found 5-bit adder for signal <_n0106> created at line 76.
    Found 1-bit 12-to-1 multiplexer for signal <GND_5_o_X_5_o_Mux_17_o> created at line 81.
    Found 32-bit comparator lessequal for signal <n0024> created at line 81
    Found 32-bit comparator lessequal for signal <n0026> created at line 81
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <decod> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port RAM                              : 1
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 7-bit subtractor                                      : 1
# Registers                                            : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 15
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 12
 12-bit 2-to-1 multiplexer                             : 2
# Xors                                                 : 8
 1-bit xor12                                           : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <rmm>.
INFO:Xst:3231 - The small RAM <Mram_reg_array> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <read_write>    | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rmm> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed RAM                  : 1
# Adders/Subtractors                                   : 3
 4-bit adder carry in                                  : 1
 5-bit adder                                           : 1
 7-bit subtractor                                      : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 15
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 12
 12-bit 2-to-1 multiplexer                             : 2
# Xors                                                 : 8
 1-bit xor12                                           : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <rmm> ...

Optimizing unit <top_modul> ...

Optimizing unit <decod> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_modul, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_modul.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 47
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 11
#      LUT3                        : 9
#      LUT5                        : 8
#      LUT6                        : 16
#      MUXF7                       : 1
# FlipFlops/Latches                : 8
#      FD_1                        : 8
# RAMS                             : 8
#      RAM32X1S                    : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 62
#      IBUF                        : 26
#      OBUF                        : 36

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               8  out of  126800     0%  
 Number of Slice LUTs:                   53  out of  63400     0%  
    Number used as Logic:                45  out of  63400     0%  
    Number used as Memory:                8  out of  19000     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     53
   Number with an unused Flip Flop:      45  out of     53    84%  
   Number with an unused LUT:             0  out of     53     0%  
   Number of fully used LUT-FF pairs:     8  out of     53    15%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          63
 Number of bonded IOBs:                  63  out of    210    30%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.149ns (Maximum Frequency: 870.095MHz)
   Minimum input arrival time before clock: 0.731ns
   Maximum output required time after clock: 4.662ns
   Maximum combinational path delay: 4.390ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.149ns (frequency: 870.095MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.149ns (Levels of Logic = 0)
  Source:            rm/Mram_reg_array8 (RAM)
  Destination:       rm/data_out_7 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: rm/Mram_reg_array8 to rm/data_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32X1S:WCLK->O      1   0.862   0.279  rm/Mram_reg_array8 (rm/_n0010<7>)
     FD_1:D                    0.008          rm/data_out_7
    ----------------------------------------
    Total                      1.149ns (0.870ns logic, 0.279ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 80 / 56
-------------------------------------------------------------------------
Offset:              0.731ns (Levels of Logic = 2)
  Source:            add<3> (PAD)
  Destination:       rm/data_out_7 (FF)
  Destination Clock: clk falling

  Data Path: add<3> to rm/data_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.311  add_3_IBUF (add_3_IBUF)
     RAM32X1S:A3->O        1   0.097   0.279  rm/Mram_reg_array1 (rm/_n0010<0>)
     FD_1:D                    0.008          rm/data_out_0
    ----------------------------------------
    Total                      0.731ns (0.140ns logic, 0.591ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1390 / 36
-------------------------------------------------------------------------
Offset:              4.662ns (Levels of Logic = 8)
  Source:            rm/data_out_0 (FF)
  Destination:       outt<7> (PAD)
  Source Clock:      clk falling

  Data Path: rm/data_out_0 to outt<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             4   0.364   0.697  rm/data_out_0 (rm/data_out_0)
     LUT6:I1->O            2   0.097   0.299  en/Mmux_out41 (tmpo1_1_OBUF)
     LUT2:I1->O            4   0.097   0.697  er/out<1>1 (tmpo2_1_OBUF)
     LUT6:I1->O           14   0.097   0.439  de/in1[11]_reduce_xor_51_xo<0>1 (de/Madd__n0106_lut<0>1)
     LUT2:I0->O            2   0.097   0.697  de/Msub_GND_5_o_GND_5_o_sub_19_OUT_xor<1>11 (de/GND_5_o_GND_5_o_sub_19_OUT<1>)
     LUT6:I0->O            1   0.097   0.000  de/Mmux_GND_5_o_X_5_o_Mux_17_o_6 (de/Mmux_GND_5_o_X_5_o_Mux_17_o_6)
     MUXF7:I1->O           8   0.279   0.327  de/Mmux_GND_5_o_X_5_o_Mux_17_o_5_f7 (de/Mmux_GND_5_o_X_5_o_Mux_17_o_5_f7)
     LUT6:I5->O            1   0.097   0.279  de/Mmux_out191 (outt_6_OBUF)
     OBUF:I->O                 0.000          outt_6_OBUF (outt<6>)
    ----------------------------------------
    Total                      4.662ns (1.225ns logic, 3.437ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1564 / 36
-------------------------------------------------------------------------
Delay:               4.390ns (Levels of Logic = 9)
  Source:            clr (PAD)
  Destination:       outt<7> (PAD)

  Data Path: clr to outt<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.001   0.789  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.097   0.299  en/Mmux_out41 (tmpo1_1_OBUF)
     LUT2:I1->O            4   0.097   0.697  er/out<1>1 (tmpo2_1_OBUF)
     LUT6:I1->O           14   0.097   0.439  de/in1[11]_reduce_xor_51_xo<0>1 (de/Madd__n0106_lut<0>1)
     LUT2:I0->O            2   0.097   0.697  de/Msub_GND_5_o_GND_5_o_sub_19_OUT_xor<1>11 (de/GND_5_o_GND_5_o_sub_19_OUT<1>)
     LUT6:I0->O            1   0.097   0.000  de/Mmux_GND_5_o_X_5_o_Mux_17_o_6 (de/Mmux_GND_5_o_X_5_o_Mux_17_o_6)
     MUXF7:I1->O           8   0.279   0.327  de/Mmux_GND_5_o_X_5_o_Mux_17_o_5_f7 (de/Mmux_GND_5_o_X_5_o_Mux_17_o_5_f7)
     LUT6:I5->O            1   0.097   0.279  de/Mmux_out191 (outt_6_OBUF)
     OBUF:I->O                 0.000          outt_6_OBUF (outt<6>)
    ----------------------------------------
    Total                      4.390ns (0.862ns logic, 3.528ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.149|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.89 secs
 
--> 

Total memory usage is 366356 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

