{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686321937336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686321937336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 17:45:37 2023 " "Processing started: Fri Jun 09 17:45:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686321937336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686321937336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off termProject -c termProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off termProject -c termProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686321937336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686321937581 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "TrianglesVsCircles.v(158) " "Verilog HDL syntax warning at TrianglesVsCircles.v(158): extra block comment delimiter characters /* within block comment" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 158 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1686321937611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trianglesvscircles.v 1 1 " "Found 1 design units, including 1 entities, in source file trianglesvscircles.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrianglesVsCircles " "Found entity 1: TrianglesVsCircles" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686321937611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686321937611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 0 0 " "Found 0 design units, including 0 entities, in source file display.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686321937611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file input_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "input_handler.v" "" { Text "D:/altera/13.1/Projects/TermProject/input_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686321937621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686321937621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_handler_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file input_handler_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_handler_tb " "Found entity 1: input_handler_tb" {  } { { "input_handler_tb.v" "" { Text "D:/altera/13.1/Projects/TermProject/input_handler_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686321937621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686321937621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.v" "" { Text "D:/altera/13.1/Projects/TermProject/Debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686321937621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686321937621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounced_input_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file debounced_input_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounced_input_handler " "Found entity 1: debounced_input_handler" {  } { { "debounced_input_handler.v" "" { Text "D:/altera/13.1/Projects/TermProject/debounced_input_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686321937621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686321937621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounced_input_handler_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file debounced_input_handler_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounced_input_handler_tb " "Found entity 1: debounced_input_handler_tb" {  } { { "debounced_input_handler_tb.v" "" { Text "D:/altera/13.1/Projects/TermProject/debounced_input_handler_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686321937621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686321937621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_win_condition_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file check_win_condition_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686321937621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_check_win_condition_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_check_win_condition_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_check_win_condition_wrapper " "Found entity 1: tb_check_win_condition_wrapper" {  } { { "tb_check_win_condition_wrapper.v" "" { Text "D:/altera/13.1/Projects/TermProject/tb_check_win_condition_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686321937621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686321937621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_game_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_game_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_game_tb " "Found entity 1: reset_game_tb" {  } { { "reset_game_tb.v" "" { Text "D:/altera/13.1/Projects/TermProject/reset_game_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686321937631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686321937631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_valid_move_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file is_valid_move_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 is_valid_move_tb " "Found entity 1: is_valid_move_tb" {  } { { "is_valid_move_tb.v" "" { Text "D:/altera/13.1/Projects/TermProject/is_valid_move_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686321937631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686321937631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrianglesVsCircles " "Elaborating entity \"TrianglesVsCircles\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686321937651 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "board TrianglesVsCircles.v(35) " "Verilog HDL or VHDL warning at TrianglesVsCircles.v(35): object \"board\" assigned a value but never read" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1686321937651 "|TrianglesVsCircles"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_red TrianglesVsCircles.v(9) " "Output port \"vga_red\" at TrianglesVsCircles.v(9) has no driver" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1686321937651 "|TrianglesVsCircles"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_green TrianglesVsCircles.v(10) " "Output port \"vga_green\" at TrianglesVsCircles.v(10) has no driver" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1686321937651 "|TrianglesVsCircles"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_blue TrianglesVsCircles.v(12) " "Output port \"vga_blue\" at TrianglesVsCircles.v(12) has no driver" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1686321937651 "|TrianglesVsCircles"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_hsync TrianglesVsCircles.v(7) " "Output port \"vga_hsync\" at TrianglesVsCircles.v(7) has no driver" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1686321937651 "|TrianglesVsCircles"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_vsync TrianglesVsCircles.v(8) " "Output port \"vga_vsync\" at TrianglesVsCircles.v(8) has no driver" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1686321937651 "|TrianglesVsCircles"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1686321937651 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_hsync GND " "Pin \"vga_hsync\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_vsync GND " "Pin \"vga_vsync\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[0\] GND " "Pin \"vga_red\[0\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[1\] GND " "Pin \"vga_red\[1\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[2\] GND " "Pin \"vga_red\[2\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[3\] GND " "Pin \"vga_red\[3\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[4\] GND " "Pin \"vga_red\[4\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[5\] GND " "Pin \"vga_red\[5\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[6\] GND " "Pin \"vga_red\[6\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[7\] GND " "Pin \"vga_red\[7\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[8\] GND " "Pin \"vga_red\[8\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_red[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[9\] GND " "Pin \"vga_red\[9\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_red[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[0\] GND " "Pin \"vga_green\[0\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[1\] GND " "Pin \"vga_green\[1\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[2\] GND " "Pin \"vga_green\[2\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[3\] GND " "Pin \"vga_green\[3\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[4\] GND " "Pin \"vga_green\[4\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[5\] GND " "Pin \"vga_green\[5\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[6\] GND " "Pin \"vga_green\[6\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[7\] GND " "Pin \"vga_green\[7\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[8\] GND " "Pin \"vga_green\[8\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_green[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[9\] GND " "Pin \"vga_green\[9\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_green[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[0\] GND " "Pin \"vga_blue\[0\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[1\] GND " "Pin \"vga_blue\[1\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[2\] GND " "Pin \"vga_blue\[2\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[3\] GND " "Pin \"vga_blue\[3\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[4\] GND " "Pin \"vga_blue\[4\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_blue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[5\] GND " "Pin \"vga_blue\[5\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_blue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[6\] GND " "Pin \"vga_blue\[6\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_blue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[7\] GND " "Pin \"vga_blue\[7\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_blue[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[8\] GND " "Pin \"vga_blue\[8\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_blue[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[9\] GND " "Pin \"vga_blue\[9\]\" is stuck at GND" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686321937933 "|TrianglesVsCircles|vga_blue[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1686321937933 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686321938031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686321938031 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686321938051 "|TrianglesVsCircles|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686321938051 "|TrianglesVsCircles|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "logic_0_button " "No output dependent on input pin \"logic_0_button\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686321938051 "|TrianglesVsCircles|logic_0_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "logic_1_button " "No output dependent on input pin \"logic_1_button\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686321938051 "|TrianglesVsCircles|logic_1_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "activity_button " "No output dependent on input pin \"activity_button\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686321938051 "|TrianglesVsCircles|activity_button"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1686321938051 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686321938051 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686321938051 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686321938051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686321938081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 17:45:38 2023 " "Processing ended: Fri Jun 09 17:45:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686321938081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686321938081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686321938081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686321938081 ""}
