
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.112058                       # Number of seconds simulated
sim_ticks                                112057854207                       # Number of ticks simulated
final_tick                               641695571517                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 133173                       # Simulator instruction rate (inst/s)
host_op_rate                                   168135                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6737615                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888892                       # Number of bytes of host memory used
host_seconds                                 16631.68                       # Real time elapsed on the host
sim_insts                                  2214889826                       # Number of instructions simulated
sim_ops                                    2796370825                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     11834112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4163072                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16000640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1786880                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1786880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        92454                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        32524                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                125005                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13960                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13960                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    105607162                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37151095                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               142789099                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12565                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18276                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30841                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15946049                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15946049                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15946049                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    105607162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37151095                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              158735147                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               268723872                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21368128                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17401896                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1903478                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8415098                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8095972                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2229716                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86399                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192874608                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120233519                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21368128                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10325688                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25412505                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5664715                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      18628635                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11794267                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1901123                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    240648685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.604342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.961955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       215236180     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2722819      1.13%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2135302      0.89%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2294289      0.95%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1955177      0.81%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1090485      0.45%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746063      0.31%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1938563      0.81%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12529807      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    240648685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.079517                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.447424                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190603858                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     20936370                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25270193                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111852                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3726408                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3644922                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6529                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145169223                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51711                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3726408                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190863781                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       17411410                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2399017                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25125827                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1122230                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     144950438                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2388                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        428475                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       559988                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         9534                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202817853                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675544462                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675544462                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34367147                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32736                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16656                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3603339                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13944820                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7843748                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295191                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1742774                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144437892                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32734                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137150434                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        75847                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     19986609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41184086                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          574                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    240648685                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.569920                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.278269                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    182785081     75.96%     75.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24400531     10.14%     86.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12311560      5.12%     91.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7975564      3.31%     94.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6577338      2.73%     97.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2584491      1.07%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3183986      1.32%     99.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       776704      0.32%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53430      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    240648685                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962085     75.34%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145351     11.38%     86.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169611     13.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113716308     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007167      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13606740      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804139      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137150434                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.510377                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277047                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009311                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    516302447                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164457956                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133351210                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138427481                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       148459                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1793220                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          721                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       134182                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          549                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3726408                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       16628594                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       321471                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144470626                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          496                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13944820                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7843748                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16654                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        250408                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12531                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          721                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1133147                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063025                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2196172                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134569152                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13477198                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581282                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21280648                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19211342                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7803450                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.500771                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133353031                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133351210                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79204193                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213440501                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.496239                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371083                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22015552                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1924702                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    236922277                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.516905                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.368665                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    187195488     79.01%     79.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23293990      9.83%     88.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10800783      4.56%     93.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815468      2.03%     95.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3650461      1.54%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543872      0.65%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1536080      0.65%     98.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1102361      0.47%     98.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2983774      1.26%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    236922277                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2983774                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           378420418                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292690313                       # The number of ROB writes
system.switch_cpus0.timesIdled                2848870                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28075187                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.687239                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.687239                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.372129                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.372129                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608363437                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183734828                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137842257                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               268723872                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23177833                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19021269                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2169413                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9771327                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9122846                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2312355                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       101524                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    207796853                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127127576                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23177833                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11435201                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27416348                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6016510                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      10147210                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12570551                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2159728                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    249188761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.626009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.983250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       221772413     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2039367      0.82%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3697877      1.48%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2184570      0.88%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1792741      0.72%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1602710      0.64%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          885728      0.36%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2200114      0.88%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13013241      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    249188761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086251                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.473079                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       206092427                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     11865222                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27335318                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        67720                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3828071                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3807813                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155924342                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1617                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3828071                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       206397438                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         861579                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     10071389                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27080126                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       950155                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155873572                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        103729                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       548794                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    219601337                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    723395523                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    723395523                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    186541168                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33060163                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37112                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18581                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2753275                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14498748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7800752                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        75574                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1766615                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154684484                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37111                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147481194                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        68516                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18328561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37916456                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    249188761                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.591845                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.280536                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    187773468     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24441139      9.81%     85.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12789627      5.13%     90.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9011197      3.62%     93.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9018265      3.62%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3226405      1.29%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2459702      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       287751      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       181207      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    249188761                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          54044     13.70%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        175819     44.58%     58.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       164553     41.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124448183     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2017265      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18531      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13216224      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7780991      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147481194                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.548821                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             394416                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002674                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    544614081                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    173050412                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144969388                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147875610                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       300361                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2377581                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          256                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        92920                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3828071                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         647762                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58760                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154721595                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        17135                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14498748                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7800752                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18581                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         47992                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          256                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1250067                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1134316                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2384383                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145801240                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13116028                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1679954                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20897012                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20661890                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7780984                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.542569                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144969452                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144969388                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84843076                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231076843                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.539473                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367164                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108459764                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    133691948                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21029960                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37060                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2187715                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    245360690                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.544879                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.395768                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    190777997     77.75%     77.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26625033     10.85%     88.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10216525      4.16%     92.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5375694      2.19%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4566327      1.86%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2165381      0.88%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1026059      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1603176      0.65%     98.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3004498      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    245360690                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108459764                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     133691948                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19828999                       # Number of memory references committed
system.switch_cpus1.commit.loads             12121167                       # Number of loads committed
system.switch_cpus1.commit.membars              18530                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19397355                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        120357096                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2765116                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3004498                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           397078100                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          313271893                       # The number of ROB writes
system.switch_cpus1.timesIdled                3070078                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19535111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108459764                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            133691948                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108459764                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.477637                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.477637                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.403610                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.403610                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655585561                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202506682                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144353014                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37060                       # number of misc regfile writes
system.l20.replacements                         95290                       # number of replacements
system.l20.tagsinuse                              256                       # Cycle average of tags in use
system.l20.total_refs                            8975                       # Total number of references to valid blocks.
system.l20.sampled_refs                         95546                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.093934                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.265534                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.032213                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   247.323800                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.378453                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.032287                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000126                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.966109                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.001478                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3774                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3774                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8002                       # number of Writeback hits
system.l20.Writeback_hits::total                 8002                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3774                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3774                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3774                       # number of overall hits
system.l20.overall_hits::total                   3774                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        92454                       # number of ReadReq misses
system.l20.ReadReq_misses::total                92465                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        92454                       # number of demand (read+write) misses
system.l20.demand_misses::total                 92465                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        92454                       # number of overall misses
system.l20.overall_misses::total                92465                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1874542                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  19612255608                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    19614130150                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1874542                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  19612255608                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     19614130150                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1874542                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  19612255608                       # number of overall miss cycles
system.l20.overall_miss_latency::total    19614130150                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96228                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96239                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8002                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8002                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96228                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96239                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96228                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96239                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.960781                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.960785                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.960781                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.960785                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.960781                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.960785                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 170412.909091                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 212129.876566                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 212124.913751                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 170412.909091                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 212129.876566                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 212124.913751                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 170412.909091                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 212129.876566                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 212124.913751                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7072                       # number of writebacks
system.l20.writebacks::total                     7072                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        92454                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           92465                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        92454                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            92465                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        92454                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           92465                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215630                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  14070388664                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  14071604294                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1215630                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  14070388664                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  14071604294                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1215630                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  14070388664                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  14071604294                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.960781                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.960785                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.960781                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.960785                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.960781                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.960785                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110511.818182                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 152187.992558                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 152183.034597                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 110511.818182                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 152187.992558                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 152183.034597                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 110511.818182                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 152187.992558                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 152183.034597                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         33965                       # number of replacements
system.l21.tagsinuse                              256                       # Cycle average of tags in use
system.l21.total_refs                            9421                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34221                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.275299                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.228757                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.117166                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   243.574608                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             1.079468                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.043862                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000458                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.951463                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.004217                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3087                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3087                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7686                       # number of Writeback hits
system.l21.Writeback_hits::total                 7686                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3087                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3087                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3087                       # number of overall hits
system.l21.overall_hits::total                   3087                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        32524                       # number of ReadReq misses
system.l21.ReadReq_misses::total                32540                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        32524                       # number of demand (read+write) misses
system.l21.demand_misses::total                 32540                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        32524                       # number of overall misses
system.l21.overall_misses::total                32540                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3064728                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6622824785                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6625889513                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3064728                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6622824785                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6625889513                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3064728                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6622824785                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6625889513                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        35611                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              35627                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7686                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7686                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        35611                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               35627                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        35611                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              35627                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.913313                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.913352                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.913313                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.913352                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.913313                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.913352                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 191545.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203628.852078                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203622.910664                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 191545.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203628.852078                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203622.910664                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 191545.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203628.852078                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203622.910664                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6888                       # number of writebacks
system.l21.writebacks::total                     6888                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        32524                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           32540                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        32524                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            32540                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        32524                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           32540                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2101735                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4665133143                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4667234878                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2101735                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4665133143                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4667234878                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2101735                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4665133143                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4667234878                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.913313                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.913352                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.913313                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.913352                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.913313                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.913352                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131358.437500                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143436.635807                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143430.696927                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131358.437500                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143436.635807                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143430.696927                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131358.437500                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143436.635807                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143430.696927                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               547.992973                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011801906                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846353.843066                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.992973                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017617                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.878194                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11794256                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11794256                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11794256                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11794256                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11794256                       # number of overall hits
system.cpu0.icache.overall_hits::total       11794256                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2081342                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2081342                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2081342                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2081342                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2081342                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2081342                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11794267                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11794267                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11794267                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11794267                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11794267                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11794267                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 189212.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 189212.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 189212.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 189212.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 189212.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 189212.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1965842                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1965842                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1965842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1965842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1965842                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1965842                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178712.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178712.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96228                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190958610                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96484                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1979.173853                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.615129                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.384871                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916465                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083535                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10374334                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10374334                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677227                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677227                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16476                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16476                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18051561                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18051561                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18051561                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18051561                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402777                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402777                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402862                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402862                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402862                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402862                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  85811023023                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  85811023023                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9843852                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9843852                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  85820866875                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  85820866875                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  85820866875                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  85820866875                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10777111                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10777111                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18454423                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18454423                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18454423                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18454423                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037373                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037373                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021830                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021830                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021830                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021830                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 213048.468564                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 213048.468564                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 115810.023529                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 115810.023529                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 213027.952190                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 213027.952190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 213027.952190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 213027.952190                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8002                       # number of writebacks
system.cpu0.dcache.writebacks::total             8002                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306549                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306549                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306634                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306634                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306634                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306634                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96228                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96228                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96228                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96228                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96228                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96228                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  20629151102                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  20629151102                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  20629151102                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  20629151102                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  20629151102                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  20629151102                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008929                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008929                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005214                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005214                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005214                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005214                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 214377.843268                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 214377.843268                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 214377.843268                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 214377.843268                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 214377.843268                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 214377.843268                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.080072                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019008248                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205645.558442                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.080072                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738910                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12570535                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12570535                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12570535                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12570535                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12570535                       # number of overall hits
system.cpu1.icache.overall_hits::total       12570535                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3365528                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3365528                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3365528                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3365528                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3365528                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3365528                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12570551                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12570551                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12570551                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12570551                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12570551                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12570551                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 210345.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 210345.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 210345.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 210345.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 210345.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 210345.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3197528                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3197528                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3197528                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3197528                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3197528                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3197528                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 199845.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 199845.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 199845.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 199845.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 199845.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 199845.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35611                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164709955                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35867                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4592.242312                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.522061                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.477939                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904383                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095617                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9772747                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9772747                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7670771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7670771                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18560                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18560                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18530                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18530                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17443518                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17443518                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17443518                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17443518                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        91909                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        91909                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        91909                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         91909                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        91909                       # number of overall misses
system.cpu1.dcache.overall_misses::total        91909                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19171746746                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19171746746                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19171746746                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19171746746                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19171746746                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19171746746                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9864656                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9864656                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7670771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7670771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18530                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18530                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17535427                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17535427                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17535427                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17535427                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009317                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009317                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005241                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005241                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005241                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005241                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 208594.879130                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 208594.879130                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 208594.879130                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 208594.879130                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 208594.879130                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 208594.879130                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7686                       # number of writebacks
system.cpu1.dcache.writebacks::total             7686                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        56298                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        56298                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        56298                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        56298                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        56298                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        56298                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35611                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35611                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35611                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35611                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35611                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35611                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7106802151                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7106802151                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7106802151                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7106802151                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7106802151                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7106802151                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 199567.609755                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 199567.609755                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 199567.609755                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 199567.609755                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 199567.609755                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 199567.609755                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
