Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date         : Thu Feb 08 10:59:04 2018
| Host         : DESKTOP-RORPLTQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file timing_impl.log
| Design       : system_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.049        0.000                      0                39655        0.021        0.000                      0                39578        0.005        0.000                       0                 20085  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
adc_clk_in                                               {0.000 2.000}        4.000           250.000         
clk_fpga_0                                               {0.000 5.000}        10.000          100.000         
clk_fpga_1                                               {0.000 2.500}        5.000           200.000         
  mmcm_clk_0_s_1                                         {0.000 3.367}        6.735           148.485         
  mmcm_fb_clk_s_1                                        {0.000 27.500}       55.000          18.182          
dac_clk_in                                               {0.000 1.080}        2.160           462.963         
  mmcm_clk_0_s                                           {0.000 1.080}        2.160           462.963         
  mmcm_clk_1_s                                           {0.000 4.320}        8.640           115.741         
  mmcm_fb_clk_s                                          {0.000 6.480}        12.960          77.160          
i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1     {0.000 2.500}        5.000           200.000         
  clk_out1_system_refclk_clkgen_0_1                      {0.000 16.667}       33.333          30.000          
  clkfbout_system_refclk_clkgen_0_1                      {0.000 25.000}       50.000          20.000          
i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_system_sys_audio_clkgen_0                     {0.000 40.690}       81.380          12.288          
  clkfbout_system_sys_audio_clkgen_0                     {0.000 22.500}       45.000          22.222          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_in                                                     0.186        0.000                      0                 1794        0.021        0.000                      0                 1794        1.020        0.000                       0                  1192  
clk_fpga_0                                                     1.519        0.000                      0                16259        0.039        0.000                      0                16259        2.500        0.000                       0                  7719  
clk_fpga_1                                                     0.163        0.000                      0                 3573        0.029        0.000                      0                 3573        0.264        0.000                       0                  1695  
  mmcm_clk_0_s_1                                               0.785        0.000                      0                 1448        0.148        0.000                      0                 1448        2.387        0.000                       0                  1087  
  mmcm_fb_clk_s_1                                                                                                                                                                                         45.000        0.000                       0                     3  
dac_clk_in                                                                                                                                                                                                 0.280        0.000                       0                     1  
  mmcm_clk_0_s                                                                                                                                                                                             0.005        0.000                       0                    20  
  mmcm_clk_1_s                                                 0.438        0.000                      0                12109        0.021        0.000                      0                12109        3.340        0.000                       0                  8318  
  mmcm_fb_clk_s                                                                                                                                                                                           10.805        0.000                       0                     3  
i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1                                                                                                                                                       1.100        0.000                       0                     1  
  clk_out1_system_refclk_clkgen_0_1                                                                                                                                                                       31.178        0.000                       0                     3  
  clkfbout_system_refclk_clkgen_0_1                                                                                                                                                                       48.751        0.000                       0                     2  
i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_system_sys_audio_clkgen_0                          78.369        0.000                      0                   61        0.087        0.000                      0                   61       39.440        0.000                       0                    37  
  clkfbout_system_sys_audio_clkgen_0                                                                                                                                                                      42.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1                          clk_fpga_0                                3.462        0.000                      0                   10                                                                        
mmcm_clk_1_s                        clk_fpga_0                                7.079        0.000                      0                    8                                                                        
clk_out1_system_sys_audio_clkgen_0  clk_fpga_0                                7.755        0.000                      0                    4                                                                        
adc_clk_in                          clk_fpga_1                                6.703        0.000                      0                    4                                                                        
clk_fpga_0                          clk_fpga_1                                0.049        0.000                      0                  242        0.149        0.000                      0                   72  
mmcm_clk_1_s                        clk_fpga_1                                6.820        0.000                      0                    8                                                                        
clk_fpga_0                          mmcm_clk_1_s                              3.552        0.000                      0                   19                                                                        
clk_fpga_1                          mmcm_clk_1_s                              3.369        0.000                      0                   13                                                                        
clk_fpga_0                          clk_out1_system_sys_audio_clkgen_0       78.989        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk_in         adc_clk_in               0.925        0.000                      0                  213        0.309        0.000                      0                  213  
**async_default**  clk_fpga_0         clk_fpga_0               1.901        0.000                      0                 3578        0.348        0.000                      0                 3578  
**async_default**  clk_fpga_0         clk_fpga_1               1.557        0.000                      0                   12        0.531        0.000                      0                   12  
**async_default**  mmcm_clk_0_s_1     mmcm_clk_0_s_1           0.791        0.000                      0                  228        0.499        0.000                      0                  228  
**async_default**  mmcm_clk_1_s       mmcm_clk_1_s             3.270        0.000                      0                  298        0.387        0.000                      0                  298  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in
  To Clock:  adc_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/D[22]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.518ns (25.606%)  route 1.505ns (74.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 8.907 - 4.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.730     5.334    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X58Y48         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.518     5.852 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[15]/Q
                         net (fo=12, routed)          1.505     7.356    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[15]
    DSP48_X2Y18          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/D[22]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.586     8.907    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X2Y18          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.297     9.203    
                         clock uncertainty           -0.035     9.168    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_D[22])
                                                     -1.626     7.542    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  0.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.065%)  route 0.173ns (53.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.565     1.840    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_clk
    SLICE_X32Y49         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.148     1.988 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[47]/Q
                         net (fo=1, routed)           0.173     2.162    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_wdata[47]
    RAMB36_X2Y9          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.872     2.252    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/din_clk
    RAMB36_X2Y9          RAMB36E1                                     r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.354     1.898    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.243     2.141    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_in
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { adc_clk_in_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         4.000       1.424      RAMB36_X2Y9   i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X38Y43  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X38Y41  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_up_axi/up_wdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.135ns  (logic 1.450ns (17.825%)  route 6.685ns (82.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 12.777 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7723, routed)        1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=44, routed)          6.685    11.165    i_system_wrapper/system_i/axi_ad9122/inst/i_up_axi/s_axi_wdata[3]
    SLICE_X93Y67         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_up_axi/up_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7723, routed)        1.598    12.777    i_system_wrapper/system_i/axi_ad9122/inst/i_up_axi/s_axi_aclk
    SLICE_X93Y67         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_up_axi/up_wdata_reg[3]/C
                         clock pessimism              0.129    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X93Y67         FDCE (Setup_fdce_C_D)       -0.067    12.685    i_system_wrapper/system_i/axi_ad9122/inst/i_up_axi/up_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                  1.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.778%)  route 0.232ns (62.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7723, routed)        0.555     0.891    i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X51Y37         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[18]/Q
                         net (fo=6, routed)           0.232     1.264    i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/D[18]
    SLICE_X48Y36         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7723, routed)        0.824     1.190    i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X48Y36         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y36         FDRE (Hold_fdre_C_D)         0.070     1.225    i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.367ns (32.141%)  route 2.886ns (67.859%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.693     2.987    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X27Y60         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[0]/Q
                         net (fo=20, routed)          0.768     4.211    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[0]
    SLICE_X26Y59         LUT6 (Prop_lut6_I4_O)        0.124     4.335 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8/O
                         net (fo=1, routed)           0.000     4.335    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8_n_0
    SLICE_X26Y59         MUXF7 (Prop_muxf7_I0_O)      0.241     4.576 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3/O
                         net (fo=2, routed)           0.721     5.297    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3_n_0
    SLICE_X27Y61         LUT6 (Prop_lut6_I1_O)        0.298     5.595 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.362     5.957    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0
    SLICE_X27Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.081 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.484     6.565    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X28Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.689 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[5]_INST_0/O
                         net (fo=1, routed)           0.551     7.240    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[5]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.264     8.085    
                         clock uncertainty           -0.083     8.002    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[5])
                                                     -0.599     7.403    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  0.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.282%)  route 0.218ns (60.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.552     0.888    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X51Y54         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[43]/Q
                         net (fo=1, routed)           0.218     1.247    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_int[43]
    SLICE_X46Y54         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.824     1.190    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X46Y54         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[43]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y54         FDRE (Hold_fdre_C_D)         0.063     1.218    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_delay_ctrl/REFCLK
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        0.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[97]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 2.661ns (50.057%)  route 2.655ns (49.943%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 9.393 - 6.735 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.651     2.945    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X43Y22         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.419     3.364 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[97]/Q
                         net (fo=2, routed)           0.587     3.951    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_vf_width_s[1]
    SLICE_X42Y22         LUT1 (Prop_lut1_I0_O)        0.296     4.247 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_vs_count[0]_i_43/O
                         net (fo=1, routed)           0.000     4.247    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_vs_count[0]_i_43_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.780 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_vs_count_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.780    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_vs_count_reg[0]_i_28_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.897 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_vs_count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.897    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_vs_count_reg[0]_i_27_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.212 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_vs_count_reg[0]_i_26/O[3]
                         net (fo=2, routed)           0.658     5.870    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vf_width_s[11]
    SLICE_X43Y24         LUT4 (Prop_lut4_I0_O)        0.307     6.177 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_15/O
                         net (fo=1, routed)           0.000     6.177    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.727 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.730     7.458    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]_i_3_n_0
    SLICE_X44Y24         LUT2 (Prop_lut2_I0_O)        0.124     7.582 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.679     8.261    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X45Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.479     9.393    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X45Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/C
                         clock pessimism              0.230     9.623    
                         clock uncertainty           -0.147     9.475    
    SLICE_X45Y26         FDRE (Setup_fdre_C_R)       -0.429     9.046    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  0.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.581     0.917    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X28Y20         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDCE (Prop_fdce_C_Q)         0.141     1.058 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[38]/Q
                         net (fo=3, routed)           0.066     1.124    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_16_data_reg[15][14]
    SLICE_X29Y20         LUT5 (Prop_lut5_I0_O)        0.045     1.169 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clip_data[14]_i_1/O
                         net (fo=1, routed)           0.000     1.169    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/d_data_cntrl_reg[47][14]
    SLICE_X29Y20         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.847     1.213    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X29Y20         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_data_reg[14]/C
                         clock pessimism             -0.283     0.930    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.091     1.021    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.735
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.735       4.159      RAMB36_X0Y5      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.735       206.625    MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y19     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X46Y19     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s_1
  To Clock:  mmcm_fb_clk_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       45.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s_1
Waveform(ns):       { 0.000 27.500 }
Period(ns):         55.000
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         55.000      52.845     BUFGCTRL_X0Y23   i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       55.000      45.000     MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_in
  To Clock:  dac_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_in
Waveform(ns):       { 0.000 1.080 }
Period(ns):         2.160
Sources:            { dac_clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         2.160       0.911      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       2.160       97.840     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            0.800         1.080       0.280      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            0.800         1.080       0.280      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s
Waveform(ns):       { 0.000 1.080 }
Period(ns):         2.160
Sources:            { i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.160       0.005      BUFGCTRL_X0Y21   i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_0_bufg/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.160       211.200    MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  mmcm_clk_1_s

Setup :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 1.674ns (21.009%)  route 6.294ns (78.991%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 6.612 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.361ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.854    -1.361    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_drp_sel_reg_0
    SLICE_X110Y81        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.905 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         6.294     5.389    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_sync_reg
    SLICE_X103Y34        LUT4 (Prop_lut4_I2_O)        0.124     5.513 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0[0]_i_9/O
                         net (fo=1, routed)           0.000     5.513    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0[0]_i_9_n_0
    SLICE_X103Y34        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.045 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.045    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[0]_i_1_n_0
    SLICE_X103Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.159    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[4]_i_1_n_0
    SLICE_X103Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.273    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[8]_i_1_n_0
    SLICE_X103Y37        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.607 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.607    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel_n_196
    SLICE_X103Y37        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.621     6.612    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X103Y37        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_0_reg[13]/C
                         clock pessimism              0.434     7.046    
                         clock uncertainty           -0.064     6.982    
    SLICE_X103Y37        FDRE (Setup_fdre_C_D)        0.062     7.044    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_dds_phase_3_0_reg[13]
  -------------------------------------------------------------------
                         required time                          7.044    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                  0.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s4_data1_n_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.378ns (79.552%)  route 0.097ns (20.448%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.557    -0.548    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/up_drp_sel_reg
    SLICE_X38Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.384 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[11]/Q
                         net (fo=2, routed)           0.096    -0.287    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2_n_5
    SLICE_X39Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.242 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s4_data1_n[12]_i_3/O
                         net (fo=1, routed)           0.000    -0.242    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s4_data1_n1[11]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.127 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s4_data1_n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s4_data1_n_reg[12]_i_1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.073 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s4_data1_n_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.073    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s4_data1_n_reg[16]_i_1_n_7
    SLICE_X39Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s4_data1_n_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.911    -0.857    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/up_drp_sel_reg
    SLICE_X39Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s4_data1_n_reg[13]/C
                         clock pessimism              0.658    -0.199    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105    -0.094    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s4_data1_n_reg[13]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_1_s
Waveform(ns):       { 0.000 4.320 }
Period(ns):         8.640
Sources:            { i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.640       6.064      RAMB36_X4Y12     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.640       204.720    MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X90Y82     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X108Y109   i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s
  To Clock:  mmcm_fb_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.805ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s
Waveform(ns):       { 0.000 6.480 }
Period(ns):         12.960
Sources:            { i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         12.960      10.805     BUFGCTRL_X0Y22   i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_fb_clk_bufg/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       12.960      87.040     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1
  To Clock:  i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_refclk_clkgen_0_1
  To Clock:  clk_out1_system_refclk_clkgen_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_refclk_clkgen_0_1
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1    i_system_wrapper/system_i/refclk_clkgen/inst/clkout1_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_refclk_clkgen_0_1
  To Clock:  clkfbout_system_refclk_clkgen_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_refclk_clkgen_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
  To Clock:  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_sys_audio_clkgen_0
  To Clock:  clk_out1_system_sys_audio_clkgen_0

Setup :            0  Failing Endpoints,  Worst Slack       78.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.369ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.608ns (23.952%)  route 1.930ns (76.048%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 82.850 - 81.380 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635     1.638    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X37Y75         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[0]/Q
                         net (fo=8, routed)           1.167     3.261    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB0
    SLICE_X36Y76         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.413 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.763     4.176    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[2]
    SLICE_X37Y76         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.467    82.850    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X37Y76         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.148    82.998    
                         clock uncertainty           -0.168    82.831    
    SLICE_X37Y76         FDRE (Setup_fdre_C_D)       -0.285    82.546    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         82.546    
                         arrival time                          -4.176    
  -------------------------------------------------------------------
                         slack                                 78.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.969%)  route 0.287ns (67.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.545     0.547    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X37Y75         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.287     0.974    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X36Y74         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.810     0.812    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X36Y74         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.234     0.578    
    SLICE_X36Y74         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_sys_audio_clkgen_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         40.690      39.440     SLICE_X36Y74     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.690      39.440     SLICE_X36Y74     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_sys_audio_clkgen_0
  To Clock:  clkfbout_system_sys_audio_clkgen_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       42.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_sys_audio_clkgen_0
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         45.000      42.845     BUFGCTRL_X0Y2    i_system_wrapper/system_i/sys_audio_clkgen/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       45.000      55.000     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.462ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.270ns  (logic 0.419ns (32.998%)  route 0.851ns (67.002%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/C
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/Q
                         net (fo=9, routed)           0.851     1.270    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/id_reg[4][3]
    SLICE_X31Y61         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X31Y61         FDRE (Setup_fdre_C_D)       -0.268     4.732    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.732    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                  3.462    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.079ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_dma_fifo/i_response_generator/response_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.466ns  (logic 0.456ns (31.095%)  route 1.010ns (68.905%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_dma_fifo/i_response_generator/response_id_reg[0]/C
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_dma_fifo/i_response_generator/response_id_reg[0]/Q
                         net (fo=15, routed)          1.010     1.466    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_req_response_id/response_id_reg[4][0]
    SLICE_X37Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X37Y69         FDRE (Setup_fdre_C_D)       -0.095     8.545    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -1.466    
  -------------------------------------------------------------------
                         slack                                  7.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_sys_audio_clkgen_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.755ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.755ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.960ns  (logic 1.343ns (68.519%)  route 0.617ns (31.481%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
    SLICE_X36Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     1.343 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.617     1.960    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data0__0[2]
    SLICE_X37Y74         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)       -0.285     9.715    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.715    
                         arrival time                          -1.960    
  -------------------------------------------------------------------
                         slack                                  7.755    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.703ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.239ns  (logic 0.456ns (36.802%)  route 0.783ns (63.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45                                      0.000     0.000 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[3]/C
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[3]/Q
                         net (fo=1, routed)           0.783     1.239    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel[3]
    SLICE_X39Y44         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y44         FDCE (Setup_fdce_C_D)       -0.058     7.942    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -1.239    
  -------------------------------------------------------------------
                         slack                                  6.703    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.352ns  (logic 1.367ns (31.414%)  route 2.985ns (68.586%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/C
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[19]/Q
                         net (fo=5, routed)           0.867     1.323    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[19]
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.447 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8/O
                         net (fo=1, routed)           0.000     1.447    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_8_n_0
    SLICE_X26Y59         MUXF7 (Prop_muxf7_I0_O)      0.241     1.688 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3/O
                         net (fo=2, routed)           0.721     2.408    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_3_n_0
    SLICE_X27Y61         LUT6 (Prop_lut6_I1_O)        0.298     2.706 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.362     3.069    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_0
    SLICE_X27Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.193 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.484     3.676    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X28Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.800 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[5]_INST_0/O
                         net (fo=1, routed)           0.551     4.352    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[5]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[5]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[5])
                                                     -0.599     4.401    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -4.352    
  -------------------------------------------------------------------
                         slack                                  0.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.186ns (26.175%)  route 0.525ns (73.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7723, routed)        0.556     0.892    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X41Y55         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.525     1.557    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X41Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.602 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_i_1/O
                         net (fo=1, routed)           0.000     1.602    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_i_1_n_0
    SLICE_X41Y50         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.825     1.191    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X41Y50         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_reg/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.171     1.362    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.091     1.453    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_reg
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.820ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.600ns  (logic 0.478ns (29.881%)  route 1.122ns (70.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[6]/C
    SLICE_X86Y62         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[6]/Q
                         net (fo=1, routed)           1.122     1.600    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_0_[6]
    SLICE_X82Y62         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X82Y62         FDRE (Setup_fdre_C_D)       -0.220     8.420    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  6.820    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  mmcm_clk_1_s

Setup :            0  Failing Endpoints,  Worst Slack        3.552ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        4.659ns  (logic 1.282ns (27.514%)  route 3.377ns (72.486%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[29]/C
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/eot_mem_reg[29]/Q
                         net (fo=5, routed)           1.581     2.099    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/eot_mem[29]
    SLICE_X35Y67         LUT6 (Prop_lut6_I3_O)        0.124     2.223 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/active_i_9/O
                         net (fo=1, routed)           0.000     2.223    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/active_i_9_n_0
    SLICE_X35Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     2.440 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/active_reg_i_4/O
                         net (fo=2, routed)           0.658     3.098    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/active_reg_i_4_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I0_O)        0.299     3.397 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/active_i_3/O
                         net (fo=2, routed)           0.751     4.148    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/active_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I1_O)        0.124     4.272 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/last_burst_length[2]_i_2/O
                         net (fo=9, routed)           0.388     4.659    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/dest_req_ready
    SLICE_X40Y68         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429     8.211    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_dest_dma_fifo/i_data_mover/beat_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.211    
                         arrival time                          -4.659    
  -------------------------------------------------------------------
                         slack                                  3.552    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  mmcm_clk_1_s

Setup :            0  Failing Endpoints,  Worst Slack        3.369ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.550ns  (logic 0.456ns (29.411%)  route 1.094ns (70.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[4]/C
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[4]/Q
                         net (fo=15, routed)          1.094     1.550    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/D[4]
    SLICE_X37Y68         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X37Y68         FDRE (Setup_fdre_C_D)       -0.081     4.919    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                          -1.550    
  -------------------------------------------------------------------
                         slack                                  3.369    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_sys_audio_clkgen_0

Setup :            0  Failing Endpoints,  Worst Slack       78.989ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.989ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        2.106ns  (logic 1.343ns (63.758%)  route 0.763ns (36.242%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
    SLICE_X36Y76         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     1.343 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.763     2.106    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[2]
    SLICE_X37Y76         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X37Y76         FDRE (Setup_fdre_C_D)       -0.285    81.095    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         81.095    
                         arrival time                          -2.106    
  -------------------------------------------------------------------
                         slack                                 78.989    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk_in
  To Clock:  adc_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        0.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.478ns (20.721%)  route 1.829ns (79.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 8.883 - 4.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.713     5.317    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X58Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.478     5.795 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         1.829     7.623    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/rst_reg[0]
    SLICE_X79Y49         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.562     8.883    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/adc_clk
    SLICE_X79Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism              0.283     9.166    
                         clock uncertainty           -0.035     9.131    
    SLICE_X79Y49         FDCE (Recov_fdce_C_CLR)     -0.582     8.549    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  0.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[62]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.148ns (33.769%)  route 0.290ns (66.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.578     1.853    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X58Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.148     2.001 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         0.290     2.292    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X59Y46         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.852     2.231    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X59Y46         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[62]/C
                         clock pessimism             -0.103     2.128    
    SLICE_X59Y46         FDCE (Remov_fdce_C_CLR)     -0.145     1.983    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.309    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[100]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 0.642ns (8.323%)  route 7.071ns (91.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7723, routed)        1.637     2.931    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.518     3.449 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         4.251     7.700    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X107Y89        LUT1 (Prop_lut1_I0_O)        0.124     7.824 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[115]_i_1/O
                         net (fo=127, routed)         2.821    10.644    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[93]_0
    SLICE_X102Y52        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[100]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7723, routed)        1.610    12.789    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X102Y52        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[100]/C
                         clock pessimism              0.229    13.018    
                         clock uncertainty           -0.154    12.864    
    SLICE_X102Y52        FDCE (Recov_fdce_C_CLR)     -0.319    12.545    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[100]
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  1.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.466%)  route 0.176ns (55.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7723, routed)        0.625     0.961    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y46          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDPE (Prop_fdpe_C_Q)         0.141     1.102 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.176     1.278    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X4Y45          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7723, routed)        0.894     1.260    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X4Y45          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.263     0.997    
    SLICE_X4Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.642ns (24.762%)  route 1.951ns (75.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 7.657 - 5.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7723, routed)        1.637     2.931    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.518     3.449 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         1.177     4.626    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X40Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.750 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.773     5.524    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X44Y53         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.478     7.657    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X44Y53         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/C
                         clock pessimism              0.000     7.657    
                         clock uncertainty           -0.171     7.485    
    SLICE_X44Y53         FDCE (Recov_fdce_C_CLR)     -0.405     7.080    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]
  -------------------------------------------------------------------
                         required time                          7.080    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                  1.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.209ns (22.712%)  route 0.711ns (77.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7723, routed)        0.550     0.886    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X50Y60         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         0.506     1.556    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X40Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.601 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.205     1.806    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X39Y44         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.829     1.195    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X39Y44         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.171     1.366    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.274    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.531    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        0.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[129]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 0.478ns (9.465%)  route 4.572ns (90.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 9.379 - 6.735 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.735     3.029    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X22Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.478     3.507 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.572     8.079    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X50Y24         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[129]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.465     9.379    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X50Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[129]/C
                         clock pessimism              0.129     9.508    
                         clock uncertainty           -0.147     9.361    
    SLICE_X50Y24         FDCE (Recov_fdce_C_CLR)     -0.491     8.870    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[129]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  0.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[217]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.148ns (36.117%)  route 0.262ns (63.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.583     0.919    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X22Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.148     1.067 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.262     1.328    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X22Y24         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[217]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.847     1.213    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X22Y24         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[217]/C
                         clock pessimism             -0.263     0.950    
    SLICE_X22Y24         FDCE (Remov_fdce_C_CLR)     -0.120     0.830    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[217]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.499    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_1_s
  To Clock:  mmcm_clk_1_s

Setup :            0  Failing Endpoints,  Worst Slack        3.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[102]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.478ns (10.390%)  route 4.122ns (89.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 6.593 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.368ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.847    -1.368    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X112Y76        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478    -0.890 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/Q
                         net (fo=98, routed)          4.122     3.232    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X93Y88         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        1.603     6.593    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X93Y88         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[102]/C
                         clock pessimism              0.548     7.142    
                         clock uncertainty           -0.064     7.078    
    SLICE_X93Y88         FDCE (Recov_fdce_C_CLR)     -0.576     6.502    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[102]
  -------------------------------------------------------------------
                         required time                          6.502    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                  3.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.671%)  route 0.156ns (51.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.624    -0.481    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X112Y76        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.148    -0.333 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/Q
                         net (fo=98, routed)          0.156    -0.177    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[0]
    SLICE_X108Y80        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8316, routed)        0.895    -0.873    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y80        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[1]/C
                         clock pessimism              0.429    -0.444    
    SLICE_X108Y80        FDCE (Remov_fdce_C_CLR)     -0.120    -0.564    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[1]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.387    





