;Copyright (c) 2018, Tristan Mumford
;All rights reserved.
;
;Redistribution and use in source and binary forms, with or without
;modification, are permitted provided that the following conditions are met:
;
;1. Redistributions of source code must retain the above copyright notice, this
;   list of conditions and the following disclaimer.
;2. Redistributions in binary form must reproduce the above copyright notice,
;   this list of conditions and the following disclaimer in the documentation
;   and/or other materials provided with the distribution.
;
;THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
;ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
;WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
;DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
;ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
;(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
;LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
;ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
;(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
;SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
;
;The views and conclusions contained in the software and documentation are those
;of the authors and should not be interpreted as representing official policies,
;either expressed or implied, of the RISC OS project.



;base addresses
;&01ee0000 (sun8i, sun50i) -h3 is sun8i
;&03d00000 (sun9i) - aarch64
;Not sure this file is actually used any more.

MODE_1BPP    *    1 << 0
MODE_2BPP    *    1 << 1
MODE_4BPP    *    1 << 2
MODE_8BPP    *    1 << 3
MODE_16BPP   *    1 << 4
MODE_32BPP   *    1 << 5

FB_START     *    &7Fe79000
FB_SIZE      *    &00178e00

;Random video stuff

;BUS_CLK_HDMI_GATE no idea


;HDMI_SLOW_CLK ;For HDMI CEC maybe?

;PLL3_CLK
;From Sunxi wiki:
; is input to PHY PLL. 1/16 pre divider for TCON? pixclk.

;HDMI_CLK - Unused

;Resets-
;HDMI0_RST - resets inner controller
;HDMI1_RST resets the outer wrapper. (obfuscated thing / PHY?)

        END
