pr_debug	,	F_33
ENOMEM	,	V_54
mult	,	V_56
shift	,	V_57
ARCH_TIMER_CTRL_IT_STAT	,	V_13
arch_timer_set_mode_virt	,	F_11
"phys"	,	L_5
arch_timer_of_register	,	F_47
pr_warn	,	F_24
clocksource_register_hz	,	F_38
ARCH_TIMER_PHYS_ACCESS	,	V_4
arch_timer_handler_phys	,	F_9
"virt"	,	L_4
timecounter_init	,	F_39
val	,	V_3
clk	,	V_25
arch_timer_use_virtual	,	V_32
cnt32	,	F_52
IRQ_HANDLED	,	V_16
arch_timer_evt	,	V_38
cpumask_of	,	F_44
"arch_timer_teardown disable IRQ%d cpu #%d\n"	,	L_6
pr_err	,	F_42
unused	,	V_26
VIRT_PPI	,	V_34
arch_timer_available	,	F_23
set_mode	,	V_35
ENODEV	,	V_69
access	,	V_1
IRQ_NONE	,	V_17
ARCH_TIMER_REG_TVAL	,	V_6
CPU_ARCH_ARMv7	,	V_40
local_timer_register	,	F_43
ctrl	,	V_12
free_percpu_irq	,	F_41
freq	,	V_42
set_next_event	,	F_13
arch_timer_reg_read	,	F_3
pr_info_once	,	F_25
device_node	,	V_65
MAX_TIMER_PPI	,	V_70
out	,	V_53
clocksource	,	V_46
of_property_read_u32	,	F_49
local_timer_is_architected	,	F_20
read_cpuid_ext	,	F_22
arch_timer_setup	,	F_16
timecounter	,	V_50
cpumask	,	V_61
cc	,	V_49
free_percpu	,	F_46
err	,	V_51
__cpuinit	,	T_4
"arch_timer"	,	L_7
read_current_timer	,	V_64
arch_timer_set_next_event_virt	,	F_14
cnt	,	V_45
ppi	,	V_52
clock_event_device	,	V_10
irq	,	V_18
i	,	V_67
out_free_irq	,	V_62
register_current_timer_delay	,	F_45
arch_counter_get_cntpct	,	F_5
clock_event_mode	,	V_24
alloc_percpu	,	F_37
EINVAL	,	V_44
cs	,	V_47
cycle_t	,	T_2
ARCH_TIMER_CTRL_IT_MASK	,	V_14
arch_timer_global_evt	,	V_60
clockevents_config_and_register	,	F_17
arch_timer_handler_virt	,	F_8
__init	,	T_6
isb	,	F_2
arch_counter_read_cc	,	F_30
smp_processor_id	,	F_34
arch_timer_set_mode_phys	,	F_12
CLOCK_EVT_FEAT_ONESHOT	,	V_28
arch_timer_ops	,	V_59
arch_timer_rate	,	V_37
"arch_sys_timer"	,	L_1
out_free	,	V_58
arch_timer_set_next_event_phys	,	F_15
rating	,	V_31
"Architected timer frequency not available\n"	,	L_2
timer_set_mode	,	F_10
CPUID_EXT_PFR1	,	V_41
of_find_matching_node	,	F_48
ARCH_TIMER_REG_CTRL	,	V_5
mode	,	V_20
features	,	V_27
__this_cpu_ptr	,	F_18
arch_timer_register	,	F_36
reg	,	V_2
u32	,	T_1
"Architected local timer running at %lu.%02luMHz (%s).\n"	,	L_3
setup_sched_clock	,	F_53
event_handler	,	V_15
"arch_timer: No interrupt available, giving up\n"	,	L_11
CLOCK_EVT_MODE_UNUSED	,	V_21
cyclecounter	,	V_48
CLOCK_EVT_FEAT_C3STOP	,	V_29
PHYS_SECURE_PPI	,	V_36
arch_counter_get_cntpct32	,	F_26
arch_timer_get_timecounter	,	F_31
arch_timer_ppi	,	V_33
name	,	V_30
timer_handler	,	F_7
ARCH_TIMER_CTRL_ENABLE	,	V_23
irq_of_parse_and_map	,	F_50
arch_counter_get_cntvct32	,	F_27
np	,	V_66
ENXIO	,	V_43
arch_timer_counter_read	,	F_4
arch_delay_timer	,	V_63
notrace	,	T_5
request_percpu_irq	,	F_40
"arch_timer: can't register interrupt %d (%d)\n"	,	L_8
arch_counter_read	,	F_28
"arch_timer: can't find DT node\n"	,	L_9
clocksource_counter	,	V_55
arch_timer_of_match	,	V_68
evt	,	V_11
arch_timer_sched_clock_init	,	F_51
arch_timer_read_current_timer	,	F_29
arch_timer_stop	,	F_32
irqreturn_t	,	T_3
"clock-frequency"	,	L_10
disable_percpu_irq	,	F_35
dev_id	,	V_19
cval	,	V_9
ARCH_TIMER_VIRT_ACCESS	,	V_7
arch_counter_get_cntvct	,	F_6
enable_percpu_irq	,	F_19
PHYS_NONSECURE_PPI	,	V_39
cpu_architecture	,	F_21
arch_timer_reg_write	,	F_1
ARCH_TIMER_REG_FREQ	,	V_8
CLOCK_EVT_MODE_SHUTDOWN	,	V_22
