   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32g4xx_ll_tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.LL_TIM_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	LL_TIM_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	LL_TIM_DeInit:
  27              	.LVL0:
  28              	.LFB432:
  29              		.file 1 "../../..\\CubeG4\\src\\stm32g4xx_ll_tim.c"
   1:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
   2:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   ******************************************************************************
   3:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @file    stm32g4xx_ll_tim.c
   4:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @author  MCD Application Team
   5:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief   TIM LL module driver.
   6:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   ******************************************************************************
   7:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @attention
   8:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *
   9:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * All rights reserved.</center></h2>
  11:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *
  12:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * License. You may obtain a copy of the License at:
  15:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *
  17:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   ******************************************************************************
  18:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
  19:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #if defined(USE_FULL_LL_DRIVER)
  20:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
  21:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /* Includes ------------------------------------------------------------------*/
  22:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #include "stm32g4xx_ll_tim.h"
  23:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #include "stm32g4xx_ll_bus.h"
  24:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
  25:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #ifdef  USE_FULL_ASSERT
  26:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #include "stm32_assert.h"
  27:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #else
  28:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define assert_param(expr) ((void)0U)
  29:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #endif /* USE_FULL_ASSERT */
  30:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
  31:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /** @addtogroup STM32G4xx_LL_Driver
  32:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @{
  33:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
  34:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
  35:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defin
  36:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
  37:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /** @addtogroup TIM_LL
  38:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @{
  39:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
  40:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
  41:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /* Private types -------------------------------------------------------------*/
  42:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /* Private variables ---------------------------------------------------------*/
  43:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /* Private constants ---------------------------------------------------------*/
  44:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /* Private macros ------------------------------------------------------------*/
  45:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /** @addtogroup TIM_LL_Private_Macros
  46:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @{
  47:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
  48:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_COUNTERMODE(__VALUE__) (((__VALUE__) == LL_TIM_COUNTERMODE_UP) \
  49:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_COUNTERMODE_DOWN) \
  50:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_UP) \
  51:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_DOWN) \
  52:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN))
  53:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
  54:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_CLOCKDIVISION(__VALUE__) (((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV1) \
  55:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV2) \
  56:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV4))
  57:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
  58:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_OCMODE(__VALUE__) (((__VALUE__) == LL_TIM_OCMODE_FROZEN) \
  59:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_ACTIVE) \
  60:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_INACTIVE) \
  61:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_TOGGLE) \
  62:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_FORCED_INACTIVE) \
  63:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_FORCED_ACTIVE) \
  64:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_PWM1) \
  65:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_PWM2) \
  66:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_RETRIG_OPM1) \
  67:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_RETRIG_OPM2) \
  68:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_COMBINED_PWM1) \
  69:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_COMBINED_PWM2) \
  70:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_ASSYMETRIC_PWM1) \
  71:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_ASSYMETRIC_PWM2) \
  72:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_PULSE_ON_COMPARE) \
  73:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                      || ((__VALUE__) == LL_TIM_OCMODE_DIRECTION_OUTPUT))
  74:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
  75:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_OCSTATE(__VALUE__) (((__VALUE__) == LL_TIM_OCSTATE_DISABLE) \
  76:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                       || ((__VALUE__) == LL_TIM_OCSTATE_ENABLE))
  77:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
  78:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_OCPOLARITY(__VALUE__) (((__VALUE__) == LL_TIM_OCPOLARITY_HIGH) \
  79:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                          || ((__VALUE__) == LL_TIM_OCPOLARITY_LOW))
  80:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
  81:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_OCIDLESTATE(__VALUE__) (((__VALUE__) == LL_TIM_OCIDLESTATE_LOW) \
  82:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_OCIDLESTATE_HIGH))
  83:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
  84:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_ACTIVEINPUT(__VALUE__) (((__VALUE__) == LL_TIM_ACTIVEINPUT_DIRECTTI) \
  85:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_ACTIVEINPUT_INDIRECTTI) \
  86:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_ACTIVEINPUT_TRC))
  87:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
  88:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_ICPSC(__VALUE__) (((__VALUE__) == LL_TIM_ICPSC_DIV1) \
  89:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                     || ((__VALUE__) == LL_TIM_ICPSC_DIV2) \
  90:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                     || ((__VALUE__) == LL_TIM_ICPSC_DIV4) \
  91:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                     || ((__VALUE__) == LL_TIM_ICPSC_DIV8))
  92:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
  93:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_IC_FILTER(__VALUE__) (((__VALUE__) == LL_TIM_IC_FILTER_FDIV1) \
  94:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N2) \
  95:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N4) \
  96:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N8) \
  97:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV2_N6) \
  98:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV2_N8) \
  99:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV4_N6) \
 100:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV4_N8) \
 101:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV8_N6) \
 102:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV8_N8) \
 103:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N5) \
 104:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N6) \
 105:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N8) \
 106:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N5) \
 107:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N6) \
 108:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                         || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N8))
 109:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 110:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_IC_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_IC_POLARITY_RISING) \
 111:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_IC_POLARITY_FALLING) \
 112:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_IC_POLARITY_BOTHEDGE))
 113:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 114:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_ENCODERMODE(__VALUE__) (((__VALUE__) == LL_TIM_ENCODERMODE_X2_TI1) \
 115:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_ENCODERMODE_X2_TI2) \
 116:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_ENCODERMODE_X4_TI12) \
 117:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_
 118:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_
 119:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X2
 120:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X1
 121:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_ENCODERMODE_X1_TI1) \
 122:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_ENCODERMODE_X1_TI2))
 123:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 124:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_IC_POLARITY_ENCODER(__VALUE__) (((__VALUE__) == LL_TIM_IC_POLARITY_RISING) \
 125:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                                   || ((__VALUE__) == LL_TIM_IC_POLARITY_FALLING))
 126:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 127:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_OSSR_STATE(__VALUE__) (((__VALUE__) == LL_TIM_OSSR_DISABLE) \
 128:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                          || ((__VALUE__) == LL_TIM_OSSR_ENABLE))
 129:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 130:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_OSSI_STATE(__VALUE__) (((__VALUE__) == LL_TIM_OSSI_DISABLE) \
 131:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                          || ((__VALUE__) == LL_TIM_OSSI_ENABLE))
 132:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 133:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_LOCK_LEVEL(__VALUE__) (((__VALUE__) == LL_TIM_LOCKLEVEL_OFF) \
 134:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                          || ((__VALUE__) == LL_TIM_LOCKLEVEL_1)   \
 135:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                          || ((__VALUE__) == LL_TIM_LOCKLEVEL_2)   \
 136:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                          || ((__VALUE__) == LL_TIM_LOCKLEVEL_3))
 137:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 138:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_BREAK_STATE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_DISABLE) \
 139:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                           || ((__VALUE__) == LL_TIM_BREAK_ENABLE))
 140:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 141:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_BREAK_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_POLARITY_LOW) \
 142:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                              || ((__VALUE__) == LL_TIM_BREAK_POLARITY_HIGH))
 143:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 144:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_BREAK_FILTER(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1)     \
 145:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1_N2)  \
 146:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1_N4)  \
 147:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1_N8)  \
 148:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV2_N6)  \
 149:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV2_N8)  \
 150:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV4_N6)  \
 151:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV4_N8)  \
 152:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV8_N6)  \
 153:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV8_N8)  \
 154:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV16_N5) \
 155:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV16_N6) \
 156:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV16_N8) \
 157:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV32_N5) \
 158:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV32_N6) \
 159:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV32_N8))
 160:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 161:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_BREAK_AFMODE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_AFMODE_INPUT)          \
 162:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK_AFMODE_BIDIRECTIONAL))
 163:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 164:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_BREAK2_STATE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_DISABLE) \
 165:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                            || ((__VALUE__) == LL_TIM_BREAK2_ENABLE))
 166:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 167:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_BREAK2_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_POLARITY_LOW) \
 168:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                               || ((__VALUE__) == LL_TIM_BREAK2_POLARITY_HIGH))
 169:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 170:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_BREAK2_FILTER(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1)    \
 171:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1_N2)  \
 172:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1_N4)  \
 173:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1_N8)  \
 174:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV2_N6)  \
 175:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV2_N8)  \
 176:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV4_N6)  \
 177:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV4_N8)  \
 178:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV8_N6)  \
 179:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV8_N8)  \
 180:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV16_N5) \
 181:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV16_N6) \
 182:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV16_N8) \
 183:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV32_N5) \
 184:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV32_N6) \
 185:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV32_N8))
 186:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 187:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_BREAK2_AFMODE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_AFMODE_INPUT)       \
 188:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                             || ((__VALUE__) == LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL))
 189:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 190:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #define IS_LL_TIM_AUTOMATIC_OUTPUT_STATE(__VALUE__) (((__VALUE__) == LL_TIM_AUTOMATICOUTPUT_DISABLE
 191:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****                                                      || ((__VALUE__) == LL_TIM_AUTOMATICOUTPUT_ENAB
 192:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 193:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @}
 194:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 195:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 196:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 197:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /* Private function prototypes -----------------------------------------------*/
 198:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /** @defgroup TIM_LL_Private_Functions TIM Private Functions
 199:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @{
 200:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 201:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
 202:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
 203:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
 204:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
 205:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
 206:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);
 207:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus IC1Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);
 208:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus IC2Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);
 209:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus IC3Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);
 210:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus IC4Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);
 211:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 212:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @}
 213:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 214:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 215:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /* Exported functions --------------------------------------------------------*/
 216:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /** @addtogroup TIM_LL_Exported_Functions
 217:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @{
 218:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 219:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 220:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /** @addtogroup TIM_LL_EF_Init
 221:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @{
 222:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 223:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 224:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 225:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Set TIMx registers to their reset values.
 226:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIMx Timer instance
 227:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 228:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
 229:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - ERROR: invalid TIMx instance
 230:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 231:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** ErrorStatus LL_TIM_DeInit(TIM_TypeDef *TIMx)
 232:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
  30              		.loc 1 232 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 233:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   ErrorStatus result = SUCCESS;
  35              		.loc 1 233 3 view .LVU1
 234:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 235:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Check the parameters */
 236:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_TIM_INSTANCE(TIMx));
  36              		.loc 1 236 3 view .LVU2
 237:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 238:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   if (TIMx == TIM1)
  37              		.loc 1 238 3 view .LVU3
  38              		.loc 1 238 6 is_stmt 0 view .LVU4
  39 0000 424B     		ldr	r3, .L16
  40 0002 9842     		cmp	r0, r3
  41 0004 0AD1     		bne	.L2
 239:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 240:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM1);
  42              		.loc 1 240 5 is_stmt 1 view .LVU5
  43              	.LVL1:
  44              	.LBB66:
  45              	.LBI66:
  46              		.file 2 "../../..\\CubeG4\\include/stm32g4xx_ll_bus.h"
   1:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
   2:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   ******************************************************************************
   3:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @file    stm32g4xx_ll_bus.h
   4:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @author  MCD Application Team
   5:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
   7:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   @verbatim
   8:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   ==============================================================================
  10:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****     [..]
  11:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****       from/to registers.
  14:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  17:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****     [..]
  18:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****       Workarounds:
  19:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  22:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   @endverbatim
  23:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   ******************************************************************************
  24:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @attention
  25:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
  26:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  27:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * All rights reserved.</center></h2>
  28:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
  29:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the
  31:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
  33:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
  34:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   ******************************************************************************
  35:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
  36:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  37:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #ifndef STM32G4xx_LL_BUS_H
  39:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define STM32G4xx_LL_BUS_H
  40:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  41:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #ifdef __cplusplus
  42:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** extern "C" {
  43:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif
  44:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  45:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #include "stm32g4xx.h"
  47:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  48:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @addtogroup STM32G4xx_LL_Driver
  49:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
  50:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
  51:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  52:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(RCC)
  53:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  54:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
  56:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
  57:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  58:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  61:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  62:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  63:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  64:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  65:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  66:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
  69:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
  70:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  71:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
  73:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
  74:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  75:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHB1ENR_DMA1EN
  76:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHB1ENR_DMA2EN
  77:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMAMUX1        RCC_AHB1ENR_DMAMUX1EN
  78:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CORDIC         RCC_AHB1ENR_CORDICEN
  79:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FMAC           RCC_AHB1ENR_FMACEN
  80:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHB1ENR_FLASHEN
  81:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM1          RCC_AHB1SMENR_SRAM1SMEN
  82:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHB1ENR_CRCEN
  83:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
  84:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
  85:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
  86:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
  87:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
  88:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
  89:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
  90:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
  91:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN
  92:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN
  93:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN
  94:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOD          RCC_AHB2ENR_GPIODEN
  95:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOE          RCC_AHB2ENR_GPIOEEN
  96:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOF          RCC_AHB2ENR_GPIOFEN
  97:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOG          RCC_AHB2ENR_GPIOGEN
  98:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_CCM            RCC_AHB2SMENR_CCMSMEN
  99:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SRAM2          RCC_AHB2SMENR_SRAM2SMEN
 100:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC12          RCC_AHB2ENR_ADC12EN
 101:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(ADC345_COMMON)
 102:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC345         RCC_AHB2ENR_ADC345EN
 103:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* ADC345_COMMON */
 104:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC1           RCC_AHB2ENR_DAC1EN
 105:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(DAC2)
 106:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC2           RCC_AHB2ENR_DAC2EN
 107:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* DAC2 */
 108:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC3           RCC_AHB2ENR_DAC3EN
 109:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(DAC4)
 110:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC4           RCC_AHB2ENR_DAC4EN
 111:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* DAC4 */
 112:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(AES)
 113:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_AES            RCC_AHB2ENR_AESEN
 114:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* AES */
 115:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_RNG            RCC_AHB2ENR_RNGEN
 116:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 117:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 118:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 119:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 120:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
 121:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 122:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 123:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            0xFFFFFFFFU
 124:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(FMC_Bank1_R)
 125:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FMC            RCC_AHB3ENR_FMCEN
 126:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* FMC_Bank1_R */
 127:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(QUADSPI)
 128:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_QSPI           RCC_AHB3ENR_QSPIEN
 129:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* QUADSPI */
 130:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 131:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 132:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 133:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 134:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 135:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 136:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 137:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
 138:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 139:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR1_TIM3EN
 140:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR1_TIM4EN
 141:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(TIM5)
 142:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR1_TIM5EN
 143:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* TIM5 */
 144:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR1_TIM6EN
 145:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR1_TIM7EN
 146:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS            RCC_APB1ENR1_CRSEN
 147:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR1_RTCAPBEN
 148:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 149:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 150:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR1_SPI3EN
 151:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR1_USART2EN
 152:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR1_USART3EN
 153:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(UART4)
 154:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR1_UART4EN
 155:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* UART4 */
 156:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(UART5)
 157:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR1_UART5EN
 158:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* UART5 */
 159:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 160:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR1_I2C2EN
 161:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR1_USBEN
 162:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(FDCAN1)
 163:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_FDCAN          RCC_APB1ENR1_FDCANEN
 164:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* FDCAN1 */
 165:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR1_PWREN
 166:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 167:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 168:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 169:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 170:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 171:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 172:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 173:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 174:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 175:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 176:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            0xFFFFFFFFU
 177:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPUART1        RCC_APB1ENR2_LPUART1EN
 178:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(I2C4)
 179:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_I2C4           RCC_APB1ENR2_I2C4EN
 180:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* I2C4 */
 181:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_UCPD1         RCC_APB1ENR2_UCPD1EN
 182:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 183:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 184:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 185:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 186:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 187:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 188:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 189:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 190:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN
 191:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 192:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 193:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8           RCC_APB2ENR_TIM8EN
 194:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 195:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(SPI4)
 196:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI4           RCC_APB2ENR_SPI4EN
 197:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* SPI4 */
 198:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APB2ENR_TIM15EN
 199:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 200:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 201:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(TIM20)
 202:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM20          RCC_APB2ENR_TIM20EN
 203:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* TIM20 */
 204:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI1           RCC_APB2ENR_SAI1EN
 205:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #if defined(HRTIM1)
 206:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_HRTIM1         RCC_APB2ENR_HRTIM1EN
 207:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** #endif /* HRTIM1 */
 208:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 209:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 210:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 211:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 212:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 213:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 214:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 215:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 216:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 217:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 218:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 219:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 220:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 221:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 222:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 223:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 224:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 225:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 226:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 227:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 228:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_EnableClock\n
 229:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_EnableClock\n
 230:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMAMMUXEN     LL_AHB1_GRP1_EnableClock\n
 231:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CORDICEN      LL_AHB1_GRP1_EnableClock\n
 232:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FMACEN        LL_AHB1_GRP1_EnableClock\n
 233:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_EnableClock\n
 234:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_EnableClock
 235:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 236:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 237:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 238:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 239:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 240:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 241:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 242:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 243:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 244:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 245:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 246:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 247:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 248:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 249:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 250:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 251:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 252:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 253:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 254:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 255:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 256:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 257:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 258:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMAMUXEN      LL_AHB1_GRP1_IsEnabledClock\n
 259:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CORDICEN      LL_AHB1_GRP1_IsEnabledClock\n
 260:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FMACEN        LL_AHB1_GRP1_IsEnabledClock\n
 261:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_IsEnabledClock\n
 262:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_IsEnabledClock
 263:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 264:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 265:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 266:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 267:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 268:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 269:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 270:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 271:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 272:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 273:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 274:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 275:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == Periphs) ? 1UL : 0UL);
 276:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 277:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 278:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 279:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 280:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_DisableClock\n
 281:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_DisableClock\n
 282:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMAMUXEN      LL_AHB1_GRP1_DisableClock\n
 283:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CORDICEN      LL_AHB1_GRP1_DisableClock\n
 284:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FMACEN        LL_AHB1_GRP1_DisableClock\n
 285:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_DisableClock\n
 286:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_DisableClock
 287:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 288:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 289:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 290:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 291:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 292:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 293:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 294:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 295:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 296:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 297:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 298:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 299:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 300:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 301:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 302:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 303:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 304:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 305:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 306:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMAMUXRST     LL_AHB1_GRP1_ForceReset\n
 307:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CORDICRST     LL_AHB1_GRP1_ForceReset\n
 308:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FMACRST       LL_AHB1_GRP1_ForceReset\n
 309:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ForceReset\n
 310:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset
 311:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 312:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 313:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 314:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 315:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 316:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 317:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 318:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 319:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 320:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 321:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 322:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 323:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 324:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 325:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 326:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 327:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 328:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 329:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 330:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 331:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMAMUXRST     LL_AHB1_GRP1_ReleaseReset\n
 332:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CORDICRST     LL_AHB1_GRP1_ReleaseReset\n
 333:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FMACRST       LL_AHB1_GRP1_ReleaseReset\n
 334:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ReleaseReset\n
 335:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset
 336:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 337:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 338:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 339:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 340:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 341:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 342:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 343:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 344:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 345:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 346:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 347:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 348:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 349:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 350:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 351:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 352:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 353:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB1 peripheral clocks in Sleep and Stop modes
 354:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 355:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 356:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMAMUXSMEN    LL_AHB1_GRP1_EnableClockStopSleep\n
 357:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CORDICSMEN    LL_AHB1_GRP1_EnableClockStopSleep\n
 358:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FMACSMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 359:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 360:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 361:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_EnableClockStopSleep
 362:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 363:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 364:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 365:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 366:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 367:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 368:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 369:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 370:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 371:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 372:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 373:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
 374:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 375:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 376:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 377:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 378:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 379:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 380:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 381:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 382:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 383:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB1 peripheral clocks in Sleep and Stop modes
 384:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 385:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 386:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMAMUXSMEN    LL_AHB1_GRP1_DisableClockStopSleep\n
 387:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CORDICSMEN    LL_AHB1_GRP1_DisableClockStopSleep\n
 388:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FMACSMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 389:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 390:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 391:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_DisableClockStopSleep
 392:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 393:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 394:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 395:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 396:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 397:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 398:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 399:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 400:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 401:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 402:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 403:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
 404:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 405:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
 406:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 407:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 408:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 409:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 410:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 411:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 412:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 413:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 414:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 415:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 416:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 417:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 418:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 419:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
 420:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 421:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_EnableClock\n
 422:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_EnableClock\n
 423:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_EnableClock\n
 424:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_EnableClock\n
 425:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC12EN       LL_AHB2_GRP1_EnableClock\n
 426:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC345EN      LL_AHB2_GRP1_EnableClock\n
 427:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC1EN        LL_AHB2_GRP1_EnableClock\n
 428:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC2EN        LL_AHB2_GRP1_EnableClock\n
 429:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC3EN        LL_AHB2_GRP1_EnableClock\n
 430:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC4EN        LL_AHB2_GRP1_EnableClock\n
 431:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_EnableClock\n
 432:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_EnableClock
 433:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 434:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 435:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 436:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 437:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 438:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 439:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 440:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 441:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 442:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 443:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 444:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 445:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 446:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 447:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 448:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 449:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 450:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 451:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 452:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 453:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 454:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 455:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 456:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 457:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 458:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 459:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 460:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 461:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 462:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 463:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 464:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_IsEnabledClock\n
 465:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_IsEnabledClock\n
 466:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_IsEnabledClock\n
 467:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_IsEnabledClock\n
 468:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_IsEnabledClock\n
 469:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_IsEnabledClock\n
 470:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_IsEnabledClock\n
 471:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC12EN       LL_AHB2_GRP1_IsEnabledClock\n
 472:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC345EN      LL_AHB2_GRP1_IsEnabledClock\n
 473:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC1EN        LL_AHB2_GRP1_IsEnabledClock\n
 474:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC2EN        LL_AHB2_GRP1_IsEnabledClock\n
 475:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC3EN        LL_AHB2_GRP1_IsEnabledClock\n
 476:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC4EN        LL_AHB2_GRP1_IsEnabledClock\n
 477:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_IsEnabledClock\n
 478:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_IsEnabledClock
 479:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 480:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 481:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 482:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 483:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 484:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 485:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 486:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 487:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 488:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 489:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 490:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 491:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 492:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 493:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 494:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 495:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 496:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 497:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 498:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 499:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 500:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 501:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR, Periphs) == Periphs) ? 1UL : 0UL);
 502:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 503:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 504:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 505:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 506:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_DisableClock\n
 507:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_DisableClock\n
 508:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_DisableClock\n
 509:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_DisableClock\n
 510:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_DisableClock\n
 511:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_DisableClock\n
 512:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_DisableClock\n
 513:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC12EN       LL_AHB2_GRP1_DisableClock\n
 514:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC345EN      LL_AHB2_GRP1_DisableClock\n
 515:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC1EN        LL_AHB2_GRP1_DisableClock\n
 516:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC2EN        LL_AHB2_GRP1_DisableClock\n
 517:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC3EN        LL_AHB2_GRP1_DisableClock\n
 518:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC4EN        LL_AHB2_GRP1_DisableClock\n
 519:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_DisableClock\n
 520:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_DisableClock
 521:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 522:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 523:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 524:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 525:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 526:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 527:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 528:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 529:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 530:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 531:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 532:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 533:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 534:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 535:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 536:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 537:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 538:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 539:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 540:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 541:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 542:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 543:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR, Periphs);
 544:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 545:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 546:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 547:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
 548:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2RSTR      GPIOARST       LL_AHB2_GRP1_ForceReset\n
 549:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOBRST       LL_AHB2_GRP1_ForceReset\n
 550:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOCRST       LL_AHB2_GRP1_ForceReset\n
 551:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIODRST       LL_AHB2_GRP1_ForceReset\n
 552:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOERST       LL_AHB2_GRP1_ForceReset\n
 553:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOFRST       LL_AHB2_GRP1_ForceReset\n
 554:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOGRST       LL_AHB2_GRP1_ForceReset\n
 555:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC12RST       LL_AHB2_GRP1_ForceReset\n
 556:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC345RST      LL_AHB2_GRP1_ForceReset\n
 557:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC1RST        LL_AHB2_GRP1_ForceReset\n
 558:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC2RST        LL_AHB2_GRP1_ForceReset\n
 559:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC3RST        LL_AHB2_GRP1_ForceReset\n
 560:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC4RST        LL_AHB2_GRP1_ForceReset\n
 561:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      AESRST         LL_AHB2_GRP1_ForceReset\n
 562:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      RNGRST         LL_AHB2_GRP1_ForceReset
 563:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 564:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 565:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 566:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 567:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 568:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 569:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 570:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 571:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 572:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 573:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 574:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 575:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 576:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 577:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 578:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 579:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 580:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 581:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 582:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 583:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
 584:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 585:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR, Periphs);
 586:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 587:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 588:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 589:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
 590:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2RSTR      GPIOARST       LL_AHB2_GRP1_ReleaseReset\n
 591:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOBRST       LL_AHB2_GRP1_ReleaseReset\n
 592:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOCRST       LL_AHB2_GRP1_ReleaseReset\n
 593:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIODRST       LL_AHB2_GRP1_ReleaseReset\n
 594:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOERST       LL_AHB2_GRP1_ReleaseReset\n
 595:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOFRST       LL_AHB2_GRP1_ReleaseReset\n
 596:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOGRST       LL_AHB2_GRP1_ReleaseReset\n
 597:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC12RST       LL_AHB2_GRP1_ReleaseReset\n
 598:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC345RST      LL_AHB2_GRP1_ReleaseReset\n
 599:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC1RST        LL_AHB2_GRP1_ReleaseReset\n
 600:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC2RST        LL_AHB2_GRP1_ReleaseReset\n
 601:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC3RST        LL_AHB2_GRP1_ReleaseReset\n
 602:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC4RST        LL_AHB2_GRP1_ReleaseReset\n
 603:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      AESRST         LL_AHB2_GRP1_ReleaseReset\n
 604:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      RNGRST         LL_AHB2_GRP1_ReleaseReset
 605:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 606:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 607:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 608:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 609:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 610:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 611:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 612:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 613:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 614:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 615:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 616:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 617:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 618:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 619:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 620:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 621:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 622:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 623:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 624:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 625:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
 626:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 627:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 628:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 629:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 630:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 631:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB2 peripheral clocks in Sleep and Stop modes
 632:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 633:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 634:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 635:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 636:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 637:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOFSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 638:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOGSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 639:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    SRAM2SMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 640:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    CCMSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
 641:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC12SMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 642:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC345SMEN    LL_AHB2_GRP1_EnableClockStopSleep\n
 643:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC1SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 644:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC2SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 645:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC3SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 646:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC4SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 647:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    AESSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
 648:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    RNGSMEN       LL_AHB2_GRP1_EnableClockStopSleep
 649:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 650:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 651:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 652:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 653:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 654:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 655:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 656:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 657:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
 658:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CCM
 659:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 660:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 661:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 662:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 663:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 664:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 665:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 666:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 667:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 668:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 669:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 670:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 671:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockStopSleep(uint32_t Periphs)
 672:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 673:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 674:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB2SMENR, Periphs);
 675:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 676:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2SMENR, Periphs);
 677:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 678:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 679:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 680:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 681:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB2 peripheral clocks in Sleep and Stop modes
 682:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 683:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 684:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 685:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 686:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 687:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOFSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 688:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOGSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 689:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    SRAM2SMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 690:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    CCMSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
 691:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC12SMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 692:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC345SMEN    LL_AHB2_GRP1_DisableClockStopSleep\n
 693:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC1SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 694:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC2SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 695:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC3SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 696:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC4SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 697:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    AESSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
 698:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    RNGSMEN       LL_AHB2_GRP1_DisableClockStopSleep
 699:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 700:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 701:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 702:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 703:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 704:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 705:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 706:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 707:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
 708:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CCM
 709:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 710:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 711:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 712:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 713:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 714:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 715:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 716:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 717:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 718:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 719:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 720:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 721:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockStopSleep(uint32_t Periphs)
 722:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 723:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2SMENR, Periphs);
 724:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 725:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 726:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 727:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 728:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 729:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 730:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
 731:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 732:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 733:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 734:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 735:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 736:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_EnableClock\n
 737:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_EnableClock
 738:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 739:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 740:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 741:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 742:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 743:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 744:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 745:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
 746:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 747:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 748:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB3ENR, Periphs);
 749:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 750:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 751:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 752:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 753:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 754:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 755:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 756:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_IsEnabledClock\n
 757:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_IsEnabledClock
 758:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 759:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 760:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 761:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 762:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 763:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 764:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 765:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
 766:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 767:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3ENR, Periphs) == Periphs) ? 1UL : 0UL);
 768:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 769:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 770:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 771:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
 772:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_DisableClock\n
 773:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_DisableClock
 774:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 775:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 776:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 777:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 778:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 779:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 780:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 781:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
 782:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 783:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3ENR, Periphs);
 784:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 785:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 786:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 787:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
 788:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ForceReset\n
 789:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ForceReset
 790:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 791:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 792:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 793:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 794:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 795:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 796:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 797:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 798:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
 799:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 800:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB3RSTR, Periphs);
 801:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 802:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 803:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 804:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
 805:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ReleaseReset\n
 806:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ReleaseReset
 807:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 808:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 809:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 810:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 811:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 812:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 813:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 814:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 815:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
 816:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 817:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3RSTR, Periphs);
 818:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 819:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 820:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 821:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB3 peripheral clocks in Sleep and Stop modes
 822:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3SMENR    FMCSMEN       LL_AHB3_GRP1_EnableClockStopSleep\n
 823:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB3SMENR    QSPISMEN      LL_AHB3_GRP1_EnableClockStopSleep
 824:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 825:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC  (*)
 826:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 827:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 828:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 829:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 830:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 831:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockStopSleep(uint32_t Periphs)
 832:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 833:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 834:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB3SMENR, Periphs);
 835:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 836:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3SMENR, Periphs);
 837:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 838:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 839:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 840:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 841:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB3 peripheral clocks in Sleep and Stop modes
 842:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3SMENR    FMCSMEN       LL_AHB3_GRP1_DisableClockStopSleep\n
 843:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         AHB3SMENR    QSPISMEN      LL_AHB3_GRP1_DisableClockStopSleep
 844:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 845:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 846:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 847:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 848:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 849:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 850:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 851:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockStopSleep(uint32_t Periphs)
 852:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 853:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3SMENR, Periphs);
 854:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 855:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 856:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 857:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
 858:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 859:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 860:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 861:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
 862:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 863:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 864:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 865:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 866:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_EnableClock\n
 867:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_EnableClock\n
 868:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_EnableClock\n
 869:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_EnableClock\n
 870:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_EnableClock\n
 871:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_EnableClock\n
 872:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_EnableClock\n
 873:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_EnableClock\n
 874:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_EnableClock\n
 875:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_EnableClock\n
 876:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_EnableClock\n
 877:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_EnableClock\n
 878:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_EnableClock\n
 879:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_EnableClock\n
 880:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_EnableClock\n
 881:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_EnableClock\n
 882:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_EnableClock\n
 883:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USBEN         LL_APB1_GRP1_EnableClock\n
 884:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     FDCANEN       LL_APB1_GRP1_EnableClock\n
 885:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     PWREN         LL_APB1_GRP1_EnableClock\n
 886:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_EnableClock\n
 887:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_EnableClock
 888:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 889:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 890:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 891:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 892:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 893:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 894:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 895:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
 896:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 897:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 898:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 899:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
 900:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 901:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 902:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 903:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 904:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 905:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 906:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 907:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
 908:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 909:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
 910:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 911:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 912:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 913:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 914:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 915:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 916:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 917:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 918:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR1, Periphs);
 919:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 920:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 921:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 922:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 923:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 924:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 925:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 926:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_EnableClock\n
 927:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR2     I2C4EN        LL_APB1_GRP2_EnableClock\n
 928:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR2     UCPD1EN       LL_APB1_GRP2_EnableClock
 929:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 930:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
 931:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
 932:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
 933:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 934:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 935:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
 936:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 937:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
 938:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 939:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 940:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR2, Periphs);
 941:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 942:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 943:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 944:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 945:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
 946:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
 947:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 948:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 949:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
 950:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
 951:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_IsEnabledClock\n
 952:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
 953:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
 954:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_IsEnabledClock\n
 955:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_IsEnabledClock\n
 956:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 957:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 958:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
 959:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 960:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_IsEnabledClock\n
 961:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_IsEnabledClock\n
 962:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_IsEnabledClock\n
 963:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 964:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
 965:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USBEN         LL_APB1_GRP1_IsEnabledClock\n
 966:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     FDCANEN       LL_APB1_GRP1_IsEnabledClock\n
 967:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     PWREN         LL_APB1_GRP1_IsEnabledClock\n
 968:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
 969:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock
 970:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 971:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 972:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 973:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 974:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 975:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 976:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 977:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
 978:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 979:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 980:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 981:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
 982:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 983:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 984:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 985:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 986:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 987:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 988:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 989:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
 990:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 991:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
 992:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 993:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
 994:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 995:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 996:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
 997:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 998:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 999:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
1000:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1001:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1002:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1003:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
1004:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_IsEnabledClock\n
1005:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR2     I2C4EN        LL_APB1_GRP2_IsEnabledClock\n
1006:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR2     UCPD1EN       LL_APB1_GRP2_IsEnabledClock
1007:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1008:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1009:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1010:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
1011:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1012:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1013:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1014:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1015:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs)
1016:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1017:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR2, Periphs) == Periphs) ? 1UL : 0UL);
1018:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1019:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1020:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1021:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1022:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_DisableClock\n
1023:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_DisableClock\n
1024:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_DisableClock\n
1025:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_DisableClock\n
1026:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_DisableClock\n
1027:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_DisableClock\n
1028:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_DisableClock\n
1029:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_DisableClock\n
1030:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_DisableClock\n
1031:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_DisableClock\n
1032:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_DisableClock\n
1033:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_DisableClock\n
1034:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_DisableClock\n
1035:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_DisableClock\n
1036:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_DisableClock\n
1037:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_DisableClock\n
1038:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_DisableClock\n
1039:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USBEN         LL_APB1_GRP1_DisableClock\n
1040:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     FDCANEN       LL_APB1_GRP1_DisableClock\n
1041:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     PWREN         LL_APB1_GRP1_DisableClock\n
1042:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_DisableClock\n
1043:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_DisableClock
1044:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1045:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1046:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1047:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1048:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1049:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1050:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1051:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1052:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1053:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1054:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1055:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1056:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1057:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1058:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1059:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1060:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1061:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1062:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1063:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1064:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1065:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1066:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1067:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1068:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1069:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1070:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1071:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
1072:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1073:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR1, Periphs);
1074:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1075:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1076:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1077:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1078:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_DisableClock\n
1079:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR2     I2C4EN        LL_APB1_GRP2_DisableClock\n
1080:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1ENR2     UCPD1EN      LL_APB1_GRP2_DisableClock
1081:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1082:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1083:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1084:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
1085:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1086:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1087:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1088:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1089:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
1090:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1091:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR2, Periphs);
1092:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1093:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1094:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1095:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1096:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1RSTR1     TIM2RST        LL_APB1_GRP1_ForceReset\n
1097:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM3RST        LL_APB1_GRP1_ForceReset\n
1098:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM4RST        LL_APB1_GRP1_ForceReset\n
1099:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM5RST        LL_APB1_GRP1_ForceReset\n
1100:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM6RST        LL_APB1_GRP1_ForceReset\n
1101:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM7RST        LL_APB1_GRP1_ForceReset\n
1102:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     CRSRST         LL_APB1_GRP1_ForceReset\n
1103:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     SPI2RST        LL_APB1_GRP1_ForceReset\n
1104:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     SPI3RST        LL_APB1_GRP1_ForceReset\n
1105:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USART2RST      LL_APB1_GRP1_ForceReset\n
1106:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USART3RST      LL_APB1_GRP1_ForceReset\n
1107:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     UART4RST       LL_APB1_GRP1_ForceReset\n
1108:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     UART5RST       LL_APB1_GRP1_ForceReset\n
1109:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C1RST        LL_APB1_GRP1_ForceReset\n
1110:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C2RST        LL_APB1_GRP1_ForceReset\n
1111:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USBRST         LL_APB1_GRP1_ForceReset\n
1112:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     FDCANRST       LL_APB1_GRP1_ForceReset\n
1113:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     PWRRST         LL_APB1_GRP1_ForceReset\n
1114:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C3RST        LL_APB1_GRP1_ForceReset\n
1115:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     LPTIM1RST      LL_APB1_GRP1_ForceReset
1116:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1117:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1118:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1119:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1120:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1121:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1122:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1123:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1124:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1125:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1126:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1127:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1128:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1129:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1130:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1131:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1132:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1133:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1134:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1135:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1136:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1137:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1138:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1139:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1140:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1141:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
1142:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1143:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR1, Periphs);
1144:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1145:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1146:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1147:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1148:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1RSTR2     LPUART1RST     LL_APB1_GRP2_ForceReset\n
1149:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR2     I2C4RST        LL_APB1_GRP2_ForceReset\n
1150:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR2     UCPD1RST       LL_APB1_GRP2_ForceReset
1151:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1152:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1153:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1154:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
1155:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1156:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1157:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1158:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1159:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs)
1160:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1161:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR2, Periphs);
1162:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1163:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1164:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1165:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1166:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1RSTR1     TIM2RST        LL_APB1_GRP1_ReleaseReset\n
1167:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM3RST        LL_APB1_GRP1_ReleaseReset\n
1168:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM4RST        LL_APB1_GRP1_ReleaseReset\n
1169:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM5RST        LL_APB1_GRP1_ReleaseReset\n
1170:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM6RST        LL_APB1_GRP1_ReleaseReset\n
1171:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM7RST        LL_APB1_GRP1_ReleaseReset\n
1172:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     CRSRST         LL_APB1_GRP1_ReleaseReset\n
1173:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     SPI2RST        LL_APB1_GRP1_ReleaseReset\n
1174:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     SPI3RST        LL_APB1_GRP1_ReleaseReset\n
1175:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USART2RST      LL_APB1_GRP1_ReleaseReset\n
1176:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USART3RST      LL_APB1_GRP1_ReleaseReset\n
1177:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     UART4RST       LL_APB1_GRP1_ReleaseReset\n
1178:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     UART5RST       LL_APB1_GRP1_ReleaseReset\n
1179:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C1RST        LL_APB1_GRP1_ReleaseReset\n
1180:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C2RST        LL_APB1_GRP1_ReleaseReset\n
1181:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USBRST         LL_APB1_GRP1_ReleaseReset\n
1182:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     FDCANRST       LL_APB1_GRP1_ReleaseReset\n
1183:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     PWRRST         LL_APB1_GRP1_ReleaseReset\n
1184:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C3RST        LL_APB1_GRP1_ReleaseReset\n
1185:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     LPTIM1RST      LL_APB1_GRP1_ReleaseReset
1186:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1187:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1188:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1189:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1190:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1191:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1192:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1193:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1194:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1195:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1196:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1197:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1198:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1199:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1200:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1201:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1202:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1203:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1204:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1205:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1206:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1207:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1208:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1209:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1210:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1211:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
1212:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1213:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR1, Periphs);
1214:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1215:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1216:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1217:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1218:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1RSTR2     LPUART1RST     LL_APB1_GRP2_ReleaseReset\n
1219:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR2     I2C4RST        LL_APB1_GRP2_ReleaseReset\n
1220:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1RSTR2     UCPD1RST       LL_APB1_GRP2_ReleaseReset
1221:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1222:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1223:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1224:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
1225:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1226:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1227:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1228:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1229:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs)
1230:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1231:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR2, Periphs);
1232:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1233:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1234:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1235:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable APB1 peripheral clocks in Sleep and Stop modes
1236:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1SMENR1     TIM2SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1237:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM3SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1238:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM4SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1239:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM5SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1240:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM6SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1241:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM7SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1242:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     CRSSMEN         LL_APB1_GRP1_EnableClockStopSleep\n
1243:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     RTCAPBSMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1244:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     WWDGSMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1245:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     SPI2SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1246:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     SPI3SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1247:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USART2SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1248:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USART3SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1249:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     UART4SMEN       LL_APB1_GRP1_EnableClockStopSleep\n
1250:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     UART5SMEN       LL_APB1_GRP1_EnableClockStopSleep\n
1251:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C1SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1252:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C2SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1253:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USBSMEN         LL_APB1_GRP1_EnableClockStopSleep\n
1254:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     FDCANSMEN       LL_APB1_GRP1_EnableClockStopSleep\n
1255:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     PWRSMEN         LL_APB1_GRP1_EnableClockStopSleep\n
1256:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C3SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1257:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     LPTIM1SMEN      LL_APB1_GRP1_EnableClockStopSleep
1258:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1259:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1260:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1261:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1262:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1263:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1264:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1265:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1266:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1267:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1268:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1269:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1270:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1271:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1272:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1273:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1274:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1275:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1276:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1277:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1278:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1279:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1280:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1281:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1282:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1283:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1284:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1285:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
1286:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1287:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1288:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR1, Periphs);
1289:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1290:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR1, Periphs);
1291:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
1292:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1293:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1294:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1295:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable APB1 peripheral clocks in Sleep and Stop modes
1296:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1SMENR2     LPUART1SMEN     LL_APB1_GRP2_EnableClockStopSleep\n
1297:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR2     I2C4SMEN        LL_APB1_GRP2_EnableClockStopSleep\n
1298:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR2     UCPD1SMEN       LL_APB1_GRP2_EnableClockStopSleep
1299:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1300:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1301:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1302:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1 (*)
1303:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1304:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1305:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1306:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1307:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClockStopSleep(uint32_t Periphs)
1308:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1309:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1310:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR2, Periphs);
1311:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1312:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR2, Periphs);
1313:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
1314:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1315:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1316:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1317:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable APB1 peripheral clocks in Sleep and Stop modes
1318:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1SMENR1     TIM2SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1319:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM3SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1320:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM4SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1321:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM5SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1322:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM6SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1323:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM7SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1324:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     CRSSMEN         LL_APB1_GRP1_DisableClockStopSleep\n
1325:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     RTCAPBSMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1326:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     WWDGSMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1327:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     SPI2SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1328:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     SPI3SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1329:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USART2SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1330:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USART3SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1331:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     UART4SMEN       LL_APB1_GRP1_DisableClockStopSleep\n
1332:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     UART5SMEN       LL_APB1_GRP1_DisableClockStopSleep\n
1333:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C1SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1334:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C2SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1335:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USBSMEN         LL_APB1_GRP1_DisableClockStopSleep\n
1336:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     FDCANSMEN       LL_APB1_GRP1_DisableClockStopSleep\n
1337:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     PWRSMEN         LL_APB1_GRP1_DisableClockStopSleep\n
1338:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C3SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1339:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     LPTIM1SMEN      LL_APB1_GRP1_DisableClockStopSleep
1340:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1341:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1342:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1343:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1344:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1345:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1346:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1347:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1348:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1349:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1350:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1351:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1352:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1353:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1354:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1355:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1356:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1357:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1358:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1359:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1360:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1361:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1362:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1363:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1364:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1365:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1366:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1367:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
1368:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1369:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR1, Periphs);
1370:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1371:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1372:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1373:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable APB1 peripheral clocks in Sleep and Stop modes
1374:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB1SMENR2     LPUART1SMEN     LL_APB1_GRP2_DisableClockStopSleep\n
1375:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR2     I2C4SMEN        LL_APB1_GRP2_DisableClockStopSleep\n
1376:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB1SMENR2     UCPD1SMEN      LL_APB1_GRP2_DisableClockStopSleep
1377:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1378:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1379:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1380:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1 (*)
1381:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1382:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1383:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1384:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1385:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClockStopSleep(uint32_t Periphs)
1386:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1387:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR2, Periphs);
1388:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1389:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1390:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1391:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @}
1392:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1393:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1394:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
1395:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @{
1396:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1397:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1398:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1399:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
1400:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_EnableClock\n
1401:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_EnableClock\n
1402:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_EnableClock\n
1403:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM8EN        LL_APB2_GRP1_EnableClock\n
1404:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_EnableClock\n
1405:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      SPI4EN        LL_APB2_GRP1_EnableClock\n
1406:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM15EN       LL_APB2_GRP1_EnableClock\n
1407:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_EnableClock\n
1408:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_EnableClock\n
1409:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM20EN       LL_APB2_GRP1_EnableClock\n
1410:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      SAI1EN        LL_APB2_GRP1_EnableClock\n
1411:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      HRTIM1EN      LL_APB2_GRP1_EnableClock
1412:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1413:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
1414:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1415:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1416:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8
1417:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1418:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
1419:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
1420:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1421:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1422:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM20 (*)
1423:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
1424:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_HRTIM1 (*)
1425:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1426:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1427:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1428:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1429:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
1430:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1431:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1432:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
1433:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1434:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
1435:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   (void)tmpreg;
1436:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1437:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1438:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1439:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Check if APB2 peripheral clock is enabled or not
1440:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_IsEnabledClock\n
1441:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_IsEnabledClock\n
1442:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_IsEnabledClock\n
1443:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM8EN        LL_APB2_GRP1_IsEnabledClock\n
1444:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_IsEnabledClock\n
1445:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      SPI4EN        LL_APB2_GRP1_IsEnabledClock\n
1446:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM15EN       LL_APB2_GRP1_IsEnabledClock\n
1447:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_IsEnabledClock\n
1448:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_IsEnabledClock\n
1449:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM20EN       LL_APB2_GRP1_IsEnabledClock\n
1450:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      SAI1EN        LL_APB2_GRP1_IsEnabledClock\n
1451:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      HRTIM1EN      LL_APB2_GRP1_IsEnabledClock
1452:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1453:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
1454:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1455:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1456:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8
1457:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1458:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
1459:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
1460:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1461:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1462:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM20 (*)
1463:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
1464:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_HRTIM1 (*)
1465:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1466:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1467:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1468:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1469:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs)
1470:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1471:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->APB2ENR, Periphs) == Periphs) ? 1UL : 0UL);
1472:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1473:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1474:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1475:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Disable APB2 peripherals clock.
1476:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_DisableClock\n
1477:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_DisableClock\n
1478:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_DisableClock\n
1479:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM8EN        LL_APB2_GRP1_DisableClock\n
1480:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_DisableClock\n
1481:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      SPI4EN        LL_APB2_GRP1_DisableClock\n
1482:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM15EN       LL_APB2_GRP1_DisableClock\n
1483:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_DisableClock\n
1484:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_DisableClock\n
1485:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM20EN       LL_APB2_GRP1_DisableClock\n
1486:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      SAI1EN        LL_APB2_GRP1_DisableClock\n
1487:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2ENR      HRTIM1EN      LL_APB2_GRP1_DisableClock
1488:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1489:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
1490:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1491:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1492:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8
1493:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1494:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
1495:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
1496:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1497:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1498:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM20 (*)
1499:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
1500:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_HRTIM1 (*)
1501:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1502:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1503:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1504:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1505:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
1506:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1507:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB2ENR, Periphs);
1508:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1509:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1510:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1511:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Force APB2 peripherals reset.
1512:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB2RSTR      SYSCFGRST      LL_APB2_GRP1_ForceReset\n
1513:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      TIM1RST        LL_APB2_GRP1_ForceReset\n
1514:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      SPI1RST        LL_APB2_GRP1_ForceReset\n
1515:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      TIM8RST        LL_APB2_GRP1_ForceReset\n
1516:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      USART1RST      LL_APB2_GRP1_ForceReset\n
1517:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      SPI4RST        LL_APB2_GRP1_ForceReset\n
1518:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      TIM15RST       LL_APB2_GRP1_ForceReset\n
1519:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      TIM16RST       LL_APB2_GRP1_ForceReset\n
1520:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      TIM17RST       LL_APB2_GRP1_ForceReset\n
1521:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      TIM20RST       LL_APB2_GRP1_ForceReset\n
1522:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      SAI1RST        LL_APB2_GRP1_ForceReset\n
1523:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      HRTIM1RST      LL_APB2_GRP1_ForceReset
1524:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1525:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
1526:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1527:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1528:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8
1529:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1530:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
1531:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
1532:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1533:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1534:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM20 (*)
1535:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
1536:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_HRTIM1 (*)
1537:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1538:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1539:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1540:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1541:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
  47              		.loc 2 1541 22 view .LVU6
  48              	.LBB67:
1542:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1543:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB2RSTR, Periphs);
  49              		.loc 2 1543 3 view .LVU7
  50 0006 03F56443 		add	r3, r3, #58368
  51 000a 1A6C     		ldr	r2, [r3, #64]
  52 000c 42F40062 		orr	r2, r2, #2048
  53 0010 1A64     		str	r2, [r3, #64]
  54              	.LVL2:
  55              		.loc 2 1543 3 is_stmt 0 view .LVU8
  56              	.LBE67:
  57              	.LBE66:
 241:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM1);
  58              		.loc 1 241 5 is_stmt 1 view .LVU9
  59              	.LBB68:
  60              	.LBI68:
1544:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
1545:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** 
1546:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** /**
1547:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @brief  Release APB2 peripherals reset.
1548:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @rmtoll APB2RSTR      SYSCFGRST      LL_APB2_GRP1_ForceReset\n
1549:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      TIM1RST        LL_APB2_GRP1_ForceReset\n
1550:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      SPI1RST        LL_APB2_GRP1_ForceReset\n
1551:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      TIM8RST        LL_APB2_GRP1_ForceReset\n
1552:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      USART1RST      LL_APB2_GRP1_ForceReset\n
1553:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      SPI4RST        LL_APB2_GRP1_ForceReset\n
1554:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      TIM15RST       LL_APB2_GRP1_ForceReset\n
1555:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      TIM16RST       LL_APB2_GRP1_ForceReset\n
1556:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      TIM17RST       LL_APB2_GRP1_ForceReset\n
1557:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      TIM20RST       LL_APB2_GRP1_ForceReset\n
1558:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      SAI1RST        LL_APB2_GRP1_ForceReset\n
1559:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         APB2RSTR      HRTIM1RST      LL_APB2_GRP1_ForceReset
1560:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1561:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
1562:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1563:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1564:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8
1565:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1566:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
1567:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
1568:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1569:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1570:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM20 (*)
1571:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
1572:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_HRTIM1 (*)
1573:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *
1574:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1575:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   * @retval None
1576:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   */
1577:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
  61              		.loc 2 1577 22 view .LVU10
  62              	.LBB69:
1578:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
1579:../../..\CubeG4\include/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB2RSTR, Periphs);
  63              		.loc 2 1579 3 view .LVU11
  64 0012 1A6C     		ldr	r2, [r3, #64]
  65 0014 22F40062 		bic	r2, r2, #2048
  66              	.LVL3:
  67              	.L15:
  68              		.loc 2 1579 3 is_stmt 0 view .LVU12
  69              	.LBE69:
  70              	.LBE68:
  71              	.LBB70:
  72              	.LBB71:
  73 0018 1A64     		str	r2, [r3, #64]
  74 001a 0BE0     		b	.L13
  75              	.L2:
  76              	.LBE71:
  77              	.LBE70:
 242:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 243:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   else if (TIMx == TIM2)
  78              		.loc 1 243 8 is_stmt 1 view .LVU13
  79              		.loc 1 243 11 is_stmt 0 view .LVU14
  80 001c B0F1804F 		cmp	r0, #1073741824
  81 0020 0AD1     		bne	.L4
 244:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 245:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM2);
  82              		.loc 1 245 5 is_stmt 1 view .LVU15
  83              	.LVL4:
  84              	.LBB73:
  85              	.LBI73:
1141:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
  86              		.loc 2 1141 22 view .LVU16
  87              	.LBB74:
1143:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
  88              		.loc 2 1143 3 view .LVU17
  89 0022 3B4B     		ldr	r3, .L16+4
  90 0024 9A6B     		ldr	r2, [r3, #56]
  91 0026 42F00102 		orr	r2, r2, #1
  92 002a 9A63     		str	r2, [r3, #56]
  93              	.LVL5:
1143:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
  94              		.loc 2 1143 3 is_stmt 0 view .LVU18
  95              	.LBE74:
  96              	.LBE73:
 246:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM2);
  97              		.loc 1 246 5 is_stmt 1 view .LVU19
  98              	.LBB75:
  99              	.LBI75:
1211:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 100              		.loc 2 1211 22 view .LVU20
 101              	.LBB76:
1213:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 102              		.loc 2 1213 3 view .LVU21
 103 002c 9A6B     		ldr	r2, [r3, #56]
 104 002e 22F00102 		bic	r2, r2, #1
 105              	.LVL6:
 106              	.L14:
1213:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 107              		.loc 2 1213 3 is_stmt 0 view .LVU22
 108 0032 9A63     		str	r2, [r3, #56]
 109              	.L13:
1213:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 110              		.loc 2 1213 3 view .LVU23
 111              	.LBE76:
 112              	.LBE75:
 233:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 113              		.loc 1 233 15 view .LVU24
 114 0034 0020     		movs	r0, #0
 115              	.LVL7:
 233:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 116              		.loc 1 233 15 view .LVU25
 117 0036 7047     		bx	lr
 118              	.LVL8:
 119              	.L4:
 247:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 248:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   else if (TIMx == TIM3)
 120              		.loc 1 248 8 is_stmt 1 view .LVU26
 121              		.loc 1 248 11 is_stmt 0 view .LVU27
 122 0038 364B     		ldr	r3, .L16+8
 123 003a 9842     		cmp	r0, r3
 124 003c 09D1     		bne	.L5
 249:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 250:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM3);
 125              		.loc 1 250 5 is_stmt 1 view .LVU28
 126              	.LVL9:
 127              	.LBB77:
 128              	.LBI77:
1141:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 129              		.loc 2 1141 22 view .LVU29
 130              	.LBB78:
1143:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 131              		.loc 2 1143 3 view .LVU30
 132 003e 03F50333 		add	r3, r3, #134144
 133 0042 9A6B     		ldr	r2, [r3, #56]
 134 0044 42F00202 		orr	r2, r2, #2
 135 0048 9A63     		str	r2, [r3, #56]
 136              	.LVL10:
1143:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 137              		.loc 2 1143 3 is_stmt 0 view .LVU31
 138              	.LBE78:
 139              	.LBE77:
 251:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM3);
 140              		.loc 1 251 5 is_stmt 1 view .LVU32
 141              	.LBB79:
 142              	.LBI79:
1211:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 143              		.loc 2 1211 22 view .LVU33
 144              	.LBB80:
1213:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 145              		.loc 2 1213 3 view .LVU34
 146 004a 9A6B     		ldr	r2, [r3, #56]
 147 004c 22F00202 		bic	r2, r2, #2
 148 0050 EFE7     		b	.L14
 149              	.LVL11:
 150              	.L5:
1213:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 151              		.loc 2 1213 3 is_stmt 0 view .LVU35
 152              	.LBE80:
 153              	.LBE79:
 252:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 253:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   else if (TIMx == TIM4)
 154              		.loc 1 253 8 is_stmt 1 view .LVU36
 155              		.loc 1 253 11 is_stmt 0 view .LVU37
 156 0052 314B     		ldr	r3, .L16+12
 157 0054 9842     		cmp	r0, r3
 158 0056 09D1     		bne	.L6
 254:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 255:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM4);
 159              		.loc 1 255 5 is_stmt 1 view .LVU38
 160              	.LVL12:
 161              	.LBB81:
 162              	.LBI81:
1141:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 163              		.loc 2 1141 22 view .LVU39
 164              	.LBB82:
1143:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 165              		.loc 2 1143 3 view .LVU40
 166 0058 03F50233 		add	r3, r3, #133120
 167 005c 9A6B     		ldr	r2, [r3, #56]
 168 005e 42F00402 		orr	r2, r2, #4
 169 0062 9A63     		str	r2, [r3, #56]
 170              	.LVL13:
1143:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 171              		.loc 2 1143 3 is_stmt 0 view .LVU41
 172              	.LBE82:
 173              	.LBE81:
 256:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM4);
 174              		.loc 1 256 5 is_stmt 1 view .LVU42
 175              	.LBB83:
 176              	.LBI83:
1211:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 177              		.loc 2 1211 22 view .LVU43
 178              	.LBB84:
1213:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 179              		.loc 2 1213 3 view .LVU44
 180 0064 9A6B     		ldr	r2, [r3, #56]
 181 0066 22F00402 		bic	r2, r2, #4
 182 006a E2E7     		b	.L14
 183              	.LVL14:
 184              	.L6:
1213:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 185              		.loc 2 1213 3 is_stmt 0 view .LVU45
 186              	.LBE84:
 187              	.LBE83:
 257:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 258:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #if defined(TIM5)
 259:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   else if (TIMx == TIM5)
 260:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 261:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM5);
 262:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM5);
 263:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 264:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #endif /* TIM5 */
 265:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   else if (TIMx == TIM6)
 188              		.loc 1 265 8 is_stmt 1 view .LVU46
 189              		.loc 1 265 11 is_stmt 0 view .LVU47
 190 006c 2B4B     		ldr	r3, .L16+16
 191 006e 9842     		cmp	r0, r3
 192 0070 09D1     		bne	.L7
 266:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 267:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM6);
 193              		.loc 1 267 5 is_stmt 1 view .LVU48
 194              	.LVL15:
 195              	.LBB85:
 196              	.LBI85:
1141:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 197              		.loc 2 1141 22 view .LVU49
 198              	.LBB86:
1143:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 199              		.loc 2 1143 3 view .LVU50
 200 0072 03F50033 		add	r3, r3, #131072
 201 0076 9A6B     		ldr	r2, [r3, #56]
 202 0078 42F01002 		orr	r2, r2, #16
 203 007c 9A63     		str	r2, [r3, #56]
 204              	.LVL16:
1143:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 205              		.loc 2 1143 3 is_stmt 0 view .LVU51
 206              	.LBE86:
 207              	.LBE85:
 268:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM6);
 208              		.loc 1 268 5 is_stmt 1 view .LVU52
 209              	.LBB87:
 210              	.LBI87:
1211:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 211              		.loc 2 1211 22 view .LVU53
 212              	.LBB88:
1213:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 213              		.loc 2 1213 3 view .LVU54
 214 007e 9A6B     		ldr	r2, [r3, #56]
 215 0080 22F01002 		bic	r2, r2, #16
 216 0084 D5E7     		b	.L14
 217              	.LVL17:
 218              	.L7:
1213:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 219              		.loc 2 1213 3 is_stmt 0 view .LVU55
 220              	.LBE88:
 221              	.LBE87:
 269:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 270:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   else if (TIMx == TIM7)
 222              		.loc 1 270 8 is_stmt 1 view .LVU56
 223              		.loc 1 270 11 is_stmt 0 view .LVU57
 224 0086 264B     		ldr	r3, .L16+20
 225 0088 9842     		cmp	r0, r3
 226 008a 09D1     		bne	.L8
 271:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 272:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM7);
 227              		.loc 1 272 5 is_stmt 1 view .LVU58
 228              	.LVL18:
 229              	.LBB89:
 230              	.LBI89:
1141:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 231              		.loc 2 1141 22 view .LVU59
 232              	.LBB90:
1143:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 233              		.loc 2 1143 3 view .LVU60
 234 008c 03F5FE33 		add	r3, r3, #130048
 235 0090 9A6B     		ldr	r2, [r3, #56]
 236 0092 42F02002 		orr	r2, r2, #32
 237 0096 9A63     		str	r2, [r3, #56]
 238              	.LVL19:
1143:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 239              		.loc 2 1143 3 is_stmt 0 view .LVU61
 240              	.LBE90:
 241              	.LBE89:
 273:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM7);
 242              		.loc 1 273 5 is_stmt 1 view .LVU62
 243              	.LBB91:
 244              	.LBI91:
1211:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 245              		.loc 2 1211 22 view .LVU63
 246              	.LBB92:
1213:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 247              		.loc 2 1213 3 view .LVU64
 248 0098 9A6B     		ldr	r2, [r3, #56]
 249 009a 22F02002 		bic	r2, r2, #32
 250 009e C8E7     		b	.L14
 251              	.LVL20:
 252              	.L8:
1213:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 253              		.loc 2 1213 3 is_stmt 0 view .LVU65
 254              	.LBE92:
 255              	.LBE91:
 274:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 275:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   else if (TIMx == TIM8)
 256              		.loc 1 275 8 is_stmt 1 view .LVU66
 257              		.loc 1 275 11 is_stmt 0 view .LVU67
 258 00a0 204B     		ldr	r3, .L16+24
 259 00a2 9842     		cmp	r0, r3
 260 00a4 09D1     		bne	.L9
 276:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 277:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM8);
 261              		.loc 1 277 5 is_stmt 1 view .LVU68
 262              	.LVL21:
 263              	.LBB93:
 264              	.LBI93:
1541:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 265              		.loc 2 1541 22 view .LVU69
 266              	.LBB94:
1543:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 267              		.loc 2 1543 3 view .LVU70
 268 00a6 03F55C43 		add	r3, r3, #56320
 269 00aa 1A6C     		ldr	r2, [r3, #64]
 270 00ac 42F40052 		orr	r2, r2, #8192
 271 00b0 1A64     		str	r2, [r3, #64]
 272              	.LVL22:
1543:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 273              		.loc 2 1543 3 is_stmt 0 view .LVU71
 274              	.LBE94:
 275              	.LBE93:
 278:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM8);
 276              		.loc 1 278 5 is_stmt 1 view .LVU72
 277              	.LBB95:
 278              	.LBI95:
1577:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 279              		.loc 2 1577 22 view .LVU73
 280              	.LBB96:
 281              		.loc 2 1579 3 view .LVU74
 282 00b2 1A6C     		ldr	r2, [r3, #64]
 283 00b4 22F40052 		bic	r2, r2, #8192
 284 00b8 AEE7     		b	.L15
 285              	.LVL23:
 286              	.L9:
 287              		.loc 2 1579 3 is_stmt 0 view .LVU75
 288              	.LBE96:
 289              	.LBE95:
 279:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 280:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   else if (TIMx == TIM15)
 290              		.loc 1 280 8 is_stmt 1 view .LVU76
 291              		.loc 1 280 11 is_stmt 0 view .LVU77
 292 00ba 1B4B     		ldr	r3, .L16+28
 293 00bc 9842     		cmp	r0, r3
 294 00be 09D1     		bne	.L10
 281:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 282:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM15);
 295              		.loc 1 282 5 is_stmt 1 view .LVU78
 296              	.LVL24:
 297              	.LBB97:
 298              	.LBI97:
1541:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 299              		.loc 2 1541 22 view .LVU79
 300              	.LBB98:
1543:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 301              		.loc 2 1543 3 view .LVU80
 302 00c0 03F55043 		add	r3, r3, #53248
 303 00c4 1A6C     		ldr	r2, [r3, #64]
 304 00c6 42F48032 		orr	r2, r2, #65536
 305 00ca 1A64     		str	r2, [r3, #64]
 306              	.LVL25:
1543:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 307              		.loc 2 1543 3 is_stmt 0 view .LVU81
 308              	.LBE98:
 309              	.LBE97:
 283:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM15);
 310              		.loc 1 283 5 is_stmt 1 view .LVU82
 311              	.LBB99:
 312              	.LBI99:
1577:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 313              		.loc 2 1577 22 view .LVU83
 314              	.LBB100:
 315              		.loc 2 1579 3 view .LVU84
 316 00cc 1A6C     		ldr	r2, [r3, #64]
 317 00ce 22F48032 		bic	r2, r2, #65536
 318 00d2 A1E7     		b	.L15
 319              	.LVL26:
 320              	.L10:
 321              		.loc 2 1579 3 is_stmt 0 view .LVU85
 322              	.LBE100:
 323              	.LBE99:
 284:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 285:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   else if (TIMx == TIM16)
 324              		.loc 1 285 8 is_stmt 1 view .LVU86
 325              		.loc 1 285 11 is_stmt 0 view .LVU87
 326 00d4 154B     		ldr	r3, .L16+32
 327 00d6 9842     		cmp	r0, r3
 328 00d8 09D1     		bne	.L11
 286:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 287:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM16);
 329              		.loc 1 287 5 is_stmt 1 view .LVU88
 330              	.LVL27:
 331              	.LBB101:
 332              	.LBI101:
1541:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 333              		.loc 2 1541 22 view .LVU89
 334              	.LBB102:
1543:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 335              		.loc 2 1543 3 view .LVU90
 336 00da 03F54C43 		add	r3, r3, #52224
 337 00de 1A6C     		ldr	r2, [r3, #64]
 338 00e0 42F40032 		orr	r2, r2, #131072
 339 00e4 1A64     		str	r2, [r3, #64]
 340              	.LVL28:
1543:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 341              		.loc 2 1543 3 is_stmt 0 view .LVU91
 342              	.LBE102:
 343              	.LBE101:
 288:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM16);
 344              		.loc 1 288 5 is_stmt 1 view .LVU92
 345              	.LBB103:
 346              	.LBI103:
1577:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 347              		.loc 2 1577 22 view .LVU93
 348              	.LBB104:
 349              		.loc 2 1579 3 view .LVU94
 350 00e6 1A6C     		ldr	r2, [r3, #64]
 351 00e8 22F40032 		bic	r2, r2, #131072
 352 00ec 94E7     		b	.L15
 353              	.LVL29:
 354              	.L11:
 355              		.loc 2 1579 3 is_stmt 0 view .LVU95
 356              	.LBE104:
 357              	.LBE103:
 289:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 290:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   else if (TIMx == TIM17)
 358              		.loc 1 290 8 is_stmt 1 view .LVU96
 359              		.loc 1 290 11 is_stmt 0 view .LVU97
 360 00ee 104B     		ldr	r3, .L16+36
 361 00f0 9842     		cmp	r0, r3
 362 00f2 09D1     		bne	.L12
 291:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 292:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM17);
 363              		.loc 1 292 5 is_stmt 1 view .LVU98
 364              	.LVL30:
 365              	.LBB105:
 366              	.LBI105:
1541:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 367              		.loc 2 1541 22 view .LVU99
 368              	.LBB106:
1543:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 369              		.loc 2 1543 3 view .LVU100
 370 00f4 03F54843 		add	r3, r3, #51200
 371 00f8 1A6C     		ldr	r2, [r3, #64]
 372 00fa 42F48022 		orr	r2, r2, #262144
 373 00fe 1A64     		str	r2, [r3, #64]
 374              	.LVL31:
1543:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** }
 375              		.loc 2 1543 3 is_stmt 0 view .LVU101
 376              	.LBE106:
 377              	.LBE105:
 293:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM17);
 378              		.loc 1 293 5 is_stmt 1 view .LVU102
 379              	.LBB107:
 380              	.LBI70:
1577:../../..\CubeG4\include/stm32g4xx_ll_bus.h **** {
 381              		.loc 2 1577 22 view .LVU103
 382              	.LBB72:
 383              		.loc 2 1579 3 view .LVU104
 384 0100 1A6C     		ldr	r2, [r3, #64]
 385 0102 22F48022 		bic	r2, r2, #262144
 386 0106 87E7     		b	.L15
 387              	.LVL32:
 388              	.L12:
 389              		.loc 2 1579 3 is_stmt 0 view .LVU105
 390              	.LBE72:
 391              	.LBE107:
 294:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 295:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #if defined(TIM20)
 296:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   else if (TIMx == TIM20)
 297:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 298:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM20);
 299:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM20);
 300:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 301:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** #endif /* TIM20 */
 302:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   else
 303:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 304:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     result = ERROR;
 392              		.loc 1 304 12 view .LVU106
 393 0108 0120     		movs	r0, #1
 394              	.LVL33:
 305:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 306:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 307:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   return result;
 395              		.loc 1 307 3 is_stmt 1 view .LVU107
 308:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 396              		.loc 1 308 1 is_stmt 0 view .LVU108
 397 010a 7047     		bx	lr
 398              	.L17:
 399              		.align	2
 400              	.L16:
 401 010c 002C0140 		.word	1073818624
 402 0110 00100240 		.word	1073876992
 403 0114 00040040 		.word	1073742848
 404 0118 00080040 		.word	1073743872
 405 011c 00100040 		.word	1073745920
 406 0120 00140040 		.word	1073746944
 407 0124 00340140 		.word	1073820672
 408 0128 00400140 		.word	1073823744
 409 012c 00440140 		.word	1073824768
 410 0130 00480140 		.word	1073825792
 411              		.cfi_endproc
 412              	.LFE432:
 414              		.section	.text.LL_TIM_StructInit,"ax",%progbits
 415              		.align	1
 416              		.global	LL_TIM_StructInit
 417              		.syntax unified
 418              		.thumb
 419              		.thumb_func
 420              		.fpu fpv4-sp-d16
 422              	LL_TIM_StructInit:
 423              	.LVL34:
 424              	.LFB433:
 309:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 310:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 311:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Set the fields of the time base unit configuration data structure
 312:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *         to their default values.
 313:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (time base unit configura
 314:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval None
 315:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 316:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)
 317:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 425              		.loc 1 317 1 is_stmt 1 view -0
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 0
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429              		@ link register save eliminated.
 318:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the default configuration */
 319:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_InitStruct->Prescaler         = (uint16_t)0x0000;
 430              		.loc 1 319 3 view .LVU110
 431              		.loc 1 319 37 is_stmt 0 view .LVU111
 432 0000 0023     		movs	r3, #0
 320:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 321:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;
 433              		.loc 1 321 37 view .LVU112
 434 0002 4FF0FF32 		mov	r2, #-1
 319:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 435              		.loc 1 319 37 view .LVU113
 436 0006 0380     		strh	r3, [r0]	@ movhi
 320:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 437              		.loc 1 320 3 is_stmt 1 view .LVU114
 320:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 438              		.loc 1 320 37 is_stmt 0 view .LVU115
 439 0008 4360     		str	r3, [r0, #4]
 440              		.loc 1 321 3 is_stmt 1 view .LVU116
 322:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;
 441              		.loc 1 322 37 is_stmt 0 view .LVU117
 442 000a C0E90223 		strd	r2, r3, [r0, #8]
 323:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_InitStruct->RepetitionCounter = (uint8_t)0x00;
 443              		.loc 1 323 3 is_stmt 1 view .LVU118
 444              		.loc 1 323 37 is_stmt 0 view .LVU119
 445 000e 0374     		strb	r3, [r0, #16]
 324:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 446              		.loc 1 324 1 view .LVU120
 447 0010 7047     		bx	lr
 448              		.cfi_endproc
 449              	.LFE433:
 451              		.section	.text.LL_TIM_Init,"ax",%progbits
 452              		.align	1
 453              		.global	LL_TIM_Init
 454              		.syntax unified
 455              		.thumb
 456              		.thumb_func
 457              		.fpu fpv4-sp-d16
 459              	LL_TIM_Init:
 460              	.LVL35:
 461              	.LFB434:
 325:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 326:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 327:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Configure the TIMx time base unit.
 328:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 329:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (TIMx time base unit conf
 330:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 331:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
 332:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - ERROR: not applicable
 333:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 334:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
 335:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 462              		.loc 1 335 1 is_stmt 1 view -0
 463              		.cfi_startproc
 464              		@ args = 0, pretend = 0, frame = 0
 465              		@ frame_needed = 0, uses_anonymous_args = 0
 466              		@ link register save eliminated.
 336:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpcr1;
 467              		.loc 1 336 3 view .LVU122
 337:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 338:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Check the parameters */
 339:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_TIM_INSTANCE(TIMx));
 468              		.loc 1 339 3 view .LVU123
 340:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
 469              		.loc 1 340 3 view .LVU124
 341:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));
 470              		.loc 1 341 3 view .LVU125
 342:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 343:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 471              		.loc 1 343 3 view .LVU126
 344:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 345:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 472              		.loc 1 345 6 is_stmt 0 view .LVU127
 473 0000 2B4A     		ldr	r2, .L32
 343:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 474              		.loc 1 343 10 view .LVU128
 475 0002 0368     		ldr	r3, [r0]
 476              	.LVL36:
 477              		.loc 1 345 3 is_stmt 1 view .LVU129
 478              		.loc 1 345 6 is_stmt 0 view .LVU130
 479 0004 9042     		cmp	r0, r2
 480 0006 0ED0     		beq	.L20
 481              		.loc 1 345 7 discriminator 1 view .LVU131
 482 0008 B0F1804F 		cmp	r0, #1073741824
 483 000c 0BD0     		beq	.L20
 484              		.loc 1 345 7 discriminator 2 view .LVU132
 485 000e A2F59432 		sub	r2, r2, #75776
 486 0012 9042     		cmp	r0, r2
 487 0014 07D0     		beq	.L20
 488              		.loc 1 345 7 discriminator 3 view .LVU133
 489 0016 02F58062 		add	r2, r2, #1024
 490 001a 9042     		cmp	r0, r2
 491 001c 03D0     		beq	.L20
 492              		.loc 1 345 7 discriminator 4 view .LVU134
 493 001e 02F59632 		add	r2, r2, #76800
 494 0022 9042     		cmp	r0, r2
 495 0024 15D1     		bne	.L21
 496              	.L20:
 346:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 347:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Select the Counter Mode */
 348:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 497              		.loc 1 348 5 is_stmt 1 view .LVU135
 498 0026 4A68     		ldr	r2, [r1, #4]
 499 0028 23F07003 		bic	r3, r3, #112
 500              	.LVL37:
 501              		.loc 1 348 5 is_stmt 0 view .LVU136
 502 002c 1343     		orrs	r3, r3, r2
 503              	.LVL38:
 349:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 350:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 351:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 504              		.loc 1 351 3 is_stmt 1 view .LVU137
 505              		.loc 1 351 6 is_stmt 0 view .LVU138
 506 002e 204A     		ldr	r2, .L32
 507 0030 9042     		cmp	r0, r2
 508 0032 19D0     		beq	.L22
 509              		.loc 1 351 7 discriminator 1 view .LVU139
 510 0034 B0F1804F 		cmp	r0, #1073741824
 511 0038 16D0     		beq	.L22
 512              		.loc 1 351 7 discriminator 2 view .LVU140
 513 003a A2F59432 		sub	r2, r2, #75776
 514 003e 9042     		cmp	r0, r2
 515 0040 12D0     		beq	.L22
 516              		.loc 1 351 7 discriminator 3 view .LVU141
 517 0042 02F58062 		add	r2, r2, #1024
 518 0046 9042     		cmp	r0, r2
 519 0048 0ED0     		beq	.L22
 520              		.loc 1 351 7 discriminator 4 view .LVU142
 521 004a 02F59632 		add	r2, r2, #76800
 522 004e 9042     		cmp	r0, r2
 523 0050 0AD0     		beq	.L22
 524              	.LVL39:
 525              	.L21:
 526              		.loc 1 351 7 discriminator 5 view .LVU143
 527 0052 184A     		ldr	r2, .L32+4
 528 0054 9042     		cmp	r0, r2
 529 0056 07D0     		beq	.L22
 530              		.loc 1 351 7 discriminator 6 view .LVU144
 531 0058 02F58062 		add	r2, r2, #1024
 532 005c 9042     		cmp	r0, r2
 533 005e 03D0     		beq	.L22
 534              		.loc 1 351 7 discriminator 7 view .LVU145
 535 0060 02F58062 		add	r2, r2, #1024
 536 0064 9042     		cmp	r0, r2
 537 0066 03D1     		bne	.L23
 538              	.L22:
 352:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 353:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the clock division */
 354:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 539              		.loc 1 354 5 is_stmt 1 view .LVU146
 540 0068 CA68     		ldr	r2, [r1, #12]
 541 006a 23F44073 		bic	r3, r3, #768
 542              	.LVL40:
 543              		.loc 1 354 5 is_stmt 0 view .LVU147
 544 006e 1343     		orrs	r3, r3, r2
 545              	.LVL41:
 546              	.L23:
 355:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 356:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 357:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CR1 */
 358:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 547              		.loc 1 358 3 is_stmt 1 view .LVU148
 548 0070 0360     		str	r3, [r0]
 359:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 360:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Autoreload value */
 361:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 549              		.loc 1 361 3 view .LVU149
 550 0072 8B68     		ldr	r3, [r1, #8]
 551              	.LVL42:
 552              	.LBB108:
 553              	.LBI108:
 554              		.file 3 "../../..\\CubeG4\\include/stm32g4xx_ll_tim.h"
   1:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
   2:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   ******************************************************************************
   3:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @file    stm32g4xx_ll_tim.h
   4:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @author  MCD Application Team
   5:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief   Header file of TIM LL module.
   6:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   ******************************************************************************
   7:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @attention
   8:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
   9:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * All rights reserved.</center></h2>
  11:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
  12:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * the "License"; You may not use this file except in compliance with the
  14:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * License. You may obtain a copy of the License at:
  15:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
  17:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   ******************************************************************************
  18:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
  19:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
  20:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #ifndef __STM32G4xx_LL_TIM_H
  22:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define __STM32G4xx_LL_TIM_H
  23:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
  24:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #ifdef __cplusplus
  25:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** extern "C" {
  26:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif
  27:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
  28:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /* Includes ------------------------------------------------------------------*/
  29:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #include "stm32g4xx.h"
  30:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
  31:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
  33:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
  34:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
  35:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defin
  36:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
  37:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL TIM
  38:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
  39:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
  40:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
  41:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /* Private types -------------------------------------------------------------*/
  42:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /* Private variables ---------------------------------------------------------*/
  43:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Variables TIM Private Variables
  44:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
  45:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
  46:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** static const uint8_t OFFSET_TAB_CCMRx[] =
  47:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
  48:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0x00U,   /* 0: TIMx_CH1  */
  49:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0x00U,   /* 1: TIMx_CH1N */
  50:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0x00U,   /* 2: TIMx_CH2  */
  51:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0x00U,   /* 3: TIMx_CH2N */
  52:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0x04U,   /* 4: TIMx_CH3  */
  53:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0x04U,   /* 5: TIMx_CH3N */
  54:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0x04U,   /* 6: TIMx_CH4  */
  55:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0x04U,   /* 7: TIMx_CH4N */
  56:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0x38U,   /* 8: TIMx_CH5  */
  57:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0x38U    /* 9: TIMx_CH6  */
  58:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
  59:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** };
  60:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
  61:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OCxx[] =
  62:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
  63:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0U,            /* 0: OC1M, OC1FE, OC1PE */
  64:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0U,            /* 1: - NA */
  65:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   8U,            /* 2: OC2M, OC2FE, OC2PE */
  66:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0U,            /* 3: - NA */
  67:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0U,            /* 4: OC3M, OC3FE, OC3PE */
  68:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0U,            /* 5: - NA */
  69:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   8U,            /* 6: OC4M, OC4FE, OC4PE */
  70:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0U,            /* 7: - NA */
  71:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0U,            /* 8: OC5M, OC5FE, OC5PE */
  72:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   8U             /* 9: OC6M, OC6FE, OC6PE */
  73:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** };
  74:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
  75:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_ICxx[] =
  76:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
  77:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0U,            /* 0: CC1S, IC1PSC, IC1F */
  78:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0U,            /* 1: - NA */
  79:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   8U,            /* 2: CC2S, IC2PSC, IC2F */
  80:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0U,            /* 3: - NA */
  81:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0U,            /* 4: CC3S, IC3PSC, IC3F */
  82:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0U,            /* 5: - NA */
  83:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   8U,            /* 6: CC4S, IC4PSC, IC4F */
  84:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0U,            /* 7: - NA */
  85:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0U,            /* 8: - NA */
  86:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0U             /* 9: - NA */
  87:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** };
  88:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
  89:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_CCxP[] =
  90:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
  91:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0U,            /* 0: CC1P */
  92:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   2U,            /* 1: CC1NP */
  93:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   4U,            /* 2: CC2P */
  94:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   6U,            /* 3: CC2NP */
  95:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   8U,            /* 4: CC3P */
  96:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   10U,           /* 5: CC3NP */
  97:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   12U,           /* 6: CC4P */
  98:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   14U,           /* 7: CC4NP */
  99:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   16U,           /* 8: CC5P */
 100:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   20U            /* 9: CC6P */
 101:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** };
 102:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 103:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OISx[] =
 104:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
 105:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   0U,            /* 0: OIS1 */
 106:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   1U,            /* 1: OIS1N */
 107:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   2U,            /* 2: OIS2 */
 108:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   3U,            /* 3: OIS2N */
 109:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   4U,            /* 4: OIS3 */
 110:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   5U,            /* 5: OIS3N */
 111:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   6U,            /* 6: OIS4 */
 112:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   7U,            /* 7: OIS4N */
 113:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   8U,            /* 8: OIS5 */
 114:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   10U            /* 9: OIS6 */
 115:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** };
 116:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 117:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 118:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 119:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 120:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /* Private constants ---------------------------------------------------------*/
 121:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Constants TIM Private Constants
 122:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 123:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 124:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 125:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /* Defines used for the bit position in the register and perform offsets */
 126:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIM_POSITION_BRK_SOURCE            (POSITION_VAL(Source) & 0x1FUL)
 127:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 128:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /* Generic bit definitions for TIMx_AF1 register */
 129:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKINE     TIM1_AF1_BKINE     /*!< BRK BKIN input enable */
 130:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP1E  TIM1_AF1_BKCMP1E   /*!< BRK COMP1 enable */
 131:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP2E  TIM1_AF1_BKCMP2E   /*!< BRK COMP2 enable */
 132:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP3E  TIM1_AF1_BKCMP3E   /*!< BRK COMP3 enable */
 133:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP4E  TIM1_AF1_BKCMP4E   /*!< BRK COMP4 enable */
 134:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
 135:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP5E  TIM1_AF1_BKCMP5E   /*!< BRK COMP5 enable */
 136:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
 137:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
 138:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP6E  TIM1_AF1_BKCMP6E   /*!< BRK COMP6 enable */
 139:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
 140:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
 141:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP7E  TIM1_AF1_BKCMP7E   /*!< BRK COMP7 enable */
 142:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
 143:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKINP     TIM1_AF1_BKINP     /*!< BRK BKIN input polarity */
 144:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP1P  TIM1_AF1_BKCMP1P   /*!< BRK COMP1 input polarity */
 145:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP2P  TIM1_AF1_BKCMP2P   /*!< BRK COMP2 input polarity */
 146:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP3P  TIM1_AF1_BKCMP3P   /*!< BRK COMP3 input polarity */
 147:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP4P  TIM1_AF1_BKCMP4P   /*!< BRK COMP4 input polarity */
 148:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF1_ETRSEL    TIM1_AF1_ETRSEL    /*!< TIMx ETR source selection */
 149:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 150:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /* Generic bit definitions for TIMx_AF2 register */
 151:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2INE    TIM1_AF2_BK2INE      /*!< BRK2 BKIN2 input enable */
 152:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP1E TIM1_AF2_BK2CMP1E    /*!< BRK2 COMP1 enable */
 153:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP2E TIM1_AF2_BK2CMP2E    /*!< BRK2 COMP2 enable */
 154:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP3E TIM1_AF2_BK2CMP3E    /*!< BRK2 COMP3 enable */
 155:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP4E TIM1_AF2_BK2CMP4E    /*!< BRK2 COMP4 enable */
 156:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
 157:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP5E TIM1_AF2_BK2CMP5E    /*!< BRK2 COMP5 enable */
 158:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
 159:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
 160:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP6E TIM1_AF2_BK2CMP6E    /*!< BRK2 COMP6 enable */
 161:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
 162:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
 163:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP7E TIM1_AF2_BK2CMP7E    /*!< BRK2 COMP7 enable */
 164:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
 165:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2INP    TIM1_AF2_BK2INP      /*!< BRK2 BKIN2 input polarity */
 166:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP1P TIM1_AF2_BK2CMP1P    /*!< BRK2 COMP1 input polarity */
 167:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP2P TIM1_AF2_BK2CMP2P    /*!< BRK2 COMP2 input polarity */
 168:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP3P TIM1_AF2_BK2CMP3P    /*!< BRK2 COMP3 input polarity */
 169:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP4P TIM1_AF2_BK2CMP4P    /*!< BRK2 COMP4 input polarity */
 170:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 171:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 172:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */
 173:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define DT_DELAY_1 ((uint8_t)0x7F)
 174:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define DT_DELAY_2 ((uint8_t)0x3F)
 175:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define DT_DELAY_3 ((uint8_t)0x1F)
 176:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define DT_DELAY_4 ((uint8_t)0x1F)
 177:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 178:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */
 179:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define DT_RANGE_1 ((uint8_t)0x00)
 180:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define DT_RANGE_2 ((uint8_t)0x80)
 181:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define DT_RANGE_3 ((uint8_t)0xC0)
 182:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define DT_RANGE_4 ((uint8_t)0xE0)
 183:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 184:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** Legacy definitions for compatibility purpose
 185:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** @cond 0
 186:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 187:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 188:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** @endcond
 189:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 190:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 191:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define OCREF_CLEAR_SELECT_Pos (28U)
 192:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define OCREF_CLEAR_SELECT_Msk (0x1U << OCREF_CLEAR_SELECT_Pos)                /*!< 0x10000000 */
 193:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 194:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 195:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 196:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 197:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /* Private macros ------------------------------------------------------------*/
 198:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Macros TIM Private Macros
 199:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 200:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 201:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @brief  Convert channel id into channel index.
 202:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
 203:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
 204:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
 205:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
 206:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
 207:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
 208:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
 209:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
 210:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
 211:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
 212:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
 213:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval none
 214:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 215:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \
 216:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\
 217:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\
 218:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\
 219:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\
 220:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\
 221:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\
 222:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\
 223:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH4N) ? 7U :\
 224:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 8U : 9U)
 225:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 226:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @brief  Calculate the deadtime sampling period(in ps).
 227:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz).
 228:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __CKD__ This parameter can be one of the following values:
 229:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
 230:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
 231:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
 232:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval none
 233:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 234:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \
 235:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \
 236:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****    ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) >> 1U)) : \
 237:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****    ((uint64_t)1000000000000U/((__TIMCLK__) >> 2U)))
 238:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 239:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 240:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 241:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 242:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 243:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /* Exported types ------------------------------------------------------------*/
 244:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 245:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_ES_INIT TIM Exported Init structure
 246:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 247:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 248:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 249:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 250:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  TIM Time Base configuration structure definition.
 251:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 252:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** typedef struct
 253:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
 254:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint16_t Prescaler;         /*!< Specifies the prescaler value used to divide the TIM clock.
 255:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                    This parameter can be a number between Min_Data=0x0000 and Max_D
 256:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 257:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 258:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 259:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t CounterMode;       /*!< Specifies the counter mode.
 260:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_COUNTERMODE.
 261:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 262:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 263:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 264:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t Autoreload;        /*!< Specifies the auto reload value to be loaded into the active
 265:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                    Auto-Reload Register at the next update event.
 266:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                    This parameter must be a number between Min_Data=0x0000 and Max_
 267:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                    Some timer instances may support 32 bits counters. In that case 
 268:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 269:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 270:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 271:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t ClockDivision;     /*!< Specifies the clock division.
 272:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_CLOCKDIVISION.
 273:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 274:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 275:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 276:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint8_t RepetitionCounter;  /*!< Specifies the repetition counter value. Each time the RCR downco
 277:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                    reaches zero, an update event is generated and counting restarts
 278:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                    from the RCR value (N).
 279:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                    This means in PWM mode that (N+1) corresponds to:
 280:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       - the number of PWM periods in edge-aligned mode
 281:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       - the number of half PWM period in center-aligned mode
 282:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                    This parameter must be a number between 0x00 and 0xFF.
 283:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 284:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 285:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** } LL_TIM_InitTypeDef;
 286:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 287:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 288:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  TIM Output Compare configuration structure definition.
 289:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 290:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** typedef struct
 291:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
 292:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t OCMode;        /*!< Specifies the output mode.
 293:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCMODE.
 294:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 295:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 296:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 297:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t OCState;       /*!< Specifies the TIM Output Compare state.
 298:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 299:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 300:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions @ref
 301:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 302:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t OCNState;      /*!< Specifies the TIM complementary Output Compare state.
 303:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 304:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 305:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions @ref
 306:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 307:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t CompareValue;  /*!< Specifies the Compare value to be loaded into the Capture Compare Re
 308:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This parameter can be a number between Min_Data=0x0000 and Max_Data=
 309:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 310:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function LL_TI
 311:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 312:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t OCPolarity;    /*!< Specifies the output polarity.
 313:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 314:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 315:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 316:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 317:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
 318:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 319:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 320:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 321:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 322:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 323:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
 324:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
 325:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 326:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 327:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 328:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
 329:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
 330:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 331:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 332:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** } LL_TIM_OC_InitTypeDef;
 333:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 334:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 335:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  TIM Input Capture configuration structure definition.
 336:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 337:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 338:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** typedef struct
 339:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
 340:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 341:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t ICPolarity;    /*!< Specifies the active edge of the input signal.
 342:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 343:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 344:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 345:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 346:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t ICActiveInput; /*!< Specifies the input.
 347:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 348:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 349:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 350:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 351:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t ICPrescaler;   /*!< Specifies the Input Capture Prescaler.
 352:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 353:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 354:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 355:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 356:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t ICFilter;      /*!< Specifies the input capture filter.
 357:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 358:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 359:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 360:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** } LL_TIM_IC_InitTypeDef;
 361:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 362:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 363:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 364:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  TIM Encoder interface configuration structure definition.
 365:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 366:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** typedef struct
 367:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
 368:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t EncoderMode;     /*!< Specifies the encoder resolution (x2 or x4).
 369:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ENCODERMODE.
 370:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 371:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 372:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 373:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t IC1Polarity;     /*!< Specifies the active edge of TI1 input.
 374:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 375:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 376:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 377:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 378:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t IC1ActiveInput;  /*!< Specifies the TI1 input source
 379:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 380:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 381:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 382:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 383:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t IC1Prescaler;    /*!< Specifies the TI1 input prescaler value.
 384:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 385:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 386:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 387:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 388:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t IC1Filter;       /*!< Specifies the TI1 input filter.
 389:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 390:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 391:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 392:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 393:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t IC2Polarity;      /*!< Specifies the active edge of TI2 input.
 394:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 395:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 396:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 397:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 398:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t IC2ActiveInput;  /*!< Specifies the TI2 input source
 399:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 400:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 401:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 402:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 403:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t IC2Prescaler;    /*!< Specifies the TI2 input prescaler value.
 404:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 405:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 406:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 407:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 408:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t IC2Filter;       /*!< Specifies the TI2 input filter.
 409:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 410:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 411:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 412:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 413:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** } LL_TIM_ENCODER_InitTypeDef;
 414:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 415:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 416:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  TIM Hall sensor interface configuration structure definition.
 417:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 418:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** typedef struct
 419:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
 420:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 421:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t IC1Polarity;        /*!< Specifies the active edge of TI1 input.
 422:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 423:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 424:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 425:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 426:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t IC1Prescaler;       /*!< Specifies the TI1 input prescaler value.
 427:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                     Prescaler must be set to get a maximum counter period longer th
 428:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                     time interval between 2 consecutive changes on the Hall inputs.
 429:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 430:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 431:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 432:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 433:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t IC1Filter;          /*!< Specifies the TI1 input filter.
 434:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 435:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 436:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 437:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 438:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t CommutationDelay;   /*!< Specifies the compare value to be loaded into the Capture Compa
 439:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                     A positive pulse (TRGO event) is generated with a programmable 
 440:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                     a change occurs on the Hall inputs.
 441:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                     This parameter can be a number between Min_Data = 0x0000 and Ma
 442:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 443:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 444:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** } LL_TIM_HALLSENSOR_InitTypeDef;
 445:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 446:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 447:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  BDTR (Break and Dead Time) structure definition
 448:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 449:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** typedef struct
 450:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
 451:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t OSSRState;            /*!< Specifies the Off-State selection used in Run mode.
 452:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_OSSR
 453:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 454:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 455:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 456:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       @note This bit-field cannot be modified as long as LOCK level
 457:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 458:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t OSSIState;            /*!< Specifies the Off-State used in Idle state.
 459:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_OSSI
 460:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 461:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 462:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 463:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       @note This bit-field cannot be modified as long as LOCK level
 464:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 465:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t LockLevel;            /*!< Specifies the LOCK level parameters.
 466:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_LOCKLEVEL
 467:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 468:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       @note The LOCK bits can be written only once after the reset.
 469:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                             has been written, their content is frozen until the nex
 470:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 471:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint8_t DeadTime;              /*!< Specifies the delay time between the switching-off and the
 472:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       switching-on of the outputs.
 473:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This parameter can be a number between Min_Data = 0x00 and Ma
 474:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 475:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 476:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 477:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 478:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 479:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint16_t BreakState;           /*!< Specifies whether the TIM Break input is enabled or not.
 480:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_ENABLE
 481:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 482:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 483:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 484:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 485:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 486:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t BreakPolarity;        /*!< Specifies the TIM Break Input pin polarity.
 487:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_POLARIT
 488:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 489:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 490:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 491:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 492:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 493:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t BreakFilter;          /*!< Specifies the TIM Break Filter.
 494:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_FILTER
 495:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 496:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 497:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 498:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 499:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 500:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t BreakAFMode;           /*!< Specifies the alternate function mode of the break input.
 501:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_AFMODE
 502:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 503:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 504:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 505:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       @note Bidirectional break input is only supported by advanced
 506:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 507:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 508:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 509:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t Break2State;          /*!< Specifies whether the TIM Break2 input is enabled or not.
 510:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_ENABLE
 511:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 512:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 513:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 514:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 515:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 516:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t Break2Polarity;        /*!< Specifies the TIM Break2 Input pin polarity.
 517:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_POLARI
 518:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 519:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 520:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 521:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 522:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 523:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t Break2Filter;          /*!< Specifies the TIM Break2 Filter.
 524:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_FILTER
 525:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 526:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 527:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 528:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 529:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 530:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t Break2AFMode;          /*!< Specifies the alternate function mode of the break2 input.
 531:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_AFMODE
 532:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 533:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 534:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 535:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       @note Bidirectional break input is only supported by advanced
 536:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 537:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 538:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 539:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   uint32_t AutomaticOutput;      /*!< Specifies whether the TIM Automatic Output feature is enabled
 540:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_AUTOMATICOUTP
 541:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 542:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 543:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 544:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 545:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** } LL_TIM_BDTR_InitTypeDef;
 546:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 547:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 548:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 549:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 550:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 551:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 552:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /* Exported constants --------------------------------------------------------*/
 553:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Constants TIM Exported Constants
 554:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 555:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 556:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 557:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_GET_FLAG Get Flags Defines
 558:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief    Flags defines which can be used with LL_TIM_ReadReg function.
 559:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 560:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 561:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_UIF                          TIM_SR_UIF           /*!< Update interrupt flag */
 562:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         /*!< Capture/compare 1 interrup
 563:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         /*!< Capture/compare 2 interrup
 564:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         /*!< Capture/compare 3 interrup
 565:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         /*!< Capture/compare 4 interrup
 566:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC5IF                        TIM_SR_CC5IF         /*!< Capture/compare 5 interrup
 567:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC6IF                        TIM_SR_CC6IF         /*!< Capture/compare 6 interrup
 568:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_COMIF                        TIM_SR_COMIF         /*!< COM interrupt flag */
 569:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_TIF                          TIM_SR_TIF           /*!< Trigger interrupt flag */
 570:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_BIF                          TIM_SR_BIF           /*!< Break interrupt flag */
 571:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_B2IF                         TIM_SR_B2IF          /*!< Second break interrupt fla
 572:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         /*!< Capture/Compare 1 overcapt
 573:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         /*!< Capture/Compare 2 overcapt
 574:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         /*!< Capture/Compare 3 overcapt
 575:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         /*!< Capture/Compare 4 overcapt
 576:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_SBIF                         TIM_SR_SBIF          /*!< System Break interrupt fla
 577:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_IDXF                         TIM_SR_IDXF          /*!< Index interrupt flag  */
 578:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_DIRF                         TIM_SR_DIRF          /*!< Direction Change interrupt
 579:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_IERRF                        TIM_SR_IERRF         /*!< Index Error flag  */
 580:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_TERRF                        TIM_SR_TERRF         /*!< Transition Error flag  */
 581:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 582:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 583:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 584:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 585:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 586:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_ENABLE Break Enable
 587:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 588:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 589:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_DISABLE            0x00000000U             /*!< Break function disabled */
 590:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            /*!< Break function enabled */
 591:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 592:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 593:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 594:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 595:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_ENABLE Break2 Enable
 596:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 597:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 598:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_DISABLE            0x00000000U              /*!< Break2 function disabled */
 599:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_ENABLE             TIM_BDTR_BK2E            /*!< Break2 function enabled */
 600:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 601:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 602:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 603:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 604:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_AUTOMATICOUTPUT_ENABLE Automatic output enable
 605:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 606:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 607:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             /*!< MOE can be set only by 
 608:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            /*!< MOE can be set by softw
 609:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 610:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 611:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 612:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 613:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 614:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IT IT Defines
 615:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief    IT defines which can be used with LL_TIM_ReadReg and  LL_TIM_WriteReg functions.
 616:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 617:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 618:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_UIE                        TIM_DIER_UIE         /*!< Update interrupt enable */
 619:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       /*!< Capture/compare 1 interrup
 620:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       /*!< Capture/compare 2 interrup
 621:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       /*!< Capture/compare 3 interrup
 622:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       /*!< Capture/compare 4 interrup
 623:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       /*!< COM interrupt enable */
 624:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_TIE                        TIM_DIER_TIE         /*!< Trigger interrupt enable *
 625:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_BIE                        TIM_DIER_BIE         /*!< Break interrupt enable */
 626:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_IDXIE                      TIM_DIER_IDXIE       /*!< Index interrupt enable */
 627:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_DIRIE                      TIM_DIER_DIRIE       /*!< Direction Change interrupt
 628:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_IERRIE                     TIM_DIER_IERRIE      /*!< Index Error interrupt enab
 629:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_TERRIE                     TIM_DIER_TERRIE      /*!< Transition Error interrupt
 630:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 631:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 632:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 633:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 634:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_UPDATESOURCE Update Source
 635:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 636:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 637:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          /*!< Counter overflow/underflow
 638:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          /*!< Only counter overflow/unde
 639:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 640:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 641:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 642:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 643:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ONEPULSEMODE One Pulse Mode
 644:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 645:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 646:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          /*!< Counter is not stopped at 
 647:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          /*!< Counter stops counting at 
 648:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 649:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 650:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 651:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 652:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERMODE Counter Mode
 653:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 654:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 655:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_UP                  0x00000000U          /*!<Counter used as upcounter *
 656:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          /*!< Counter used as downcounte
 657:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_0        /*!< The counter counts up and 
 658:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_1        /*!<The counter counts up and d
 659:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          /*!< The counter counts up and 
 660:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 661:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 662:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 663:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 664:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKDIVISION Clock Division
 665:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 666:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 667:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          /*!< tDTS=tCK_INT */
 668:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        /*!< tDTS=2*tCK_INT */
 669:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        /*!< tDTS=4*tCK_INT */
 670:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 671:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 672:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 673:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 674:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERDIRECTION Counter Direction
 675:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 676:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 677:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          /*!< Timer counter counts up */
 678:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          /*!< Timer counter counts down 
 679:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 680:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 681:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 682:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 683:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCUPDATESOURCE Capture Compare  Update Source
 684:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 685:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 686:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          /*!< Capture/compare control bi
 687:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         /*!< Capture/compare control bi
 688:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 689:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 690:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 691:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 692:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCDMAREQUEST Capture Compare DMA Request
 693:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 694:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 695:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          /*!< CCx DMA request sent when 
 696:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         /*!< CCx DMA requests sent when
 697:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 698:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 699:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 700:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 701:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_LOCKLEVEL Lock Level
 702:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 703:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 704:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          /*!< LOCK OFF - No bit is write
 705:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      /*!< LOCK Level 1 */
 706:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      /*!< LOCK Level 2 */
 707:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        /*!< LOCK Level 3 */
 708:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 709:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 710:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 711:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 712:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CHANNEL Channel
 713:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 714:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 715:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     /*!< Timer input/output channel 1 
 716:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    /*!< Timer complementary output ch
 717:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     /*!< Timer input/output channel 2 
 718:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    /*!< Timer complementary output ch
 719:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     /*!< Timer input/output channel 3 
 720:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    /*!< Timer complementary output ch
 721:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     /*!< Timer input/output channel 4 
 722:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH4N                    TIM_CCER_CC4NE     /*!< Timer complementary output c
 723:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH5                     TIM_CCER_CC5E     /*!< Timer output channel 5 */
 724:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH6                     TIM_CCER_CC6E     /*!< Timer output channel 6 */
 725:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 726:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 727:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 728:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 729:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 730:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCSTATE Output Configuration State
 731:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 732:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 733:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCSTATE_DISABLE                 0x00000000U             /*!< OCx is not active */
 734:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           /*!< OCx signal is output on
 735:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 736:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 737:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 738:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 739:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 740:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCMODE Output Configuration Mode
 741:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 742:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 743:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_FROZEN                   0x00000000U                                         
 744:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                    
 745:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                    
 746:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)               
 747:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                    
 748:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)               
 749:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)               
 750:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1
 751:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_RETRIG_OPM1              TIM_CCMR1_OC1M_3                                    
 752:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_RETRIG_OPM2              (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)               
 753:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_COMBINED_PWM1            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)               
 754:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_COMBINED_PWM2            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1
 755:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_ASSYMETRIC_PWM1          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1
 756:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_ASSYMETRIC_PWM2          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M)                 
 757:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_PULSE_ON_COMPARE         (TIM_CCMR2_OC3M_3 | TIM_CCMR2_OC3M_1)               
 758:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_DIRECTION_OUTPUT         (TIM_CCMR2_OC3M_3 | TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3
 759:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 760:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 761:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 762:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 763:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCPOLARITY Output Configuration Polarity
 764:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 765:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 766:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 /*!< OCxactive high*/
 767:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               /*!< OCxactive low*/
 768:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 769:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 770:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 771:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 772:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCIDLESTATE Output Configuration Idle State
 773:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 774:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 775:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             /*!<OCx=0 (after a dead-time
 776:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            /*!<OCx=1 (after a dead-time
 777:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 778:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 779:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 780:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 781:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_GROUPCH5 GROUPCH5
 782:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 783:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 784:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_NONE                   0x00000000U           /*!< No effect of OC5REF on OC
 785:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC1REFC                TIM_CCR5_GC5C1        /*!< OC1REFC is the logical AN
 786:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC2REFC                TIM_CCR5_GC5C2        /*!< OC2REFC is the logical AN
 787:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC3REFC                TIM_CCR5_GC5C3        /*!< OC3REFC is the logical AN
 788:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 789:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 790:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 791:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 792:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ACTIVEINPUT Active Input Selection
 793:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 794:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 795:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 << 16U) /*!< ICx is mapped on TIx 
 796:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 << 16U) /*!< ICx is mapped on TIy 
 797:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S << 16U)   /*!< ICx is mapped on TRC 
 798:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 799:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 800:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 801:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 802:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ICPSC Input Configuration Prescaler
 803:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 804:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 805:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV1                      0x00000000U                    /*!< No prescaler, ca
 806:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 << 16U)    /*!< Capture is done 
 807:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 << 16U)    /*!< Capture is done 
 808:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC << 16U)      /*!< Capture is done 
 809:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 810:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 811:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 812:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 813:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_FILTER Input Configuration Filter
 814:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 815:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 816:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                         
 817:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 << 16U)                           
 818:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 << 16U)                           
 819:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U)      
 820:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 << 16U)                           
 821:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) << 16U)      
 822:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) << 16U)      
 823:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 824:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 << 16U)                           
 825:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) << 16U)      
 826:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) << 16U)      
 827:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 828:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) << 16U)      
 829:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 830:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 831:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F << 16U)                             
 832:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 833:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 834:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 835:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 836:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_POLARITY Input Configuration Polarity
 837:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 838:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 839:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_RISING              0x00000000U                      /*!< The circuit is
 840:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    /*!< The circuit is
 841:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) /*!< The circuit is
 842:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 843:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 844:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 845:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 846:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKSOURCE Clock Source
 847:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 848:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 849:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                         
 850:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)  
 851:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                        
 852:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 853:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 854:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 855:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 856:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ENCODERMODE Encoder Mode
 857:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 858:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 859:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                               
 860:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                               
 861:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)             
 862:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X2     (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_1)             
 863:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X1     (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_1 | TIM_SMCR_SM
 864:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X2       (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2)             
 865:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X1_TI12  (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SM
 866:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X1_TI1                    (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SM
 867:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X1_TI2                    (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SM
 868:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 869:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 870:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 871:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 872:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TRGO Trigger Output
 873:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 874:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 875:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_RESET                      0x00000000U                                     /*!<
 876:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   /*!<
 877:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   /*!<
 878:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 /*!<
 879:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   /*!<
 880:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 /*!<
 881:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 /*!<
 882:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!<
 883:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_ENCODERCLK                 TIM_CR2_MMS_3                                   /*!<
 884:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 885:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 886:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 887:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 888:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TRGO2 Trigger Output 2
 889:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 890:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 891:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_RESET                     0x00000000U                                         
 892:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_ENABLE                    TIM_CR2_MMS2_0                                      
 893:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_UPDATE                    TIM_CR2_MMS2_1                                      
 894:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_CC1F                      (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                   
 895:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC1                       TIM_CR2_MMS2_2                                      
 896:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC2                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                   
 897:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC3                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)                   
 898:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)  
 899:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5                       TIM_CR2_MMS2_3                                      
 900:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC6                       (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)                   
 901:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)                   
 902:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC6_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)  
 903:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)                   
 904:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)  
 905:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)   
 906:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | 
 907:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 908:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 909:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 910:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 911:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_SLAVEMODE Slave Mode
 912:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 913:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 914:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         /*!< Slave mode 
 915:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      /*!< Reset Mode 
 916:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   /*!< Gated Mode 
 917:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   /*!< Trigger Mod
 918:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3                      /*!< Combined re
 919:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_COMBINED_GATEDRESET   (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_0)   /*!< Combined ga
 920:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                                                                         Both start 
 921:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 922:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 923:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 924:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 925:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_SMS_PRELOAD_SOURCE SMS Preload Source
 926:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 927:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 928:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SMSPS_TIMUPDATE                 0x00000000U                         /*!< The SMS pre
 929:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_SMSPS_INDEX                     TIM_SMCR_SMSPS                      /*!< The SMS pre
 930:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 931:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 932:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 933:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 934:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TS Trigger Selection
 935:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 936:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 937:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR0                         0x00000000U                                         
 938:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                       
 939:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                       
 940:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                     
 941:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                       
 942:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                     
 943:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                     
 944:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)     
 945:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR4                         TIM_SMCR_TS_3                                       
 946:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR5                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_0)                     
 947:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR6                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_1)                     
 948:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR7                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)     
 949:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR8                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_2)                     
 950:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR9                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_0)     
 951:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR10                        (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_1)     
 952:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR11                        (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM
 953:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 954:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 955:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 956:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 957:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_POLARITY External Trigger Polarity
 958:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 959:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 960:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             /*!< ETR is non-inverted, ac
 961:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            /*!< ETR is inverted, active
 962:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 963:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 964:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 965:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 966:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_PRESCALER External Trigger Prescaler
 967:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 968:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 969:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             /*!< ETR prescaler OFF */
 970:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         /*!< ETR frequency is divide
 971:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         /*!< ETR frequency is divide
 972:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           /*!< ETR frequency is divide
 973:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 974:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 975:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 976:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
 977:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_FILTER External Trigger Filter
 978:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
 979:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 980:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                         
 981:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                      
 982:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                      
 983:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                   
 984:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                      
 985:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                   
 986:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                   
 987:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 988:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                      
 989:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                   
 990:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                   
 991:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 992:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                   
 993:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)  
 994:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)  
 995:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                        
 996:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
 997:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
 998:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
 999:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1000:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_ETRSOURCE External Trigger Source TIM1
1001:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1002:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1003:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_GPIO        0x00000000U                                              
1004:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP1       TIM1_AF1_ETRSEL_0                                        
1005:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP2       TIM1_AF1_ETRSEL_1                                        
1006:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP3       (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                  
1007:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP4       TIM1_AF1_ETRSEL_2                                        
1008:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1009:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP5       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                  
1010:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1011:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1012:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP6       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                  
1013:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1014:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1015:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP7       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
1016:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1017:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD1   TIM1_AF1_ETRSEL_3                                        
1018:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                  
1019:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                  
1020:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(ADC4)
1021:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD1   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
1022:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                  
1023:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_
1024:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* ADC4 */
1025:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1026:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1027:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1028:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1029:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_ETRSOURCE External Trigger Source TIM2
1030:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1031:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1032:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_GPIO         0x00000000U                                             
1033:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                       
1034:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                       
1035:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                 
1036:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                       
1037:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1038:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                 
1039:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1040:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1041:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                 
1042:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1043:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1044:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1045:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1046:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_TIM3_ETR     TIM1_AF1_ETRSEL_3                                       
1047:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_TIM4_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                 
1048:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(TIM5)
1049:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_TIM5_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                 
1050:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* TIM5 */
1051:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_LSE          (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1052:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1053:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1054:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1055:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1056:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_ETRSOURCE External Trigger Source TIM3
1057:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1058:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1059:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_GPIO         0x00000000U                                             
1060:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                       
1061:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                       
1062:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                 
1063:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                       
1064:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1065:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                 
1066:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1067:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1068:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                 
1069:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1070:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1071:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1072:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1073:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_TIM2_ETR     TIM1_AF1_ETRSEL_3                                       
1074:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_TIM4_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                 
1075:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD1    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1076:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD2    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                 
1077:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD3    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL
1078:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1079:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1080:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1081:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1082:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM4_ETRSOURCE External Trigger Source TIM4
1083:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1084:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1085:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_GPIO         0x00000000U                                             
1086:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                       
1087:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                       
1088:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                 
1089:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                       
1090:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1091:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                 
1092:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1093:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1094:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                 
1095:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1096:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1097:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1098:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1099:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_TIM3_ETR     TIM1_AF1_ETRSEL_3                                       
1100:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(TIM5)
1101:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_TIM5_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                 
1102:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* TIM5 */
1103:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1104:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1105:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1106:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1107:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(TIM5)
1108:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM5_ETRSOURCE External Trigger Source TIM5
1109:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1110:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1111:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_GPIO         0x00000000U                                             
1112:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                       
1113:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                       
1114:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                 
1115:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                       
1116:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1117:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                 
1118:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1119:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1120:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                 
1121:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1122:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1123:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1124:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1125:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_TIM2_ETR     TIM1_AF1_ETRSEL_3                                       
1126:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_TIM3_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                 
1127:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1128:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1129:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1130:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* TIM5 */
1131:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1132:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM8_ETRSOURCE External Trigger Source TIM8
1133:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1134:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1135:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_GPIO        0x00000000U                                              
1136:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP1       TIM1_AF1_ETRSEL_0                                        
1137:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP2       TIM1_AF1_ETRSEL_1                                        
1138:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP3       (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                  
1139:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP4       TIM1_AF1_ETRSEL_2                                        
1140:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1141:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP5       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                  
1142:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1143:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1144:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP6       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                  
1145:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1146:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1147:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP7       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
1148:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1149:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD1   TIM1_AF1_ETRSEL_3                                        
1150:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                  
1151:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                  
1152:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(ADC3)
1153:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD1   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
1154:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                  
1155:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_
1156:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* ADC3 */
1157:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1158:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1159:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1160:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1161:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(TIM20)
1162:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM20_ETRSOURCE External Trigger Source TIM20
1163:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1164:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1165:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_GPIO       0x00000000U                                              
1166:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP1      TIM1_AF1_ETRSEL_0                                        
1167:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP2      TIM1_AF1_ETRSEL_1                                        
1168:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP3      (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                  
1169:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP4      TIM1_AF1_ETRSEL_2                                        
1170:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1171:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP5      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                  
1172:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1173:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1174:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP6      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                  
1175:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1176:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1177:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP7      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
1178:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1179:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(ADC3)
1180:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD1  TIM1_AF1_ETRSEL_3                                        
1181:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD2  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                  
1182:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD3  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                  
1183:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* ADC3 */
1184:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(ADC5)
1185:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD1  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
1186:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD2  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                  
1187:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD3  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_
1188:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* ADC5 */
1189:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1190:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1191:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1192:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* TIM20 */
1193:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1194:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_POLARITY break polarity
1195:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1196:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1197:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               /*!< Break input BRK is ac
1198:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              /*!< Break input BRK is ac
1199:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1200:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1201:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1202:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1203:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_FILTER break filter
1204:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1205:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1206:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1              0x00000000U   /*!< No filter, BRK acts asynchronousl
1207:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N2           0x00010000U   /*!< fSAMPLING=fCK_INT, N=2 */
1208:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N4           0x00020000U   /*!< fSAMPLING=fCK_INT, N=4 */
1209:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N8           0x00030000U   /*!< fSAMPLING=fCK_INT, N=8 */
1210:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV2_N6           0x00040000U   /*!< fSAMPLING=fDTS/2, N=6 */
1211:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV2_N8           0x00050000U   /*!< fSAMPLING=fDTS/2, N=8 */
1212:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV4_N6           0x00060000U   /*!< fSAMPLING=fDTS/4, N=6 */
1213:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV4_N8           0x00070000U   /*!< fSAMPLING=fDTS/4, N=8 */
1214:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV8_N6           0x00080000U   /*!< fSAMPLING=fDTS/8, N=6 */
1215:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV8_N8           0x00090000U   /*!< fSAMPLING=fDTS/8, N=8 */
1216:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N5          0x000A0000U   /*!< fSAMPLING=fDTS/16, N=5 */
1217:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N6          0x000B0000U   /*!< fSAMPLING=fDTS/16, N=6 */
1218:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N8          0x000C0000U   /*!< fSAMPLING=fDTS/16, N=8 */
1219:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N5          0x000D0000U   /*!< fSAMPLING=fDTS/32, N=5 */
1220:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N6          0x000E0000U   /*!< fSAMPLING=fDTS/32, N=6 */
1221:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N8          0x000F0000U   /*!< fSAMPLING=fDTS/32, N=8 */
1222:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1223:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1224:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1225:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1226:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_POLARITY BREAK2 POLARITY
1227:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1228:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1229:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_POLARITY_LOW             0x00000000U             /*!< Break input BRK2 is act
1230:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_POLARITY_HIGH            TIM_BDTR_BK2P           /*!< Break input BRK2 is act
1231:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1232:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1233:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1234:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1235:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_FILTER BREAK2 FILTER
1236:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1237:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1238:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1             0x00000000U   /*!< No filter, BRK acts asynchronousl
1239:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N2          0x00100000U   /*!< fSAMPLING=fCK_INT, N=2 */
1240:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N4          0x00200000U   /*!< fSAMPLING=fCK_INT, N=4 */
1241:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N8          0x00300000U   /*!< fSAMPLING=fCK_INT, N=8 */
1242:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV2_N6          0x00400000U   /*!< fSAMPLING=fDTS/2, N=6 */
1243:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV2_N8          0x00500000U   /*!< fSAMPLING=fDTS/2, N=8 */
1244:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV4_N6          0x00600000U   /*!< fSAMPLING=fDTS/4, N=6 */
1245:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV4_N8          0x00700000U   /*!< fSAMPLING=fDTS/4, N=8 */
1246:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV8_N6          0x00800000U   /*!< fSAMPLING=fDTS/8, N=6 */
1247:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV8_N8          0x00900000U   /*!< fSAMPLING=fDTS/8, N=8 */
1248:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N5         0x00A00000U   /*!< fSAMPLING=fDTS/16, N=5 */
1249:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N6         0x00B00000U   /*!< fSAMPLING=fDTS/16, N=6 */
1250:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N8         0x00C00000U   /*!< fSAMPLING=fDTS/16, N=8 */
1251:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N5         0x00D00000U   /*!< fSAMPLING=fDTS/32, N=5 */
1252:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N6         0x00E00000U   /*!< fSAMPLING=fDTS/32, N=6 */
1253:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N8         0x00F00000U   /*!< fSAMPLING=fDTS/32, N=8 */
1254:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1255:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1256:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1257:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1258:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OSSI OSSI
1259:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1260:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1261:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OSSI_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN
1262:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           /*!< When inactive, OxC/OCxN
1263:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1264:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1265:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1266:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1267:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OSSR OSSR
1268:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1269:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1270:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OSSR_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN
1271:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           /*!< When inactive, OC/OCN o
1272:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1273:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1274:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1275:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1276:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_INPUT BREAK INPUT
1277:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1278:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1279:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_INPUT_BKIN                0x00000000U  /*!< TIMx_BKIN input */
1280:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_INPUT_BKIN2               0x00000004U  /*!< TIMx_BKIN2 input */
1281:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1282:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1283:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1284:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1285:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BKIN_SOURCE BKIN SOURCE
1286:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1287:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1288:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKIN                TIM1_AF1_BKINE      /*!< BKIN input from AF controll
1289:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP1             TIM1_AF1_BKCMP1E    /*!< internal signal: COMP1 outp
1290:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP2             TIM1_AF1_BKCMP2E    /*!< internal signal: COMP2 outp
1291:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP3             TIM1_AF1_BKCMP3E    /*!< internal signal: COMP3 outp
1292:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP4             TIM1_AF1_BKCMP4E    /*!< internal signal: COMP4 outp
1293:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1294:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP5             TIM1_AF1_BKCMP5E    /*!< internal signal: COMP5 outp
1295:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1296:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1297:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP6             TIM1_AF1_BKCMP6E    /*!< internal signal: COMP6 outp
1298:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1299:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1300:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP7             TIM1_AF1_BKCMP7E    /*!< internal signal: COMP7 outp
1301:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1302:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1303:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1304:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1305:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1306:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BKIN_POLARITY BKIN POLARITY
1307:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1308:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1309:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_POLARITY_LOW               TIM1_AF1_BKINP           /*!< BRK BKIN input is acti
1310:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_POLARITY_HIGH              0x00000000U              /*!< BRK BKIN input is acti
1311:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1312:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1313:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1314:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1315:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_AFMODE BREAK AF MODE
1316:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1317:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1318:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_AFMODE_INPUT              0x00000000U              /*!< Break input BRK in inp
1319:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_AFMODE_BIDIRECTIONAL      TIM_BDTR_BKBID           /*!< Break input BRK in bid
1320:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1321:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1322:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1323:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1324:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_AFMODE BREAK2 AF MODE
1325:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1326:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1327:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_AFMODE_INPUT             0x00000000U             /*!< Break2 input BRK2 in in
1328:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL     TIM_BDTR_BK2BID         /*!< Break2 input BRK2 in bi
1329:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1330:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1331:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1332:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1333:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_BASEADDR DMA Burst Base Address
1334:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1335:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1336:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                         
1337:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                       
1338:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                       
1339:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                    
1340:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                       
1341:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                     
1342:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                     
1343:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1344:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                       
1345:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                     
1346:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                     
1347:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1348:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                     
1349:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)     
1350:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)     
1351:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM
1352:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                       
1353:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                     
1354:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR5          (TIM_DCR_DBA_4 | TIM_DCR_DBA_1)                     
1355:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR6          (TIM_DCR_DBA_4 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1356:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR3         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2)                     
1357:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_DTR2          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)     
1358:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_ECR           (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)     
1359:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_TISEL         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM
1360:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_AF1           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3)                     
1361:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_AF2           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_0)     
1362:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_OR            (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_1)     
1363:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1364:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1365:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1366:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1367:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_LENGTH DMA Burst Length
1368:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1369:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1370:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                         
1371:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                       
1372:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                       
1373:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                    
1374:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                       
1375:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                     
1376:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                     
1377:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
1378:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                       
1379:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                     
1380:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                     
1381:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
1382:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                     
1383:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)     
1384:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)     
1385:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM
1386:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                       
1387:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                    
1388:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_19TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_1)                     
1389:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_20TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
1390:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_21TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2)                     
1391:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_22TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)     
1392:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_23TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)     
1393:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_24TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM
1394:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_25TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_3)                     
1395:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_26TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_3 |  TIM_DCR_DBL_0)   
1396:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1397:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1398:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1399:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1400:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_TI1_RMP  TIM1 Timer Input Ch1 Remap
1401:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1402:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1403:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM1 inpu
1404:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM1 inpu
1405:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                /*!< TIM1 inpu
1406:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM1 inpu
1407:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                /*!< TIM1 inpu
1408:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1409:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1410:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1411:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1412:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_TI1_RMP  TIM2 Timer Input Ch1 Remap
1413:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1414:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1415:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM2 inpu
1416:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM2 inpu
1417:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                /*!< TIM2 inpu
1418:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM2 inpu
1419:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                /*!< TIM2 inpu
1420:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1421:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         /*!< TIM2 inpu
1422:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1423:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1424:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1425:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1426:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1427:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_TI2_RMP  TIM2 Timer Input Ch2 Remap
1428:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1429:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1430:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_GPIO   0x00000000U                                       /*!< TIM2 inpu
1431:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                /*!< TIM2 inpu
1432:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                /*!< TIM2 inpu
1433:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         /*!< TIM2 inpu
1434:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                /*!< TIM2 inpu
1435:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1436:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         /*!< TIM2 inpu
1437:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1438:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1439:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1440:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1441:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1442:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_TI3_RMP  TIM2 Timer Input Ch3 Remap
1443:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1444:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1445:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI3_RMP_GPIO   0x00000000U                                       /*!< TIM2 inpu
1446:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI3_RMP_COMP4  TIM_TISEL_TI3SEL_0                                /*!< TIM2 inpu
1447:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1448:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1449:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1450:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1451:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_TI4_RMP  TIM2 Timer Input Ch4 Remap
1452:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1453:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1454:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_GPIO   0x00000000U                                       /*!< TIM2 inpu
1455:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_COMP1  TIM_TISEL_TI4SEL_0                                /*!< TIM2 inpu
1456:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_COMP2  TIM_TISEL_TI4SEL_1                                /*!< TIM2 inpu
1457:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1458:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1459:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1460:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1461:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_TI1_RMP  TIM3 Timer Input Ch1 Remap
1462:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1463:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1464:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM3 inpu
1465:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM3 inpu
1466:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                /*!< TIM3 inpu
1467:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM3 inpu
1468:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                /*!< TIM3 inpu
1469:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1470:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         /*!< TIM3 inpu
1471:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1472:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1473:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         /*!< TIM3 inpu
1474:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1475:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1476:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)  
1477:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1478:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1479:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1480:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1481:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1482:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_TI2_RMP  TIM3 Timer Input Ch2 Remap
1483:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1484:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1485:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_GPIO   0x00000000U                                       /*!< TIM3 inpu
1486:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                /*!< TIM3 inpu
1487:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                /*!< TIM3 inpu
1488:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         /*!< TIM3 inpu
1489:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                /*!< TIM3 inpu
1490:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1491:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         /*!< TIM3 inpu
1492:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1493:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1494:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         /*!< TIM3 inpu
1495:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1496:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1497:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)  
1498:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1499:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1500:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1501:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1502:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1503:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_TI3_RMP  TIM3 Timer Input Ch3 Remap
1504:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1505:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1506:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI3_RMP_GPIO   0x00000000U                                       /*!< TIM3 inpu
1507:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI3_RMP_COMP3  TIM_TISEL_TI3SEL_0                                /*!< TIM3 inpu
1508:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1509:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1510:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1511:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1512:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM4_TI1_RMP  TIM4 Timer Input Ch1 Remap
1513:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1514:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1515:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM4 inpu
1516:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM4 inpu
1517:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                /*!< TIM4 inpu
1518:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM4 inpu
1519:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                /*!< TIM4 inpu
1520:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1521:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         /*!< TIM4 inpu
1522:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1523:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1524:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         /*!< TIM4 inpu
1525:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1526:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1527:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)  
1528:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1529:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1530:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1531:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1532:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1533:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM4_TI2_RMP  TIM4 Timer Input Ch2 Remap
1534:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1535:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1536:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_GPIO   0x00000000U                                       /*!< TIM4 inpu
1537:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                /*!< TIM4 inpu
1538:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                /*!< TIM4 inpu
1539:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         /*!< TIM4 inpu
1540:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                /*!< TIM4 inpu
1541:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1542:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         /*!< TIM4 inpu
1543:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1544:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1545:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         /*!< TIM4 inpu
1546:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1547:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1548:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)  
1549:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1550:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1551:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1552:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1553:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1554:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM4_TI3_RMP  TIM4 Timer Input Ch3 Remap
1555:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1556:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1557:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI3_RMP_GPIO   0x00000000U                                       /*!< TIM4 inpu
1558:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1559:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI3_RMP_COMP5  TIM_TISEL_TI3SEL_0                                /*!< TIM4 inpu
1560:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1561:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1562:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1563:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1564:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1565:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM4_TI4_RMP  TIM4 Timer Input Ch4 Remap
1566:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1567:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1568:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI4_RMP_GPIO   0x00000000U                                       /*!< TIM4 inpu
1569:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1570:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI4_RMP_COMP6  TIM_TISEL_TI4SEL_0                                /*!< TIM4 inpu
1571:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1572:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1573:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1574:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1575:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1576:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(TIM5)
1577:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM5_TI1_RMP  TIM5 Timer Input Ch1 Remap
1578:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1579:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1580:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM5 inpu
1581:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_LSI    TIM_TISEL_TI1SEL_0                                /*!< TIM5 inpu
1582:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_LSE    TIM_TISEL_TI1SEL_1                                /*!< TIM5 inpu
1583:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_RTC_WK (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM5 inpu
1584:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_2                                /*!< TIM5 inpu
1585:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP2  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         /*!< TIM5 inpu
1586:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         /*!< TIM5 inpu
1587:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP4  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)  
1588:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1589:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP5  TIM_TISEL_TI1SEL_3                                /*!< TIM5 inpu
1590:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1591:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1592:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_3 | TIM_TISEL_TI1SEL_0)         /*!< TIM5 inpu
1593:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1594:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1595:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_3 | TIM_TISEL_TI1SEL_1)         /*!< TIM5 inpu
1596:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1597:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1598:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1599:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1600:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1601:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM5_TI2_RMP  TIM5 Timer Input Ch2 Remap
1602:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1603:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1604:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_GPIO   0x00000000U                                       /*!< TIM5 inpu
1605:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                /*!< TIM5 inpu
1606:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                /*!< TIM5 inpu
1607:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         /*!< TIM5 inpu
1608:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                /*!< TIM5 inpu
1609:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1610:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         /*!< TIM5 inpu
1611:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1612:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1613:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         /*!< TIM5 inpu
1614:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1615:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1616:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)  
1617:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1618:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1619:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1620:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1621:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* TIM5 */
1622:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1623:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM8_TI1_RMP  TIM8 Timer Input Ch1 Remap
1624:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1625:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1626:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM8 inpu
1627:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM8 inpu
1628:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                /*!< TIM8 inpu
1629:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM8 inpu
1630:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                /*!< TIM8 inpu
1631:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1632:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1633:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1634:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1635:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM15_TI1_RMP  TIM15 Timer Input Ch1 Remap
1636:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1637:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1638:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_GPIO  0x00000000U                                       /*!< TIM15 inp
1639:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_LSE   TIM_TISEL_TI1SEL_0                                /*!< TIM15 inp
1640:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_COMP1 TIM_TISEL_TI1SEL_1                                /*!< TIM15 inp
1641:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_COMP2 (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM15 inp
1642:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1643:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_COMP5 TIM_TISEL_TI1SEL_2                                /*!< TIM15 inp
1644:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1645:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1646:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_COMP7 (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         /*!< TIM15 inp
1647:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1648:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1649:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1650:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1651:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1652:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM15_TI2_RMP  TIM15 Timer Input Ch2 Remap
1653:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1654:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1655:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI2_RMP_GPIO  0x00000000U                                       /*!< TIM15 inp
1656:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI2_RMP_COMP2 TIM_TISEL_TI2SEL_0                                /*!< TIM15 inp
1657:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI2_RMP_COMP3 TIM_TISEL_TI2SEL_1                                /*!< TIM15 inp
1658:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1659:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI2_RMP_COMP6 (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         /*!< TIM15 inp
1660:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1661:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1662:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI2_RMP_COMP7 TIM_TISEL_TI2SEL_2                                /*!< TIM15 inp
1663:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1664:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1665:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1666:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1667:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1668:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM16_TI1_RMP  TIM16 Timer Input Ch1 Remap
1669:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1670:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1671:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_GPIO    0x00000000U                                     /*!< TIM16 inp
1672:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1673:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_COMP6   TIM_TISEL_TI1SEL_0                              /*!< TIM16 inp
1674:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1675:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_MCO     TIM_TISEL_TI1SEL_1                              /*!< TIM16 inp
1676:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_HSE_32  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)       /*!< TIM16 inp
1677:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_RTC_WK  TIM_TISEL_TI1SEL_2                              /*!< TIM16 inp
1678:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_LSE     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)       /*!< TIM16 inp
1679:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_LSI     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)       /*!< TIM16 inp
1680:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1681:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1682:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1683:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1684:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM17_TI1_RMP  TIM17 Timer Input Ch1 Remap
1685:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1686:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1687:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_GPIO    0x00000000U                                     /*!< TIM17 inp
1688:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1689:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_COMP5   TIM_TISEL_TI1SEL_0                              /*!< TIM17 inp
1690:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1691:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_MCO     TIM_TISEL_TI1SEL_1                              /*!< TIM17 inp
1692:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_HSE_32  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)       /*!< TIM17 inp
1693:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_RTC_WK  TIM_TISEL_TI1SEL_2                              /*!< TIM17 inp
1694:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_LSE     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)       /*!< TIM17 inp
1695:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_LSI     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)       /*!< TIM17 inp
1696:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1697:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1698:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1699:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1700:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(TIM20)
1701:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM20_TI1_RMP  TIM20 Timer Input Ch1 Remap
1702:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1703:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1704:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_TI1_RMP_GPIO  0x00000000U                                      /*!< TIM20 inpu
1705:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_TI1_RMP_COMP1 TIM_TISEL_TI1SEL_0                               /*!< TIM20 inpu
1706:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_TI1_RMP_COMP2 TIM_TISEL_TI1SEL_1                               /*!< TIM20 inpu
1707:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_TI1_RMP_COMP3 (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)        /*!< TIM20 inpu
1708:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_TI1_RMP_COMP4 TIM_TISEL_TI1SEL_2                               /*!< TIM20 inpu
1709:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1710:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1711:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1712:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* TIM20 */
1713:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1714:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCREF_CLR_INT OCREF clear input selection
1715:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1716:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1717:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_ETR         OCREF_CLEAR_SELECT_Msk                   /*!< OCREF_CLR_IN
1718:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP1       0x00000000U                              /*!< OCREF clear 
1719:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP2       TIM1_AF2_OCRSEL_0                        /*!< OCREF clear 
1720:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP3       TIM1_AF2_OCRSEL_1                        /*!< OCREF clear 
1721:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP4       (TIM1_AF2_OCRSEL_1 | TIM1_AF2_OCRSEL_0)  /*!< OCREF clear 
1722:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1723:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP5       TIM1_AF2_OCRSEL_2                        /*!< OCREF clear 
1724:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1725:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1726:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP6       (TIM1_AF2_OCRSEL_2 | TIM1_AF2_OCRSEL_0)  /*!< OCREF clear 
1727:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1728:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1729:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP7       (TIM1_AF2_OCRSEL_2 | TIM1_AF2_OCRSEL_1)  /*!< OCREF clear 
1730:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1731:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1732:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1733:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1734:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1735:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_INDEX_DIR index direction selection
1736:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1737:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1738:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_UP_DOWN     0x00000000U         /*!< Index resets the counter whatever the dir
1739:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_UP          TIM_ECR_IDIR_0      /*!< Index resets the counter when up-counting
1740:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_DOWN        TIM_ECR_IDIR_1      /*!< Index resets the counter when down-counti
1741:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1742:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1743:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1744:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1745:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_INDEX_POSITION index positioning selection
1746:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1747:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1748:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_DOWN_DOWN    0x00000000U                           /*!< Index resets 
1749:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_DOWN_UP      TIM_ECR_IPOS_0                        /*!< Index resets 
1750:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_UP_DOWN      TIM_ECR_IPOS_1                        /*!< Index resets 
1751:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_UP_UP        (TIM_ECR_IPOS_1 | TIM_ECR_IPOS_0)     /*!< Index resets 
1752:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_DOWN         0x00000000U                           /*!< Index resets 
1753:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_UP           TIM_ECR_IPOS_0                        /*!< Index resets 
1754:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1755:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1756:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1757:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1758:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_FIRST_INDEX first index selection
1759:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1760:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1761:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_ALL           0x00000000U                           /*!< Index is always activ
1762:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_FIRST_ONLY    TIM_ECR_FIDX                          /*!< The first Index only 
1763:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1764:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1765:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1766:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_PWPRSC Pulse on compare pulse width prescaler
1767:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1768:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1769:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X1     0x00000000U                                              /*!< Pulse on
1770:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X2     TIM_ECR_PWPRSC_0                                         /*!< Pulse on
1771:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X4     TIM_ECR_PWPRSC_1                                         /*!< Pulse on
1772:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X8     (TIM_ECR_PWPRSC_1 | TIM_ECR_PWPRSC_0)                    /*!< Pulse on
1773:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X16    TIM_ECR_PWPRSC_2                                         /*!< Pulse on
1774:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X32    (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_0)                    /*!< Pulse on
1775:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X64    (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_1)                    /*!< Pulse on
1776:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X128   (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_1 | TIM_ECR_PWPRSC_0) /*!< Pulse on
1777:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1778:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1779:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1780:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1781:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_HSE_32_REQUEST Clock HSE/32 request
1782:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1783:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1784:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_HSE_32_NOT_REQUEST     0x00000000U            /*!< Clock HSE/32 not requested */
1785:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_HSE_32_REQUEST         TIM_OR_HSE32EN         /*!< Clock HSE/32 requested for TIM16/
1786:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1787:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1788:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1789:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1790:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** Legacy definitions for compatibility purpose
1791:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** @cond 0
1792:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1793:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_DFBK  LL_TIM_BKIN_SOURCE_DF1BK
1794:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1795:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** @endcond
1796:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1797:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1798:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1799:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1800:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1801:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /* Exported macro ------------------------------------------------------------*/
1802:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Macros TIM Exported Macros
1803:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1804:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1805:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1806:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EM_WRITE_READ Common Write and read registers Macros
1807:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1808:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1809:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1810:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Write a value in TIM register.
1811:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
1812:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __REG__ Register to be written
1813:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __VALUE__ Value to be written in the register
1814:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
1815:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1816:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VAL
1817:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1818:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1819:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Read a value in TIM register.
1820:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
1821:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __REG__ Register to be read
1822:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Register value
1823:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1824:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
1825:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1826:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1827:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1828:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1829:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EM_Exported_Macros Exported_Macros
1830:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1831:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1832:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1833:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1834:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro retrieving the UIFCPY flag from the counter value.
1835:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_GETFLAG_UIFCPY (@ref LL_TIM_GetCounter ());
1836:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note  Relevant only if UIF flag remapping has been enabled  (UIF status bit is copied
1837:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *        to TIMx_CNT register bit 31)
1838:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __CNT__ Counter value
1839:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval UIF status bit
1840:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1841:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define __LL_TIM_GETFLAG_UIFCPY(__CNT__)  \
1842:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   (READ_BIT((__CNT__), TIM_CNT_UIFCPY) >> TIM_CNT_UIFCPY_Pos)
1843:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1844:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1845:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating DTG[0:7] in the TIMx_BDTR register to achieve the requested de
1846:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DEADTIME (80000000, @ref LL_TIM_GetClockDivision (), 120);
1847:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1848:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __CKD__ This parameter can be one of the following values:
1849:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1850:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1851:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1852:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __DT__ deadtime duration (in ns)
1853:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval DTG[0:7]
1854:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1855:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \
1856:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   ( (((uint64_t)((__DT__)*1000U)) < ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ?
1857:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__C
1858:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__C
1859:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__
1860:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****     0U)
1861:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1862:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1863:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the prescaler value to achieve the required counter clock freq
1864:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PSC (80000000, 1000000);
1865:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1866:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __CNTCLK__ counter clock frequency (in Hz)
1867:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Prescaler value  (between Min_Data=0 and Max_Data=65535)
1868:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1869:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \
1870:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   (((__TIMCLK__) >= (__CNTCLK__)) ? (uint32_t)(((__TIMCLK__)/(__CNTCLK__)) - 1U) : 0U)
1871:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1872:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1873:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required output signal fr
1874:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_ARR (1000000, @ref LL_TIM_GetPrescaler (), 10000);
1875:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1876:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1877:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __FREQ__ output signal frequency (in Hz)
1878:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval  Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1879:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1880:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \
1881:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))
1882:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1883:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1884:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value, with dithering feature enabled, to achi
1885:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_ARR_DITHER (1000000, @ref LL_TIM_GetPrescaler (), 10000);
1886:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1887:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1888:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __FREQ__ output signal frequency (in Hz)
1889:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval  Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1890:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1891:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_ARR_DITHER(__TIMCLK__, __PSC__, __FREQ__) \
1892:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ?   (uint32_t)((((uint64_t)(__TIMCLK__) * 16U/((
1893:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1894:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1895:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the compare value required to achieve the required timer outpu
1896:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DELAY (1000000, @ref LL_TIM_GetPrescaler (), 10);
1897:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1898:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1899:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1900:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Compare value  (between Min_Data=0 and Max_Data=65535)
1901:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1902:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \
1903:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \
1904:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****               / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))
1905:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1906:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1907:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the compare value, with dithering feature enabled, to achieve 
1908:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DELAY_DITHER (1000000, @ref LL_TIM_GetPrescaler (), 10);
1909:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1910:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1911:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1912:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Compare value  (between Min_Data=0 and Max_Data=65535)
1913:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1914:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_DELAY_DITHER(__TIMCLK__, __PSC__, __DELAY__)  \
1915:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__) * 16U) \
1916:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****               / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))
1917:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1918:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1919:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required pulse duration (
1920:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PULSE (1000000, @ref LL_TIM_GetPrescaler (), 10, 20);
1921:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1922:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1923:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1924:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __PULSE__ pulse duration (in us)
1925:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1926:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1927:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \
1928:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \
1929:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****               + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))
1930:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1931:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1932:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value, with dithering feature enabled, to achi
1933:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PULSE_DITHER (1000000, @ref LL_TIM_GetPrescaler (), 10, 20);
1934:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1935:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1936:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1937:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __PULSE__ pulse duration (in us)
1938:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1939:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1940:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_PULSE_DITHER(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \
1941:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   ((uint32_t)(__LL_TIM_CALC_DELAY_DITHER((__TIMCLK__), (__PSC__), (__PULSE__)) \
1942:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****               + __LL_TIM_CALC_DELAY_DITHER((__TIMCLK__), (__PSC__), (__DELAY__))))
1943:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1944:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1945:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro retrieving the ratio of the input capture prescaler
1946:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_GET_ICPSC_RATIO (@ref LL_TIM_IC_GetPrescaler ());
1947:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  __ICPSC__ This parameter can be one of the following values:
1948:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
1949:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
1950:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
1951:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
1952:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Input capture prescaler ratio (1, 2, 4 or 8)
1953:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1954:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** #define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \
1955:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   ((uint32_t)(0x01U << (((__ICPSC__) >> 16U) >> TIM_CCMR1_IC1PSC_Pos)))
1956:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1957:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1958:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1959:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1960:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1961:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1962:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1963:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1964:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
1965:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1966:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1967:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /* Exported functions --------------------------------------------------------*/
1968:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Functions TIM Exported Functions
1969:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1970:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1971:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1972:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Time_Base Time Base configuration
1973:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
1974:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1975:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1976:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable timer counter.
1977:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_EnableCounter
1978:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
1979:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
1980:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1981:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
1982:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
1983:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_CEN);
1984:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
1985:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1986:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1987:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable timer counter.
1988:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_DisableCounter
1989:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
1990:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
1991:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
1992:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
1993:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
1994:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
1995:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
1996:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
1997:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
1998:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the timer counter is enabled.
1999:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_IsEnabledCounter
2000:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2001:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2002:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2003:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx)
2004:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2005:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL);
2006:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2007:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2008:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2009:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable update event generation.
2010:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_EnableUpdateEvent
2011:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2012:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2013:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2014:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)
2015:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2016:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS);
2017:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2018:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2019:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2020:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable update event generation.
2021:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_DisableUpdateEvent
2022:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2023:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2024:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2025:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)
2026:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2027:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_UDIS);
2028:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2029:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2030:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2031:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether update event generation is enabled.
2032:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_IsEnabledUpdateEvent
2033:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2034:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Inverted state of bit (0 or 1).
2035:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2036:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx)
2037:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2038:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_UDIS) == (uint32_t)RESET) ? 1UL : 0UL);
2039:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2040:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2041:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2042:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set update event source
2043:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events
2044:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       generate an update interrupt or DMA request if enabled:
2045:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *        - Counter overflow/underflow
2046:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *        - Setting the UG bit
2047:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *        - Update generation through the slave mode controller
2048:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter
2049:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       overflow/underflow generates an update interrupt or DMA request if enabled.
2050:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_SetUpdateSource
2051:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2052:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  UpdateSource This parameter can be one of the following values:
2053:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
2054:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
2055:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2056:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2057:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)
2058:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2059:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
2060:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2061:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2062:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2063:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get actual event update source
2064:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_GetUpdateSource
2065:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2066:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2067:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
2068:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
2069:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2070:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx)
2071:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2072:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_URS));
2073:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2074:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2075:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2076:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set one pulse mode (one shot v.s. repetitive).
2077:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_SetOnePulseMode
2078:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2079:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  OnePulseMode This parameter can be one of the following values:
2080:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
2081:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
2082:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2083:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2084:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
2085:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2086:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
2087:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2088:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2089:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2090:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get actual one pulse mode.
2091:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_GetOnePulseMode
2092:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2093:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2094:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
2095:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
2096:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2097:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx)
2098:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2099:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_OPM));
2100:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2101:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2102:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2103:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the timer counter counting mode.
2104:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
2105:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
2106:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       by a timer instance.
2107:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)
2108:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       requires a timer reset to avoid unexpected direction
2109:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       due to DIR bit readonly in center aligned mode.
2110:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_SetCounterMode\n
2111:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_SetCounterMode
2112:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2113:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  CounterMode This parameter can be one of the following values:
2114:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
2115:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
2116:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
2117:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
2118:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
2119:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2120:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2121:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
2122:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2123:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
2124:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2125:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2126:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2127:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get actual counter mode.
2128:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
2129:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
2130:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       by a timer instance.
2131:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetCounterMode\n
2132:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_GetCounterMode
2133:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2134:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2135:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
2136:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
2137:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
2138:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
2139:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
2140:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2141:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx)
2142:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2143:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR | TIM_CR1_CMS));
2144:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2145:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2146:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2147:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable auto-reload (ARR) preload.
2148:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
2149:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2150:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2151:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2152:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
2153:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2154:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
2155:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2156:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2157:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2158:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable auto-reload (ARR) preload.
2159:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
2160:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2161:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2162:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2163:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
2164:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2165:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
2166:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2167:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2168:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2169:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether auto-reload (ARR) preload is enabled.
2170:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_IsEnabledARRPreload
2171:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2172:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2173:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2174:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)
2175:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2176:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE)) ? 1UL : 0UL);
2177:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2178:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2179:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2180:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the division ratio between the timer clock  and the sampling clock used by the dead
2181:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
2182:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
2183:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       instance.
2184:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_SetClockDivision
2185:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2186:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  ClockDivision This parameter can be one of the following values:
2187:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
2188:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
2189:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
2190:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2191:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2192:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)
2193:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2194:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision);
2195:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2196:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2197:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2198:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get the actual division ratio between the timer clock  and the sampling clock used by t
2199:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
2200:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
2201:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       instance.
2202:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_GetClockDivision
2203:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2204:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2205:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
2206:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
2207:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
2208:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2209:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)
2210:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2211:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD));
2212:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2213:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2214:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2215:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the counter value.
2216:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2217:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2218:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the Counter value interpretation
2219:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_SetCounter
2220:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2221:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
2222:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2223:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2224:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
2225:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2226:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CNT, Counter);
2227:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2228:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2229:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2230:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get the counter value.
2231:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2232:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2233:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the Counter value interpretation
2234:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_GetCounter
2235:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2236:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
2237:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2238:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)
2239:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2240:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CNT));
2241:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2242:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2243:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2244:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get the current direction of the counter
2245:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetDirection
2246:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2247:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2248:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_UP
2249:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_DOWN
2250:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2251:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)
2252:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2253:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
2254:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2255:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2256:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2257:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the prescaler value.
2258:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1).
2259:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note The prescaler can be changed on the fly as this control register is buffered. The new
2260:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       prescaler ratio is taken into account at the next update event.
2261:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter
2262:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_SetPrescaler
2263:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2264:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Prescaler between Min_Data=0 and Max_Data=65535
2265:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2266:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2267:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
2268:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2269:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->PSC, Prescaler);
2270:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2271:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2272:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2273:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get the prescaler value.
2274:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
2275:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2276:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
2277:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2278:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)
2279:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2280:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->PSC));
2281:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2282:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2283:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2284:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the auto-reload value.
2285:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note The counter is blocked while the auto-reload value is null.
2286:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2287:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2288:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter
2289:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       In case dithering is activated,macro __LL_TIM_CALC_ARR_DITHER can be used instead, to cal
2290:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_SetAutoReload
2291:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2292:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  AutoReload between Min_Data=0 and Max_Data=65535
2293:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2294:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2295:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
 555              		.loc 3 2295 22 view .LVU150
 556              	.LBB109:
2296:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2297:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->ARR, AutoReload);
 557              		.loc 3 2297 3 view .LVU151
 558 0074 C362     		str	r3, [r0, #44]
 559              	.LVL43:
 560              		.loc 3 2297 3 is_stmt 0 view .LVU152
 561              	.LBE109:
 562              	.LBE108:
 362:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 363:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Prescaler value */
 364:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 563              		.loc 1 364 3 is_stmt 1 view .LVU153
 564 0076 0B88     		ldrh	r3, [r1]
 565              	.LVL44:
 566              	.LBB110:
 567              	.LBI110:
2267:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
 568              		.loc 3 2267 22 view .LVU154
 569              	.LBB111:
2269:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 570              		.loc 3 2269 3 view .LVU155
 571 0078 8362     		str	r3, [r0, #40]
 572              	.LVL45:
2269:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 573              		.loc 3 2269 3 is_stmt 0 view .LVU156
 574              	.LBE111:
 575              	.LBE110:
 365:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 366:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 576              		.loc 1 366 3 is_stmt 1 view .LVU157
 577              		.loc 1 366 6 is_stmt 0 view .LVU158
 578 007a 0D4B     		ldr	r3, .L32
 579 007c 9842     		cmp	r0, r3
 580 007e 0FD0     		beq	.L24
 581              		.loc 1 366 7 discriminator 1 view .LVU159
 582 0080 03F50063 		add	r3, r3, #2048
 583 0084 9842     		cmp	r0, r3
 584 0086 0BD0     		beq	.L24
 585              		.loc 1 366 7 discriminator 2 view .LVU160
 586 0088 03F54063 		add	r3, r3, #3072
 587 008c 9842     		cmp	r0, r3
 588 008e 07D0     		beq	.L24
 589              		.loc 1 366 7 discriminator 3 view .LVU161
 590 0090 03F58063 		add	r3, r3, #1024
 591 0094 9842     		cmp	r0, r3
 592 0096 03D0     		beq	.L24
 593              		.loc 1 366 7 discriminator 4 view .LVU162
 594 0098 03F58063 		add	r3, r3, #1024
 595 009c 9842     		cmp	r0, r3
 596 009e 01D1     		bne	.L25
 597              	.L24:
 367:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 368:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the Repetition Counter value */
 369:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 598              		.loc 1 369 5 is_stmt 1 view .LVU163
 599 00a0 0B7C     		ldrb	r3, [r1, #16]	@ zero_extendqisi2
 600              	.LVL46:
 601              	.LBB112:
 602              	.LBI112:
2298:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2299:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2300:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2301:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get the auto-reload value.
2302:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_GetAutoReload
2303:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2304:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2305:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation
2306:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2307:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Auto-reload value
2308:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2309:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)
2310:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2311:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->ARR));
2312:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2313:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2314:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2315:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the repetition counter value.
2316:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note For advanced timer instances RepetitionCounter can be up to 65535.
2317:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
2318:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a repetition counter.
2319:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll RCR          REP           LL_TIM_SetRepetitionCounter
2320:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2321:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
2322:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2323:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2324:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
 603              		.loc 3 2324 22 view .LVU164
 604              	.LBB113:
2325:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2326:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->RCR, RepetitionCounter);
 605              		.loc 3 2326 3 view .LVU165
 606 00a2 0363     		str	r3, [r0, #48]
 607              	.LVL47:
 608              	.L25:
 609              		.loc 3 2326 3 is_stmt 0 view .LVU166
 610              	.LBE113:
 611              	.LBE112:
 370:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 371:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 372:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Generate an update event to reload the Prescaler
 373:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****      and the repetition counter value (if applicable) immediately */
 374:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_GenerateEvent_UPDATE(TIMx);
 612              		.loc 1 374 3 is_stmt 1 view .LVU167
 613              	.LBB114:
 614              	.LBI114:
2327:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2328:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2329:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2330:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get the repetition counter value.
2331:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
2332:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a repetition counter.
2333:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll RCR          REP           LL_TIM_GetRepetitionCounter
2334:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2335:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Repetition counter value
2336:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2337:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(TIM_TypeDef *TIMx)
2338:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2339:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->RCR));
2340:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2341:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2342:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2343:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Force a continuous copy of the update interrupt flag (UIF) into the timer counter regis
2344:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note This allows both the counter value and a potential roll-over condition signalled by the U
2345:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          UIFREMAP      LL_TIM_EnableUIFRemap
2346:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2347:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2348:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2349:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableUIFRemap(TIM_TypeDef *TIMx)
2350:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2351:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
2352:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2353:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2354:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2355:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable update interrupt flag (UIF) remapping.
2356:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          UIFREMAP      LL_TIM_DisableUIFRemap
2357:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2358:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2359:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2360:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableUIFRemap(TIM_TypeDef *TIMx)
2361:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2362:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
2363:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2364:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2365:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2366:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable dithering.
2367:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_DITHERING_INSTANCE(TIMx) can be used to check whether or not
2368:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides dithering.
2369:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DITHEN          LL_TIM_EnableDithering
2370:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2371:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2372:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2373:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDithering(TIM_TypeDef *TIMx)
2374:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2375:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_DITHEN);
2376:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2377:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2378:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2379:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable dithering.
2380:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_DITHERING_INSTANCE(TIMx) can be used to check whether or not
2381:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides dithering.
2382:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DITHEN          LL_TIM_DisableDithering
2383:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2384:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2385:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2386:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDithering(TIM_TypeDef *TIMx)
2387:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2388:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_DITHEN);
2389:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2390:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2391:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2392:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether dithering is activated.
2393:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_DITHERING_INSTANCE(TIMx) can be used to check whether or not
2394:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides dithering.
2395:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DITHEN          LL_TIM_IsEnabledDithering
2396:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2397:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2398:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2399:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDithering(TIM_TypeDef *TIMx)
2400:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2401:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_DITHEN) == (TIM_CR1_DITHEN)) ? 1UL : 0UL);
2402:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2403:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2404:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2405:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
2406:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2407:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2408:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration
2409:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
2410:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2411:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2412:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
2413:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note CCxE, CCxNE and OCxM bits are preloaded, after having been written,
2414:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       they are updated only when a commutation event (COM) occurs.
2415:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Only on channels that have a complementary output.
2416:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
2417:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
2418:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          CCPC          LL_TIM_CC_EnablePreload
2419:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2420:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2421:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2422:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)
2423:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2424:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_CCPC);
2425:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2426:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2427:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2428:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
2429:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
2430:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
2431:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          CCPC          LL_TIM_CC_DisablePreload
2432:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2433:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2434:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2435:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)
2436:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2437:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_CCPC);
2438:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2439:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2440:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2441:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).
2442:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
2443:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
2444:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          CCUS          LL_TIM_CC_SetUpdate
2445:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2446:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  CCUpdateSource This parameter can be one of the following values:
2447:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_ONLY
2448:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI
2449:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2450:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2451:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)
2452:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2453:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource);
2454:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2455:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2456:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2457:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the trigger of the capture/compare DMA request.
2458:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_SetDMAReqTrigger
2459:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2460:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  DMAReqTrigger This parameter can be one of the following values:
2461:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
2462:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
2463:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2464:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2465:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)
2466:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2467:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger);
2468:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2469:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2470:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2471:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get actual trigger of the capture/compare DMA request.
2472:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_GetDMAReqTrigger
2473:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2474:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2475:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
2476:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
2477:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2478:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)
2479:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2480:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS));
2481:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2482:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2483:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2484:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the lock level to freeze the
2485:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         configuration of several capture/compare parameters.
2486:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
2487:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       the lock mechanism is supported by a timer instance.
2488:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         LOCK          LL_TIM_CC_SetLockLevel
2489:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2490:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  LockLevel This parameter can be one of the following values:
2491:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_OFF
2492:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_1
2493:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_2
2494:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_3
2495:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2496:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2497:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)
2498:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2499:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_LOCK, LockLevel);
2500:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2501:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2502:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2503:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable capture/compare channels.
2504:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_EnableChannel\n
2505:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_EnableChannel\n
2506:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_EnableChannel\n
2507:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_EnableChannel\n
2508:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_EnableChannel\n
2509:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_EnableChannel\n
2510:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_EnableChannel\n
2511:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC4NE         LL_TIM_CC_EnableChannel\n
2512:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_EnableChannel\n
2513:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_EnableChannel
2514:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2515:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
2516:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2517:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2518:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2519:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2520:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2521:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2522:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2523:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2524:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2525:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2526:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2527:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2528:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
2529:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2530:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CCER, Channels);
2531:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2532:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2533:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2534:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable capture/compare channels.
2535:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_DisableChannel\n
2536:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_DisableChannel\n
2537:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_DisableChannel\n
2538:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_DisableChannel\n
2539:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_DisableChannel\n
2540:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_DisableChannel\n
2541:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_DisableChannel\n
2542:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC4NE         LL_TIM_CC_DisableChannel\n
2543:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_DisableChannel\n
2544:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_DisableChannel
2545:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2546:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
2547:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2548:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2549:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2550:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2551:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2552:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2553:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2554:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2555:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2556:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2557:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2558:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2559:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
2560:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2561:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CCER, Channels);
2562:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2563:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2564:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2565:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether channel(s) is(are) enabled.
2566:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_IsEnabledChannel\n
2567:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_IsEnabledChannel\n
2568:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_IsEnabledChannel\n
2569:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_IsEnabledChannel\n
2570:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_IsEnabledChannel\n
2571:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_IsEnabledChannel\n
2572:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_IsEnabledChannel\n
2573:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC4NE         LL_TIM_CC_IsEnabledChannel\n
2574:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_IsEnabledChannel\n
2575:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_IsEnabledChannel
2576:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2577:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
2578:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2579:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2580:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2581:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2582:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2583:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2584:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2585:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2586:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2587:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2588:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2589:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2590:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)
2591:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2592:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
2593:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2594:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2595:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2596:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
2597:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2598:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2599:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Output_Channel Output channel configuration
2600:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
2601:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2602:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2603:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Configure an output channel.
2604:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_OC_ConfigOutput\n
2605:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_OC_ConfigOutput\n
2606:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_OC_ConfigOutput\n
2607:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_OC_ConfigOutput\n
2608:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        CC5S          LL_TIM_OC_ConfigOutput\n
2609:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        CC6S          LL_TIM_OC_ConfigOutput\n
2610:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_OC_ConfigOutput\n
2611:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_ConfigOutput\n
2612:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_ConfigOutput\n
2613:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_ConfigOutput\n
2614:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_ConfigOutput\n
2615:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_ConfigOutput\n
2616:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2          OIS1          LL_TIM_OC_ConfigOutput\n
2617:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2          OIS2          LL_TIM_OC_ConfigOutput\n
2618:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2          OIS3          LL_TIM_OC_ConfigOutput\n
2619:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2          OIS4          LL_TIM_OC_ConfigOutput\n
2620:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2          OIS5          LL_TIM_OC_ConfigOutput\n
2621:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2          OIS6          LL_TIM_OC_ConfigOutput
2622:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2623:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2624:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2625:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2626:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2627:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2628:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2629:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2630:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
2631:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW
2632:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW or @ref LL_TIM_OCIDLESTATE_HIGH
2633:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2634:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2635:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configura
2636:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2637:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2638:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2639:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel]));
2640:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),
2641:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****              (Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]);
2642:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),
2643:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****              (Configuration & TIM_CR2_OIS1) << SHIFT_TAB_OISx[iChannel]);
2644:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2645:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2646:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2647:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Define the behavior of the output reference signal OCxREF from which
2648:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         OCx and OCxN (when relevant) are derived.
2649:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_SetMode\n
2650:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_SetMode\n
2651:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_SetMode\n
2652:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_SetMode\n
2653:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_SetMode\n
2654:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_SetMode
2655:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2656:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2657:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2658:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2659:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2660:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2661:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2662:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2663:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Mode This parameter can be one of the following values:
2664:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
2665:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
2666:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
2667:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
2668:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
2669:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
2670:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
2671:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
2672:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM1
2673:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM2
2674:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM1
2675:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM2
2676:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1
2677:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2
2678:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PULSE_ON_COMPARE   (for channel 3 or channel 4 only)
2679:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_DIRECTION_OUTPUT   (for channel 3 or channel 4 only)
2680:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2681:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2682:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
2683:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2684:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2685:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2686:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIF
2687:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2688:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2689:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2690:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get the output compare mode of an output channel.
2691:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_GetMode\n
2692:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_GetMode\n
2693:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_GetMode\n
2694:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_GetMode\n
2695:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_GetMode\n
2696:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_GetMode
2697:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2698:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2699:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2700:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2701:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2702:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2703:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2704:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2705:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2706:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
2707:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
2708:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
2709:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
2710:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
2711:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
2712:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
2713:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
2714:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM1
2715:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM2
2716:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM1
2717:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM2
2718:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1
2719:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2
2720:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PULSE_ON_COMPARE   (for channel 3 or channel 4 only)
2721:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_DIRECTION_OUTPUT   (for channel 3 or channel 4 only)
2722:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2723:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)
2724:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2725:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2726:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
2727:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIF
2728:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2729:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2730:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2731:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the polarity of an output channel.
2732:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_SetPolarity\n
2733:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_OC_SetPolarity\n
2734:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_SetPolarity\n
2735:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_OC_SetPolarity\n
2736:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_SetPolarity\n
2737:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_OC_SetPolarity\n
2738:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_SetPolarity\n
2739:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_OC_SetPolarity\n
2740:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_SetPolarity\n
2741:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_SetPolarity
2742:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2743:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2744:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2745:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2746:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2747:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2748:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2749:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2750:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2751:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2752:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2753:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2754:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Polarity This parameter can be one of the following values:
2755:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
2756:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
2757:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2758:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2759:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
2760:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2761:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2762:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[i
2763:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2764:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2765:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2766:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get the polarity of an output channel.
2767:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_GetPolarity\n
2768:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_OC_GetPolarity\n
2769:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_GetPolarity\n
2770:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_OC_GetPolarity\n
2771:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_GetPolarity\n
2772:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_OC_GetPolarity\n
2773:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_GetPolarity\n
2774:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_OC_GetPolarity\n
2775:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_GetPolarity\n
2776:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_GetPolarity
2777:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2778:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2779:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2780:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2781:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2782:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2783:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2784:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2785:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2786:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2787:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2788:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2789:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2790:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
2791:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
2792:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2793:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
2794:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2795:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2796:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChan
2797:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2798:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2799:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2800:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the IDLE state of an output channel
2801:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note This function is significant only for the timer instances
2802:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       supporting the break feature. Macro IS_TIM_BREAK_INSTANCE(TIMx)
2803:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       can be used to check whether or not a timer instance provides
2804:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a break input.
2805:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR2         OIS1          LL_TIM_OC_SetIdleState\n
2806:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
2807:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS2          LL_TIM_OC_SetIdleState\n
2808:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
2809:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS3          LL_TIM_OC_SetIdleState\n
2810:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS3N         LL_TIM_OC_SetIdleState\n
2811:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS4          LL_TIM_OC_SetIdleState\n
2812:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS4N         LL_TIM_OC_SetIdleState\n
2813:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS5          LL_TIM_OC_SetIdleState\n
2814:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS6          LL_TIM_OC_SetIdleState
2815:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2816:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2817:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2818:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2819:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2820:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2821:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2822:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2823:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2824:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2825:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2826:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2827:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  IdleState This parameter can be one of the following values:
2828:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW
2829:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
2830:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2831:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2832:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState
2833:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2834:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2835:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),  IdleState << SHIFT_TAB_OISx[iC
2836:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2837:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2838:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2839:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get the IDLE state of an output channel
2840:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR2         OIS1          LL_TIM_OC_GetIdleState\n
2841:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
2842:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS2          LL_TIM_OC_GetIdleState\n
2843:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
2844:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS3          LL_TIM_OC_GetIdleState\n
2845:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS3N         LL_TIM_OC_GetIdleState\n
2846:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS4          LL_TIM_OC_GetIdleState\n
2847:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS4N         LL_TIM_OC_GetIdleState\n
2848:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS5          LL_TIM_OC_GetIdleState\n
2849:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CR2         OIS6          LL_TIM_OC_GetIdleState
2850:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2851:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2852:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2853:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2854:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2855:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2856:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2857:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2858:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2859:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2860:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2861:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2862:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2863:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW
2864:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
2865:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2866:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(TIM_TypeDef *TIMx, uint32_t Channel)
2867:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2868:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2869:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (READ_BIT(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel])) >> SHIFT_TAB_OISx[iChanne
2870:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2871:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2872:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2873:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable fast mode for the output channel.
2874:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Acts only if the channel is configured in PWM1 or PWM2 mode.
2875:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_EnableFast\n
2876:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_EnableFast\n
2877:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_EnableFast\n
2878:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_EnableFast\n
2879:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_EnableFast\n
2880:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_EnableFast
2881:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2882:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2883:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2884:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2885:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2886:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2887:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2888:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2889:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2890:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2891:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
2892:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2893:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2894:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2895:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
2896:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2897:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2898:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2899:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2900:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable fast mode for the output channel.
2901:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_DisableFast\n
2902:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_DisableFast\n
2903:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_DisableFast\n
2904:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_DisableFast\n
2905:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_DisableFast\n
2906:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_DisableFast
2907:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2908:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2909:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2910:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2911:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2912:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2913:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2914:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2915:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2916:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2917:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
2918:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2919:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2920:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2921:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
2922:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2923:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2924:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2925:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2926:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether fast mode is enabled for the output channel.
2927:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_IsEnabledFast\n
2928:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_IsEnabledFast\n
2929:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_IsEnabledFast\n
2930:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_IsEnabledFast\n
2931:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_IsEnabledFast\n
2932:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_IsEnabledFast
2933:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2934:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2935:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2936:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2937:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2938:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2939:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2940:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2941:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2942:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2943:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)
2944:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2945:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2946:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
2947:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel];
2948:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
2949:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2950:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2951:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2952:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable compare register (TIMx_CCRx) preload for the output channel.
2953:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_EnablePreload\n
2954:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_EnablePreload\n
2955:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_EnablePreload\n
2956:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_EnablePreload\n
2957:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_EnablePreload\n
2958:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_EnablePreload
2959:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2960:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2961:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2962:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2963:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2964:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2965:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2966:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2967:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2968:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2969:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
2970:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2971:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2972:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2973:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
2974:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
2975:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
2976:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
2977:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable compare register (TIMx_CCRx) preload for the output channel.
2978:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_DisablePreload\n
2979:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_DisablePreload\n
2980:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_DisablePreload\n
2981:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_DisablePreload\n
2982:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_DisablePreload\n
2983:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_DisablePreload
2984:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2985:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2986:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2987:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2988:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2989:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2990:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2991:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2992:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
2993:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
2994:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
2995:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
2996:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2997:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2998:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
2999:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3000:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3001:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3002:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channe
3003:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_IsEnabledPreload\n
3004:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_IsEnabledPreload\n
3005:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_IsEnabledPreload\n
3006:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_IsEnabledPreload\n
3007:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_IsEnabledPreload\n
3008:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_IsEnabledPreload
3009:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3010:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3011:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3012:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3013:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3014:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3015:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
3016:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
3017:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3018:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3019:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)
3020:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3021:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3022:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
3023:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel];
3024:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
3025:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3026:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3027:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3028:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable clearing the output channel on an external event.
3029:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
3030:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
3031:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
3032:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_EnableClear\n
3033:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_EnableClear\n
3034:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_EnableClear\n
3035:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_EnableClear\n
3036:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_EnableClear\n
3037:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_EnableClear
3038:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3039:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3040:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3041:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3042:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3043:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3044:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
3045:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
3046:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3047:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3048:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)
3049:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3050:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3051:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3052:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
3053:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3054:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3055:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3056:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable clearing the output channel on an external event.
3057:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
3058:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
3059:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_DisableClear\n
3060:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_DisableClear\n
3061:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_DisableClear\n
3062:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_DisableClear\n
3063:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_DisableClear\n
3064:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_DisableClear
3065:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3066:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3067:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3068:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3069:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3070:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3071:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
3072:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
3073:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3074:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3075:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)
3076:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3077:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3078:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3079:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
3080:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3081:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3082:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3083:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates clearing the output channel on an external event is enabled for the output ch
3084:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note This function enables clearing the output channel on an external event.
3085:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
3086:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
3087:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
3088:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_IsEnabledClear\n
3089:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_IsEnabledClear\n
3090:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_IsEnabledClear\n
3091:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_IsEnabledClear\n
3092:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_IsEnabledClear\n
3093:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_IsEnabledClear
3094:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3095:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3096:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3097:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3098:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3099:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3100:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
3101:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
3102:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3103:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3104:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)
3105:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3106:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3107:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
3108:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel];
3109:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
3110:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3111:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3112:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3113:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal an
3114:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3115:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       dead-time insertion feature is supported by a timer instance.
3116:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter
3117:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         DTG           LL_TIM_OC_SetDeadTime
3118:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3119:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  DeadTime between Min_Data=0 and Max_Data=255
3120:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3121:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3122:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)
3123:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3124:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_DTG, DeadTime);
3125:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3126:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3127:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3128:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 1 (TIMx_CCR1).
3129:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
3130:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3131:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3132:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
3133:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
3134:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3135:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_SetCompareCH1
3136:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3137:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3138:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3139:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3140:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
3141:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3142:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR1, CompareValue);
3143:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3144:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3145:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3146:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 2 (TIMx_CCR2).
3147:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
3148:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3149:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3150:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
3151:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
3152:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3153:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_SetCompareCH2
3154:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3155:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3156:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3157:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3158:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
3159:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3160:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR2, CompareValue);
3161:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3162:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3163:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3164:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 3 (TIMx_CCR3).
3165:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
3166:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3167:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3168:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
3169:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       output channel is supported by a timer instance.
3170:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3171:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_SetCompareCH3
3172:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3173:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3174:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3175:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3176:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
3177:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3178:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR3, CompareValue);
3179:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3180:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3181:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3182:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 4 (TIMx_CCR4).
3183:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
3184:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3185:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3186:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
3187:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
3188:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3189:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_SetCompareCH4
3190:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3191:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3192:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3193:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3194:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
3195:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3196:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR4, CompareValue);
3197:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3198:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3199:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3200:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 5 (TIMx_CCR5).
3201:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not
3202:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       output channel 5 is supported by a timer instance.
3203:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3204:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_SetCompareCH5
3205:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3206:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3207:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3208:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3209:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
3210:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3211:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
3212:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3213:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3214:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3215:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 6 (TIMx_CCR6).
3216:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not
3217:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       output channel 6 is supported by a timer instance.
3218:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3219:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCR6         CCR6          LL_TIM_OC_SetCompareCH6
3220:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3221:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3222:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3223:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3224:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
3225:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3226:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR6, CompareValue);
3227:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3228:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3229:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3230:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR1) set for  output channel 1.
3231:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
3232:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3233:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3234:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
3235:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
3236:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3237:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
3238:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3239:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3240:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3241:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
3242:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3243:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
3244:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3245:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3246:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3247:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR2) set for  output channel 2.
3248:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
3249:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3250:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3251:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
3252:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
3253:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3254:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_GetCompareCH2
3255:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3256:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3257:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3258:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)
3259:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3260:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
3261:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3262:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3263:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3264:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR3) set for  output channel 3.
3265:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
3266:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3267:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3268:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
3269:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       output channel 3 is supported by a timer instance.
3270:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3271:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_GetCompareCH3
3272:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3273:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3274:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3275:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)
3276:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3277:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
3278:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3279:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3280:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3281:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR4) set for  output channel 4.
3282:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
3283:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3284:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3285:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
3286:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
3287:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3288:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_GetCompareCH4
3289:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3290:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3291:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3292:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)
3293:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3294:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
3295:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3296:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3297:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3298:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR5) set for  output channel 5.
3299:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not
3300:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       output channel 5 is supported by a timer instance.
3301:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3302:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_GetCompareCH5
3303:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3304:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3305:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3306:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH5(TIM_TypeDef *TIMx)
3307:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3308:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CCR5, TIM_CCR5_CCR5));
3309:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3310:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3311:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3312:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR6) set for  output channel 6.
3313:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not
3314:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       output channel 6 is supported by a timer instance.
3315:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3316:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCR6         CCR6          LL_TIM_OC_GetCompareCH6
3317:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3318:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3319:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3320:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH6(TIM_TypeDef *TIMx)
3321:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3322:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR6));
3323:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3324:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3325:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3326:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Select on which reference signal the OC5REF is combined to.
3327:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COMBINED3PHASEPWM_INSTANCE(TIMx) can be used to check
3328:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the combined 3-phase PWM mode.
3329:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCR5         GC5C3          LL_TIM_SetCH5CombinedChannels\n
3330:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCR5         GC5C2          LL_TIM_SetCH5CombinedChannels\n
3331:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCR5         GC5C1          LL_TIM_SetCH5CombinedChannels
3332:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3333:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  GroupCH5 This parameter can be a combination of the following values:
3334:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_NONE
3335:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC1REFC
3336:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC2REFC
3337:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC3REFC
3338:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3339:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3340:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCH5CombinedChannels(TIM_TypeDef *TIMx, uint32_t GroupCH5)
3341:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3342:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCR5, (TIM_CCR5_GC5C3 | TIM_CCR5_GC5C2 | TIM_CCR5_GC5C1), GroupCH5);
3343:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3344:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3345:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3346:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the pulse on compare pulse width prescaler.
3347:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_PULSEONCOMPARE_INSTANCE(TIMx) can be used to check
3348:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not the pulse on compare feature is supported by the timer
3349:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       instance.
3350:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          PWPRSC           LL_TIM_OC_SetPulseWidthPrescaler
3351:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3352:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  PulseWidthPrescaler This parameter can be one of the following values:
3353:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X1
3354:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X2
3355:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X4
3356:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X8
3357:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X16
3358:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X32
3359:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X64
3360:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X128
3361:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3362:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3363:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetPulseWidthPrescaler(TIM_TypeDef *TIMx, uint32_t PulseWidthPrescal
3364:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3365:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->ECR, TIM_ECR_PWPRSC, PulseWidthPrescaler);
3366:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3367:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3368:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3369:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get the pulse on compare pulse width prescaler.
3370:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_PULSEONCOMPARE_INSTANCE(TIMx) can be used to check
3371:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not the pulse on compare feature is supported by the timer
3372:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       instance.
3373:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          PWPRSC           LL_TIM_OC_GetPulseWidthPrescaler
3374:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3375:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3376:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X1
3377:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X2
3378:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X4
3379:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X8
3380:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X16
3381:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X32
3382:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X64
3383:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X128
3384:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3385:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetPulseWidthPrescaler(TIM_TypeDef *TIMx)
3386:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3387:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->ECR, TIM_ECR_PWPRSC));
3388:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3389:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3390:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3391:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the pulse on compare pulse width duration.
3392:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_PULSEONCOMPARE_INSTANCE(TIMx) can be used to check
3393:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not the pulse on compare feature is supported by the timer
3394:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       instance.
3395:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          PW           LL_TIM_OC_SetPulseWidth
3396:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3397:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  PulseWidth This parameter can be between Min_Data=0 and Max_Data=255
3398:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3399:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3400:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetPulseWidth(TIM_TypeDef *TIMx, uint32_t PulseWidth)
3401:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3402:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->ECR, TIM_ECR_PW, PulseWidth);
3403:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3404:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3405:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3406:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get the pulse on compare pulse width duration.
3407:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_PULSEONCOMPARE_INSTANCE(TIMx) can be used to check
3408:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not the pulse on compare feature is supported by the timer
3409:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       instance.
3410:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          PW           LL_TIM_OC_GetPulseWidth
3411:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3412:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be between Min_Data=0 and Max_Data=255:
3413:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3414:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetPulseWidth(TIM_TypeDef *TIMx)
3415:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3416:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->ECR, TIM_ECR_PW));
3417:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3418:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3419:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3420:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
3421:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3422:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3423:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Input_Channel Input channel configuration
3424:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
3425:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3426:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3427:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Configure input channel.
3428:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_Config\n
3429:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        IC1PSC        LL_TIM_IC_Config\n
3430:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        IC1F          LL_TIM_IC_Config\n
3431:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_Config\n
3432:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_Config\n
3433:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_Config\n
3434:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_Config\n
3435:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_Config\n
3436:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_Config\n
3437:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_Config\n
3438:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_Config\n
3439:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_Config\n
3440:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_IC_Config\n
3441:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_Config\n
3442:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_Config\n
3443:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_Config\n
3444:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_Config\n
3445:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_Config\n
3446:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_Config\n
3447:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_Config
3448:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3449:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3450:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3451:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3452:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3453:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3454:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
3455:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_
3456:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8
3457:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8
3458:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING or @ref LL_TIM_I
3459:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3460:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3461:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
3462:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3463:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3464:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3465:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChanne
3466:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****              ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))  << SH
3467:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
3468:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****              (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]);
3469:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3470:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3471:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3472:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the active input.
3473:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_SetActiveInput\n
3474:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_SetActiveInput\n
3475:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_SetActiveInput\n
3476:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_SetActiveInput
3477:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3478:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3479:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3480:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3481:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3482:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3483:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  ICActiveInput This parameter can be one of the following values:
3484:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
3485:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
3486:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
3487:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3488:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3489:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiv
3490:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3491:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3492:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3493:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT
3494:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3495:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3496:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3497:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get the current active input.
3498:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_GetActiveInput\n
3499:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_GetActiveInput\n
3500:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_GetActiveInput\n
3501:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_GetActiveInput
3502:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3503:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3504:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3505:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3506:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3507:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3508:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3509:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
3510:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
3511:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
3512:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3513:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)
3514:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3515:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3516:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
3517:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
3518:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3519:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3520:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3521:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the prescaler of input channel.
3522:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_SetPrescaler\n
3523:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_SetPrescaler\n
3524:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_SetPrescaler\n
3525:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_SetPrescaler
3526:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3527:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3528:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3529:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3530:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3531:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3532:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  ICPrescaler This parameter can be one of the following values:
3533:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
3534:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
3535:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
3536:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
3537:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3538:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3539:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescal
3540:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3541:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3542:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3543:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT
3544:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3545:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3546:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3547:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get the current prescaler value acting on an  input channel.
3548:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_GetPrescaler\n
3549:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_GetPrescaler\n
3550:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_GetPrescaler\n
3551:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_GetPrescaler
3552:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3553:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3554:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3555:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3556:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3557:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3558:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3559:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
3560:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
3561:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
3562:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
3563:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3564:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)
3565:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3566:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3567:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
3568:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iCha
3569:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3570:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3571:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3572:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the input filter duration.
3573:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_SetFilter\n
3574:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_SetFilter\n
3575:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_SetFilter\n
3576:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_SetFilter
3577:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3578:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3579:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3580:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3581:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3582:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3583:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  ICFilter This parameter can be one of the following values:
3584:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
3585:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
3586:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
3587:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
3588:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
3589:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
3590:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
3591:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
3592:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
3593:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
3594:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
3595:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
3596:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
3597:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
3598:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
3599:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
3600:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3601:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3602:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
3603:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3604:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3605:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3606:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_
3607:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3608:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3609:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3610:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get the input filter duration.
3611:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_GetFilter\n
3612:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_GetFilter\n
3613:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_GetFilter\n
3614:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_GetFilter
3615:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3616:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3617:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3618:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3619:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3620:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3621:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3622:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
3623:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
3624:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
3625:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
3626:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
3627:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
3628:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
3629:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
3630:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
3631:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
3632:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
3633:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
3634:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
3635:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
3636:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
3637:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
3638:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3639:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)
3640:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3641:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3642:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
3643:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
3644:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3645:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3646:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3647:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the input channel polarity.
3648:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_SetPolarity\n
3649:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_SetPolarity\n
3650:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_SetPolarity\n
3651:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_SetPolarity\n
3652:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_SetPolarity\n
3653:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_SetPolarity\n
3654:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_SetPolarity\n
3655:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_SetPolarity
3656:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3657:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3658:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3659:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3660:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3661:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3662:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  ICPolarity This parameter can be one of the following values:
3663:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
3664:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
3665:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
3666:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3667:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3668:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity
3669:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3670:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3671:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
3672:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****              ICPolarity << SHIFT_TAB_CCxP[iChannel]);
3673:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3674:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3675:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3676:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get the current input channel polarity.
3677:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_GetPolarity\n
3678:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_GetPolarity\n
3679:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_GetPolarity\n
3680:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_GetPolarity\n
3681:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_GetPolarity\n
3682:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_GetPolarity\n
3683:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_GetPolarity\n
3684:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_GetPolarity
3685:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3686:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3687:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3688:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3689:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3690:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3691:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3692:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
3693:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
3694:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
3695:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3696:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
3697:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3698:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3699:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >>
3700:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****           SHIFT_TAB_CCxP[iChannel]);
3701:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3702:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3703:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3704:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Connect the TIMx_CH1, CH2 and CH3 pins  to the TI1 input (XOR combination).
3705:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3706:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides an XOR input.
3707:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_EnableXORCombination
3708:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3709:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3710:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3711:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)
3712:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3713:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_TI1S);
3714:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3715:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3716:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3717:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disconnect the TIMx_CH1, CH2 and CH3 pins  from the TI1 input.
3718:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3719:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides an XOR input.
3720:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_DisableXORCombination
3721:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3722:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3723:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3724:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)
3725:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3726:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S);
3727:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3728:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3729:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3730:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.
3731:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3732:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * a timer instance provides an XOR input.
3733:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_IsEnabledXORCombination
3734:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3735:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3736:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3737:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)
3738:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3739:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S)) ? 1UL : 0UL);
3740:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3741:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3742:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3743:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get captured value for input channel 1.
3744:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3745:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3746:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3747:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
3748:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       input channel 1 is supported by a timer instance.
3749:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3750:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_IC_GetCaptureCH1
3751:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3752:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3753:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3754:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)
3755:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3756:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
3757:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3758:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3759:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3760:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get captured value for input channel 2.
3761:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3762:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3763:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3764:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
3765:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       input channel 2 is supported by a timer instance.
3766:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3767:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_IC_GetCaptureCH2
3768:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3769:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3770:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3771:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)
3772:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3773:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
3774:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3775:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3776:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3777:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get captured value for input channel 3.
3778:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3779:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3780:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3781:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
3782:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       input channel 3 is supported by a timer instance.
3783:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3784:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_IC_GetCaptureCH3
3785:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3786:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3787:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3788:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)
3789:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3790:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
3791:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3792:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3793:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3794:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get captured value for input channel 4.
3795:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3796:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3797:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3798:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
3799:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       input channel 4 is supported by a timer instance.
3800:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3801:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_IC_GetCaptureCH4
3802:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3803:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3804:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3805:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)
3806:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3807:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
3808:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3809:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3810:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3811:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
3812:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3813:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3814:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection
3815:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
3816:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3817:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3818:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable external clock mode 2.
3819:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ET
3820:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3821:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3822:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_EnableExternalClock
3823:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3824:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3825:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3826:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)
3827:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3828:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_ECE);
3829:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3830:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3831:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3832:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable external clock mode 2.
3833:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3834:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3835:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock
3836:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3837:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3838:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3839:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
3840:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3841:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
3842:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3843:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3844:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3845:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether external clock mode 2 is enabled.
3846:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3847:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3848:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_IsEnabledExternalClock
3849:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3850:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3851:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3852:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)
3853:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3854:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE)) ? 1UL : 0UL);
3855:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3856:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3857:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3858:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the clock source of the counter clock.
3859:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note when selected clock source is external clock mode 1, the timer input
3860:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput()
3861:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       function. This timer input must be configured by calling
3862:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       the @ref LL_TIM_IC_Config() function.
3863:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check
3864:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode1.
3865:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3866:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3867:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetClockSource\n
3868:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         SMCR         ECE           LL_TIM_SetClockSource
3869:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3870:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  ClockSource This parameter can be one of the following values:
3871:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL
3872:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
3873:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
3874:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3875:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3876:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
3877:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3878:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
3879:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3880:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3881:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3882:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the encoder interface mode.
3883:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check
3884:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the encoder mode.
3885:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetEncoderMode
3886:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3887:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  EncoderMode This parameter can be one of the following values:
3888:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI1
3889:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
3890:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
3891:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X2
3892:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X1
3893:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X2
3894:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X1_TI12
3895:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X1_TI1
3896:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X1_TI2
3897:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3898:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3899:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
3900:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3901:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
3902:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3903:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3904:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3905:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
3906:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3907:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3908:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration
3909:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
3910:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3911:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3912:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the trigger output (TRGO) used for timer synchronization .
3913:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_MASTER_INSTANCE(TIMx) can be used to check
3914:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance can operate as a master timer.
3915:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          MMS           LL_TIM_SetTriggerOutput
3916:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3917:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TimerSynchronization This parameter can be one of the following values:
3918:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_RESET
3919:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_ENABLE
3920:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_UPDATE
3921:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_CC1IF
3922:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC1REF
3923:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC2REF
3924:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC3REF
3925:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC4REF
3926:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_ENCODERCLK
3927:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3928:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3929:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
3930:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3931:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
3932:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3933:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3934:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3935:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the trigger output 2 (TRGO2) used for ADC synchronization .
3936:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_TRGO2_INSTANCE(TIMx) can be used to check
3937:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance can be used for ADC synchronization.
3938:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          MMS2          LL_TIM_SetTriggerOutput2
3939:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer Instance
3940:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  ADCSynchronization This parameter can be one of the following values:
3941:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_RESET
3942:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_ENABLE
3943:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_UPDATE
3944:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_CC1F
3945:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC1
3946:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC2
3947:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC3
3948:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4
3949:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5
3950:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC6
3951:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISINGFALLING
3952:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC6_RISINGFALLING
3953:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_RISING
3954:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_FALLING
3955:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_RISING
3956:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_FALLING
3957:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3958:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3959:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerOutput2(TIM_TypeDef *TIMx, uint32_t ADCSynchronization)
3960:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3961:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
3962:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3963:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3964:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3965:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the synchronization mode of a slave timer.
3966:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3967:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3968:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetSlaveMode
3969:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3970:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  SlaveMode This parameter can be one of the following values:
3971:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_DISABLED
3972:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_RESET
3973:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_GATED
3974:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER
3975:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER
3976:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_COMBINED_GATEDRESET
3977:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
3978:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
3979:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
3980:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
3981:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
3982:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
3983:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
3984:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
3985:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the selects the trigger input to be used to synchronize the counter.
3986:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3987:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3988:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         TS            LL_TIM_SetTriggerInput
3989:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3990:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TriggerInput This parameter can be one of the following values:
3991:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR0
3992:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR1
3993:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR2
3994:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR3
3995:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1F_ED
3996:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1FP1
3997:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI2FP2
3998:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ETRF
3999:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR4
4000:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR5
4001:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR6
4002:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR7
4003:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR8
4004:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR9
4005:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR10
4006:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR11
4007:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4008:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4009:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
4010:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4011:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
4012:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4013:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4014:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4015:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable the Master/Slave mode.
4016:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
4017:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
4018:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_EnableMasterSlaveMode
4019:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4020:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4021:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4022:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)
4023:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4024:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_MSM);
4025:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4026:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4027:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4028:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable the Master/Slave mode.
4029:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
4030:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
4031:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
4032:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4033:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4034:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4035:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
4036:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4037:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
4038:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4039:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4040:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4041:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief Indicates whether the Master/Slave mode is enabled.
4042:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
4043:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * a timer instance can operate as a slave timer.
4044:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_IsEnabledMasterSlaveMode
4045:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4046:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4047:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4048:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(TIM_TypeDef *TIMx)
4049:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4050:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM)) ? 1UL : 0UL);
4051:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4052:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4053:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4054:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Configure the external trigger (ETR) input.
4055:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ETR_INSTANCE(TIMx) can be used to check whether or not
4056:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides an external trigger input.
4057:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         ETP           LL_TIM_ConfigETR\n
4058:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         SMCR         ETPS          LL_TIM_ConfigETR\n
4059:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         SMCR         ETF           LL_TIM_ConfigETR
4060:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4061:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  ETRPolarity This parameter can be one of the following values:
4062:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_NONINVERTED
4063:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_INVERTED
4064:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  ETRPrescaler This parameter can be one of the following values:
4065:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV1
4066:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV2
4067:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV4
4068:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV8
4069:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  ETRFilter This parameter can be one of the following values:
4070:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1
4071:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N2
4072:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N4
4073:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N8
4074:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N6
4075:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N8
4076:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N6
4077:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N8
4078:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N6
4079:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N8
4080:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N5
4081:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N6
4082:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N8
4083:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N5
4084:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N6
4085:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8
4086:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4087:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4088:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescale
4089:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       uint32_t ETRFilter)
4090:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4091:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | 
4092:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4093:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4094:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4095:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Select the external trigger (ETR) input source.
4096:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ETRSEL_INSTANCE(TIMx) can be used to check whether or
4097:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       not a timer instance supports ETR source selection.
4098:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll AF1          ETRSEL        LL_TIM_SetETRSource
4099:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4100:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  ETRSource This parameter can be one of the following values:
4101:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
4102:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM1: any combination of ETR_RMP where
4103:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
4104:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_GPIO
4105:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP1
4106:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP2
4107:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP3
4108:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP4
4109:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP5       (*)
4110:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP6       (*)
4111:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP7       (*)
4112:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC1_AWD1
4113:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC1_AWD2
4114:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC1_AWD3
4115:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC4_AWD1   (*)
4116:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC4_AWD2   (*)
4117:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC4_AWD3   (*)
4118:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
4119:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM2: any combination of ETR_RMP where
4120:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
4121:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_GPIO
4122:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP1
4123:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP2
4124:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP3
4125:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP4
4126:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP5       (*)
4127:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP6       (*)
4128:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP7       (*)
4129:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_TIM3_ETR
4130:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_TIM4_ETR
4131:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_TIM5_ETR    (*)
4132:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_LSE
4133:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
4134:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM3: any combination of ETR_RMP where
4135:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
4136:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_GPIO
4137:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP1
4138:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP2
4139:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP3
4140:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP4
4141:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP5       (*)
4142:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP6       (*)
4143:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP7       (*)
4144:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_TIM2_ETR
4145:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_TIM4_ETR
4146:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_ADC2_AWD1
4147:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_ADC2_AWD2
4148:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_ADC2_AWD3
4149:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
4150:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM4: any combination of ETR_RMP where
4151:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
4152:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_GPIO
4153:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP1
4154:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP2
4155:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP3
4156:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP4
4157:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP5       (*)
4158:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP6       (*)
4159:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP7       (*)
4160:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_TIM3_ETR
4161:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_TIM5_ETR    (*)
4162:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
4163:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM5: any combination of ETR_RMP where       (**)
4164:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
4165:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_GPIO        (*)
4166:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP1       (*)
4167:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP2       (*)
4168:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP3       (*)
4169:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP4       (*)
4170:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP5       (*)
4171:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP6       (*)
4172:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP7       (*)
4173:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_TIM2_ETR    (*)
4174:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_TIM3_ETR    (*)
4175:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
4176:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM8: any combination of ETR_RMP where
4177:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
4178:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            . . ETR_RMP can be one of the following values
4179:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_GPIO
4180:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP1
4181:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP2
4182:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP3
4183:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP4
4184:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP5       (*)
4185:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP6       (*)
4186:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP7       (*)
4187:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC2_AWD1
4188:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC2_AWD2
4189:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC2_AWD3
4190:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC3_AWD1   (*)
4191:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC3_AWD2   (*)
4192:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC3_AWD3   (*)
4193:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
4194:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM20: any combination of ETR_RMP where       (**)
4195:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
4196:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            . . ETR_RMP can be one of the following values
4197:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_GPIO       (*)
4198:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP1      (*)
4199:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP2      (*)
4200:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP3      (*)
4201:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP4      (*)
4202:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP5      (*)
4203:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP6      (*)
4204:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP7      (*)
4205:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC3_AWD1  (*)
4206:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC3_AWD2  (*)
4207:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC3_AWD3  (*)
4208:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC5_AWD1  (*)
4209:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC5_AWD2  (*)
4210:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC5_AWD3  (*)
4211:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
4212:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         (*)  Value not defined in all devices. \n
4213:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         (**) Register not available in all devices.
4214:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4215:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4216:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetETRSource(TIM_TypeDef *TIMx, uint32_t ETRSource)
4217:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4218:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4219:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->AF1, TIMx_AF1_ETRSEL, ETRSource);
4220:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4221:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4222:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4223:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable SMS preload.
4224:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SMS_PRELOAD_INSTANCE(TIMx) can be used to check
4225:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the preload of SMS field in SMCR register.
4226:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMSPE           LL_TIM_EnableSMSPreload
4227:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4228:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4229:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4230:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableSMSPreload(TIM_TypeDef *TIMx)
4231:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4232:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_SMSPE);
4233:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4234:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4235:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4236:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable SMS preload.
4237:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SMS_PRELOAD_INSTANCE(TIMx) can be used to check
4238:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the preload of SMS field in SMCR register.
4239:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMSPE           LL_TIM_DisableSMSPreload
4240:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4241:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4242:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4243:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableSMSPreload(TIM_TypeDef *TIMx)
4244:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4245:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_SMSPE);
4246:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4247:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4248:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4249:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether  SMS preload is enabled.
4250:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SMS_PRELOAD_INSTANCE(TIMx) can be used to check
4251:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the preload of SMS field in SMCR register.
4252:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMSPE           LL_TIM_IsEnabledSMSPreload
4253:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4254:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4255:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4256:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledSMSPreload(TIM_TypeDef *TIMx)
4257:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4258:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_SMSPE) == (TIM_SMCR_SMSPE)) ? 1UL : 0UL);
4259:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4260:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4261:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4262:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the preload source of SMS.
4263:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SMS_PRELOAD_INSTANCE(TIMx) can be used to check
4264:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the preload of SMS field in SMCR register.
4265:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMSPS        LL_TIM_SetSMSPreloadSource\n
4266:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4267:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  PreloadSource This parameter can be one of the following values:
4268:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SMSPS_TIMUPDATE
4269:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SMSPS_INDEX
4270:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4271:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4272:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetSMSPreloadSource(TIM_TypeDef *TIMx, uint32_t PreloadSource)
4273:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4274:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMSPS, PreloadSource);
4275:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4276:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4277:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4278:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get the preload source of SMS.
4279:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SMS_PRELOAD_INSTANCE(TIMx) can be used to check
4280:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the preload of SMS field in SMCR register.
4281:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMSPS        LL_TIM_GetSMSPreloadSource\n
4282:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4283:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
4284:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SMSPS_TIMUPDATE
4285:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SMSPS_INDEX
4286:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4287:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetSMSPreloadSource(TIM_TypeDef *TIMx)
4288:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4289:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->SMCR, TIM_SMCR_SMSPS));
4290:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4291:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4292:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4293:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
4294:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4295:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4296:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Break_Function Break function configuration
4297:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
4298:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4299:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4300:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable the break function.
4301:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4302:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4303:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BKE           LL_TIM_EnableBRK
4304:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4305:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4306:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4307:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx)
4308:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4309:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BKE);
4310:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4311:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4312:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4313:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable the break function.
4314:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BKE           LL_TIM_DisableBRK
4315:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4316:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4317:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4318:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4319:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4320:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx)
4321:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4322:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKE);
4323:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4324:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4325:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4326:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Configure the break input.
4327:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4328:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4329:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Bidirectional mode is only supported by advanced timer instances.
4330:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       Macro IS_TIM_ADVANCED_INSTANCE(TIMx) can be used to check whether or not
4331:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance is an advanced-control timer.
4332:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note In bidirectional mode (BKBID bit set), the Break input is configured both
4333:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *        in input mode and in open drain output mode. Any active Break event will
4334:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *        assert a low logic level on the Break input to indicate an internal break
4335:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *        event to external devices.
4336:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note When bidirectional mode isn't supported, BreakAFMode must be set to
4337:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       LL_TIM_BREAK_AFMODE_INPUT.
4338:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BKP           LL_TIM_ConfigBRK\n
4339:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         BDTR         BKF           LL_TIM_ConfigBRK\n
4340:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         BDTR         BKBID         LL_TIM_ConfigBRK
4341:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4342:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  BreakPolarity This parameter can be one of the following values:
4343:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_POLARITY_LOW
4344:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_POLARITY_HIGH
4345:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  BreakFilter This parameter can be one of the following values:
4346:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1
4347:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N2
4348:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N4
4349:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N8
4350:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N6
4351:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N8
4352:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N6
4353:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N8
4354:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N6
4355:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N8
4356:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N5
4357:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N6
4358:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N8
4359:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N5
4360:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N6
4361:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N8
4362:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  BreakAFMode This parameter can be one of the following values:
4363:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_AFMODE_INPUT
4364:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_AFMODE_BIDIRECTIONAL
4365:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4366:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4367:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity, uint32_t BreakFilt
4368:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                       uint32_t BreakAFMode)
4369:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4370:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_BKP | TIM_BDTR_BKF | TIM_BDTR_BKBID, BreakPolarity | BreakFilter 
4371:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4372:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4373:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4374:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disarm the break input (when it operates in bidirectional mode).
4375:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note  The break input can be disarmed only when it is configured in
4376:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *        bidirectional mode and when when MOE is reset.
4377:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note  Purpose is to be able to have the input voltage back to high-state,
4378:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *        whatever the time constant on the output .
4379:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BKDSRM        LL_TIM_DisarmBRK
4380:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4381:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4382:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4383:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisarmBRK(TIM_TypeDef *TIMx)
4384:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4385:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BKDSRM);
4386:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4387:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4388:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4389:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Re-arm the break input (when it operates in bidirectional mode).
4390:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note  The Break input is automatically armed as soon as MOE bit is set.
4391:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BKDSRM        LL_TIM_ReArmBRK
4392:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4393:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4394:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4395:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ReArmBRK(TIM_TypeDef *TIMx)
4396:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4397:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKDSRM);
4398:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4399:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4400:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4401:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable the break 2 function.
4402:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
4403:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides a second break input.
4404:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BK2E          LL_TIM_EnableBRK2
4405:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4406:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4407:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4408:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBRK2(TIM_TypeDef *TIMx)
4409:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4410:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BK2E);
4411:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4412:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4413:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4414:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable the break  2 function.
4415:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
4416:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides a second break input.
4417:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BK2E          LL_TIM_DisableBRK2
4418:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4419:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4420:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4421:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBRK2(TIM_TypeDef *TIMx)
4422:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4423:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BK2E);
4424:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4425:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4426:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4427:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Configure the break 2 input.
4428:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
4429:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides a second break input.
4430:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Bidirectional mode is only supported by advanced timer instances.
4431:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       Macro IS_TIM_ADVANCED_INSTANCE(TIMx) can be used to check whether or not
4432:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance is an advanced-control timer.
4433:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note In bidirectional mode (BK2BID bit set), the Break 2 input is configured both
4434:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *        in input mode and in open drain output mode. Any active Break event will
4435:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *        assert a low logic level on the Break 2 input to indicate an internal break
4436:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *        event to external devices.
4437:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note When bidirectional mode isn't supported, Break2AFMode must be set to
4438:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       LL_TIM_BREAK2_AFMODE_INPUT.
4439:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BK2P          LL_TIM_ConfigBRK2\n
4440:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         BDTR         BK2F          LL_TIM_ConfigBRK2\n
4441:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         BDTR         BK2BID        LL_TIM_ConfigBRK2
4442:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4443:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Break2Polarity This parameter can be one of the following values:
4444:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_POLARITY_LOW
4445:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_POLARITY_HIGH
4446:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Break2Filter This parameter can be one of the following values:
4447:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1
4448:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N2
4449:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N4
4450:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N8
4451:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N6
4452:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N8
4453:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N6
4454:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N8
4455:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N6
4456:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N8
4457:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N5
4458:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N6
4459:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N8
4460:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N5
4461:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N6
4462:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N8
4463:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Break2AFMode This parameter can be one of the following values:
4464:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_AFMODE_INPUT
4465:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL
4466:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4467:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4468:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigBRK2(TIM_TypeDef *TIMx, uint32_t Break2Polarity, uint32_t Break2F
4469:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                        uint32_t Break2AFMode)
4470:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4471:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_BK2P | TIM_BDTR_BK2F | TIM_BDTR_BK2BID, Break2Polarity | Break2Fi
4472:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4473:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4474:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4475:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disarm the break 2 input (when it operates in bidirectional mode).
4476:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note  The break 2 input can be disarmed only when it is configured in
4477:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *        bidirectional mode and when when MOE is reset.
4478:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note  Purpose is to be able to have the input voltage back to high-state,
4479:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *        whatever the time constant on the output.
4480:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BK2DSRM       LL_TIM_DisarmBRK2
4481:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4482:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4483:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4484:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisarmBRK2(TIM_TypeDef *TIMx)
4485:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4486:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BK2DSRM);
4487:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4488:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4489:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4490:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Re-arm the break 2 input (when it operates in bidirectional mode).
4491:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note  The Break 2 input is automatically armed as soon as MOE bit is set.
4492:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BK2DSRM       LL_TIM_ReArmBRK2
4493:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4494:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4495:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4496:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ReArmBRK2(TIM_TypeDef *TIMx)
4497:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4498:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BK2DSRM);
4499:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4500:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4501:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4502:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Select the outputs off state (enabled v.s. disabled) in Idle and Run modes.
4503:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4504:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4505:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         OSSI          LL_TIM_SetOffStates\n
4506:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         BDTR         OSSR          LL_TIM_SetOffStates
4507:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4508:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  OffStateIdle This parameter can be one of the following values:
4509:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSI_DISABLE
4510:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSI_ENABLE
4511:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  OffStateRun This parameter can be one of the following values:
4512:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSR_DISABLE
4513:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSR_ENABLE
4514:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4515:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4516:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStat
4517:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4518:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_OSSI | TIM_BDTR_OSSR, OffStateIdle | OffStateRun);
4519:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4520:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4521:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4522:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable automatic output (MOE can be set by software or automatically when a break input
4523:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4524:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4525:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_EnableAutomaticOutput
4526:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4527:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4528:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4529:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx)
4530:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4531:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_AOE);
4532:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4533:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4534:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4535:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable automatic output (MOE can be set only by software).
4536:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4537:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4538:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_DisableAutomaticOutput
4539:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4540:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4541:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4542:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx)
4543:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4544:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_AOE);
4545:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4546:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4547:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4548:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether automatic output is enabled.
4549:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4550:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4551:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_IsEnabledAutomaticOutput
4552:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4553:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4554:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4555:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(TIM_TypeDef *TIMx)
4556:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4557:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->BDTR, TIM_BDTR_AOE) == (TIM_BDTR_AOE)) ? 1UL : 0UL);
4558:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4559:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4560:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4561:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable the outputs (set the MOE bit in TIMx_BDTR register).
4562:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
4563:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       software and is reset in case of break or break2 event
4564:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4565:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4566:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
4567:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4568:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4569:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4570:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
4571:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4572:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
4573:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4574:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4575:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4576:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable the outputs (reset the MOE bit in TIMx_BDTR register).
4577:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
4578:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       software and is reset in case of break or break2 event.
4579:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4580:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4581:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_DisableAllOutputs
4582:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4583:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4584:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4585:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)
4586:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4587:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
4588:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4589:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4590:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4591:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether outputs are enabled.
4592:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4593:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4594:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_IsEnabledAllOutputs
4595:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4596:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4597:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4598:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(TIM_TypeDef *TIMx)
4599:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4600:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE)) ? 1UL : 0UL);
4601:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4602:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4603:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4604:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable the signals connected to the designated timer break input.
4605:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
4606:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       or not a timer instance allows for break input selection.
4607:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll AF1          BKINE         LL_TIM_EnableBreakInputSource\n
4608:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP1E       LL_TIM_EnableBreakInputSource\n
4609:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP2E       LL_TIM_EnableBreakInputSource\n
4610:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP3E       LL_TIM_EnableBreakInputSource\n
4611:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP4E       LL_TIM_EnableBreakInputSource\n
4612:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP5E       LL_TIM_EnableBreakInputSource\n
4613:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP6E       LL_TIM_EnableBreakInputSource\n
4614:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP7E       LL_TIM_EnableBreakInputSource\n
4615:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BK2NE         LL_TIM_EnableBreakInputSource\n
4616:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP1E      LL_TIM_EnableBreakInputSource\n
4617:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP2E      LL_TIM_EnableBreakInputSource\n
4618:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP3E      LL_TIM_EnableBreakInputSource\n
4619:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP4E      LL_TIM_EnableBreakInputSource\n
4620:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP5E      LL_TIM_EnableBreakInputSource\n
4621:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP6E      LL_TIM_EnableBreakInputSource\n
4622:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP7E      LL_TIM_EnableBreakInputSource
4623:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4624:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  BreakInput This parameter can be one of the following values:
4625:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
4626:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
4627:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Source This parameter can be one of the following values:
4628:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
4629:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
4630:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
4631:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP3
4632:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP4
4633:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP5 (*)
4634:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP6 (*)
4635:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP7 (*)
4636:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
4637:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         (*)  Value not defined in all devices.
4638:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4639:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4640:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t
4641:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4642:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput))
4643:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(*pReg, Source);
4644:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4645:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4646:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4647:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable the signals connected to the designated timer break input.
4648:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
4649:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       or not a timer instance allows for break input selection.
4650:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll AF1          BKINE         LL_TIM_DisableBreakInputSource\n
4651:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP1E       LL_TIM_DisableBreakInputSource\n
4652:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP2E       LL_TIM_DisableBreakInputSource\n
4653:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP3E       LL_TIM_DisableBreakInputSource\n
4654:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP4E       LL_TIM_DisableBreakInputSource\n
4655:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP5E       LL_TIM_DisableBreakInputSource\n
4656:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP6E       LL_TIM_DisableBreakInputSource\n
4657:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP7E       LL_TIM_DisableBreakInputSource\n
4658:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BKINE         LL_TIM_DisableBreakInputSource\n
4659:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP1E       LL_TIM_DisableBreakInputSource\n
4660:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP2E       LL_TIM_DisableBreakInputSource\n
4661:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP3E       LL_TIM_DisableBreakInputSource\n
4662:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP4E       LL_TIM_DisableBreakInputSource\n
4663:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP5E       LL_TIM_DisableBreakInputSource\n
4664:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP6E       LL_TIM_DisableBreakInputSource\n
4665:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP7E       LL_TIM_DisableBreakInputSource
4666:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4667:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  BreakInput This parameter can be one of the following values:
4668:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
4669:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
4670:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Source This parameter can be one of the following values:
4671:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
4672:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
4673:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
4674:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP3
4675:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP4
4676:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP5 (*)
4677:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP6 (*)
4678:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP7 (*)
4679:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
4680:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         (*)  Value not defined in all devices.
4681:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4682:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4683:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_
4684:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4685:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput))
4686:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(*pReg, Source);
4687:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4688:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4689:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4690:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the polarity of the break signal for the timer break input.
4691:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
4692:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       or not a timer instance allows for break input selection.
4693:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll AF1          BKINP         LL_TIM_SetBreakInputSourcePolarity\n
4694:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP1P       LL_TIM_SetBreakInputSourcePolarity\n
4695:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP2P       LL_TIM_SetBreakInputSourcePolarity\n
4696:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP3P       LL_TIM_SetBreakInputSourcePolarity\n
4697:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP4P       LL_TIM_SetBreakInputSourcePolarity\n
4698:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BK2INP        LL_TIM_SetBreakInputSourcePolarity\n
4699:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP1P      LL_TIM_SetBreakInputSourcePolarity\n
4700:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP2P      LL_TIM_SetBreakInputSourcePolarity\n
4701:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP3P      LL_TIM_SetBreakInputSourcePolarity\n
4702:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP4P      LL_TIM_SetBreakInputSourcePolarity
4703:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4704:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  BreakInput This parameter can be one of the following values:
4705:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
4706:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
4707:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Source This parameter can be one of the following values:
4708:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
4709:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
4710:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
4711:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP3
4712:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP4
4713:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Polarity This parameter can be one of the following values:
4714:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_POLARITY_LOW
4715:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_POLARITY_HIGH
4716:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4717:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4718:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetBreakInputSourcePolarity(TIM_TypeDef *TIMx, uint32_t BreakInput, uin
4719:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****                                                         uint32_t Polarity)
4720:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4721:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput))
4722:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, (TIMx_AF1_BKINP << TIM_POSITION_BRK_SOURCE), (Polarity << TIM_POSITION_BRK_SOUR
4723:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4724:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4725:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable asymmetrical deadtime.
4726:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_DEADTIME_ASYMMETRICAL_INSTANCE(TIMx) can be used to check whether or n
4727:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides asymmetrical deadtime.
4728:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTAE          LL_TIM_EnableAsymmetricalDeadTime
4729:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4730:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4731:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4732:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableAsymmetricalDeadTime(TIM_TypeDef *TIMx)
4733:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4734:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DTR2, TIM_DTR2_DTAE);
4735:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4736:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4737:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4738:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable asymmetrical dead-time.
4739:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_DEADTIME_ASYMMETRICAL_INSTANCE(TIMx) can be used to check whether or n
4740:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides asymmetrical deadtime.
4741:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTAE          LL_TIM_DisableAsymmetricalDeadTime
4742:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4743:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4744:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4745:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableAsymmetricalDeadTime(TIM_TypeDef *TIMx)
4746:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4747:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DTR2, TIM_DTR2_DTAE);
4748:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4749:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4750:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4751:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether asymmetrical deadtime is activated.
4752:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_DEADTIME_ASYMMETRICAL_INSTANCE(TIMx) can be used to check whether or not
4753:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides asymmetrical deadtime.
4754:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTAE          LL_TIM_IsEnabledAsymmetricalDeadTime
4755:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4756:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4757:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4758:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledAsymmetricalDeadTime(TIM_TypeDef *TIMx)
4759:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4760:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DTR2, TIM_DTR2_DTAE) == (TIM_DTR2_DTAE)) ? 1UL : 0UL);
4761:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4762:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4763:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4764:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the falling egde dead-time delay (delay inserted between the falling edge of the OC
4765:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_DEADTIME_ASYMMETRICAL_INSTANCE(TIMx) can be used to check whether or not
4766:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       asymmetrical dead-time insertion feature is supported by a timer instance.
4767:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter
4768:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed
4769:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       (LOCK bits in TIMx_BDTR register).
4770:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2         DTGF           LL_TIM_SetFallingDeadTime
4771:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4772:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  DeadTime between Min_Data=0 and Max_Data=255
4773:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4774:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4775:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetFallingDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)
4776:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4777:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->DTR2, TIM_DTR2_DTGF, DeadTime);
4778:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4779:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4780:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4781:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get the falling egde dead-time delay (delay inserted between the falling edge of the OC
4782:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_DEADTIME_ASYMMETRICAL_INSTANCE(TIMx) can be used to check whether or not
4783:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       asymmetrical dead-time insertion feature is supported by a timer instance.
4784:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed
4785:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       (LOCK bits in TIMx_BDTR register).
4786:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTGF           LL_TIM_GetFallingDeadTime
4787:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4788:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be between Min_Data=0 and Max_Data=255:
4789:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4790:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetFallingDeadTime(TIM_TypeDef *TIMx)
4791:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4792:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->DTR2, TIM_DTR2_DTGF));
4793:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4794:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4795:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4796:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable deadtime preload.
4797:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4798:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides deadtime preload.
4799:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTPE          LL_TIM_EnableDeadTimePreload
4800:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4801:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4802:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4803:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDeadTimePreload(TIM_TypeDef *TIMx)
4804:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4805:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DTR2, TIM_DTR2_DTPE);
4806:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4807:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4808:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4809:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable dead-time preload.
4810:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4811:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides deadtime preload.
4812:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTPE          LL_TIM_DisableDeadTimePreload
4813:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4814:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4815:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4816:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDeadTimePreload(TIM_TypeDef *TIMx)
4817:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4818:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DTR2, TIM_DTR2_DTPE);
4819:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4820:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4821:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4822:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether deadtime preload is activated.
4823:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4824:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides deadtime preload.
4825:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTPE          LL_TIM_IsEnabledDeadTimePreload
4826:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4827:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4828:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4829:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDeadTimePreload(TIM_TypeDef *TIMx)
4830:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4831:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DTR2, TIM_DTR2_DTPE) == (TIM_DTR2_DTPE)) ? 1UL : 0UL);
4832:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4833:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4834:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4835:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
4836:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4837:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4838:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_DMA_Burst_Mode DMA burst mode configuration
4839:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
4840:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4841:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4842:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Configures the timer DMA burst feature.
4843:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_DMABURST_INSTANCE(TIMx) can be used to check whether or
4844:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       not a timer instance supports the DMA burst mode.
4845:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DCR          DBL           LL_TIM_ConfigDMABurst\n
4846:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         DCR          DBA           LL_TIM_ConfigDMABurst
4847:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4848:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  DMABurstBaseAddress This parameter can be one of the following values:
4849:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR1
4850:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR2
4851:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_SMCR
4852:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_DIER
4853:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_SR
4854:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_EGR
4855:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR1
4856:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR2
4857:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCER
4858:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CNT
4859:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_PSC
4860:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_ARR
4861:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_RCR
4862:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR1
4863:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR2
4864:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR3
4865:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR4
4866:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_BDTR
4867:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR3
4868:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR5
4869:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR6
4870:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_DTR2
4871:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_ECR
4872:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_TISEL
4873:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_AF1
4874:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_AF2
4875:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_OR
4876:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  DMABurstLength This parameter can be one of the following values:
4877:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_1TRANSFER
4878:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_2TRANSFERS
4879:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_3TRANSFERS
4880:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_4TRANSFERS
4881:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_5TRANSFERS
4882:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_6TRANSFERS
4883:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_7TRANSFERS
4884:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_8TRANSFERS
4885:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_9TRANSFERS
4886:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_10TRANSFERS
4887:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_11TRANSFERS
4888:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_12TRANSFERS
4889:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_13TRANSFERS
4890:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_14TRANSFERS
4891:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_15TRANSFERS
4892:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_16TRANSFERS
4893:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_17TRANSFERS
4894:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_18TRANSFERS
4895:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_19TRANSFERS
4896:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_20TRANSFERS
4897:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_21TRANSFERS
4898:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_22TRANSFERS
4899:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_23TRANSFERS
4900:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_24TRANSFERS
4901:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_25TRANSFERS
4902:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_26TRANSFERS
4903:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4904:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4905:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_
4906:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4907:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->DCR, (TIM_DCR_DBL | TIM_DCR_DBA), (DMABurstBaseAddress | DMABurstLength));
4908:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4909:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4910:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4911:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
4912:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4913:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4914:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Encoder Encoder configuration
4915:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
4916:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4917:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4918:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4919:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable encoder index.
4920:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
4921:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4922:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll ECR         IE           LL_TIM_EnableEncoderIndex
4923:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4924:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4925:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4926:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableEncoderIndex(TIM_TypeDef *TIMx)
4927:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4928:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->ECR, TIM_ECR_IE);
4929:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4930:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4931:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4932:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable encoder index.
4933:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
4934:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4935:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll ECR         IE           LL_TIM_DisableEncoderIndex
4936:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4937:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4938:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4939:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableEncoderIndex(TIM_TypeDef *TIMx)
4940:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4941:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->ECR, TIM_ECR_IE);
4942:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4943:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4944:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4945:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether encoder index is enabled.
4946:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
4947:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4948:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll ECR         IE           LL_TIM_IsEnabledEncoderIndex
4949:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4950:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4951:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4952:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledEncoderIndex(TIM_TypeDef *TIMx)
4953:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4954:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->ECR, TIM_ECR_IE) == (TIM_ECR_IE)) ? 1U : 0U);
4955:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4956:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4957:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4958:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set index direction
4959:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
4960:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4961:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          IDIR           LL_TIM_SetIndexDirection
4962:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4963:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  IndexDirection This parameter can be one of the following values:
4964:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_UP_DOWN
4965:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_UP
4966:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_DOWN
4967:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4968:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4969:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetIndexDirection(TIM_TypeDef *TIMx, uint32_t IndexDirection)
4970:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4971:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->ECR, TIM_ECR_IDIR, IndexDirection);
4972:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4973:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4974:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4975:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get actual index direction
4976:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
4977:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4978:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          IDIR           LL_TIM_GetIndexDirection
4979:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4980:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
4981:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_UP_DOWN
4982:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_UP
4983:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_DOWN
4984:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4985:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetIndexDirection(TIM_TypeDef *TIMx)
4986:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
4987:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->ECR, TIM_ECR_IDIR));
4988:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
4989:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
4990:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
4991:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable first index.
4992:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
4993:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4994:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          FIDX          LL_TIM_EnableFirstIndex
4995:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4996:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
4997:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
4998:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableFirstIndex(TIM_TypeDef *TIMx)
4999:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5000:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->ECR, TIM_ECR_FIDX);
5001:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5002:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5003:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5004:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable first index.
5005:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
5006:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
5007:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          FIDX          LL_TIM_DisableFirstIndex
5008:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5009:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5010:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5011:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableFirstIndex(TIM_TypeDef *TIMx)
5012:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5013:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->ECR, TIM_ECR_FIDX);
5014:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5015:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5016:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5017:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether first index is enabled.
5018:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
5019:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
5020:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          FIDX          LL_TIM_IsEnabledFirstIndex
5021:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5022:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5023:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5024:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledFirstIndex(TIM_TypeDef *TIMx)
5025:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5026:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->ECR, TIM_ECR_FIDX) == (TIM_ECR_FIDX)) ? 1UL : 0UL);
5027:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5028:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5029:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5030:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set index positionning
5031:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
5032:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
5033:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          IPOS           LL_TIM_SetIndexPositionning
5034:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5035:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  IndexPositionning This parameter can be one of the following values:
5036:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN_DOWN
5037:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN_UP
5038:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP_DOWN
5039:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP_UP
5040:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN
5041:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP
5042:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5043:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5044:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetIndexPositionning(TIM_TypeDef *TIMx, uint32_t IndexPositionning)
5045:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5046:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->ECR, TIM_ECR_IPOS, IndexPositionning);
5047:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5048:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5049:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5050:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Get actual index positionning
5051:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
5052:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
5053:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          IPOS           LL_TIM_GetIndexPositionning
5054:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5055:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
5056:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN_DOWN
5057:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN_UP
5058:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP_DOWN
5059:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP_UP
5060:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN
5061:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP
5062:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5063:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetIndexPositionning(TIM_TypeDef *TIMx)
5064:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5065:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->ECR, TIM_ECR_IPOS));
5066:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5067:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5068:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5069:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Configure encoder index.
5070:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
5071:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
5072:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          IDIR          LL_TIM_ConfigIDX\n
5073:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         ECR          FIDX          LL_TIM_ConfigIDX\n
5074:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         ECR          IPOS          LL_TIM_ConfigIDX
5075:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5076:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
5077:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_UP or @ref LL_TIM_INDEX_DOWN or @ref LL_TIM_INDEX_UP_DOWN
5078:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_ALL or @ref LL_TIM_INDEX_FIRST_ONLY
5079:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN_DOWN or ... or @ref LL_TIM_INDEX_POSITION_UP
5080:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5081:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5082:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigIDX(TIM_TypeDef *TIMx, uint32_t Configuration)
5083:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5084:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->ECR, TIM_ECR_IDIR | TIM_ECR_FIDX | TIM_ECR_IPOS, Configuration);
5085:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5086:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5087:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5088:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
5089:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5090:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5091:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Inputs_Remapping Timer input remapping
5092:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
5093:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5094:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5095:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Remap TIM inputs (input channel, internal/external triggers).
5096:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_REMAP_INSTANCE(TIMx) can be used to check whether or not
5097:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a some timer inputs can be remapped.
5098:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll TIM1_TISEL    TI1SEL      LL_TIM_SetRemap\n
5099:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM2_TISEL    TI1SEL      LL_TIM_SetRemap\n
5100:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM2_TISEL    TI2SEL      LL_TIM_SetRemap\n
5101:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM2_TISEL    TI3SEL      LL_TIM_SetRemap\n
5102:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM2_TISEL    TI4SEL      LL_TIM_SetRemap\n
5103:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM3_TISEL    TI1SEL      LL_TIM_SetRemap\n
5104:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM3_TISEL    TI2SEL      LL_TIM_SetRemap\n
5105:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM3_TISEL    TI3SEL      LL_TIM_SetRemap\n
5106:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM4_TISEL    TI1SEL      LL_TIM_SetRemap\n
5107:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM4_TISEL    TI2SEL      LL_TIM_SetRemap\n
5108:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM4_TISEL    TI3SEL      LL_TIM_SetRemap\n
5109:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM4_TISEL    TI4SEL      LL_TIM_SetRemap\n
5110:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM5_TISEL    TI1SEL      LL_TIM_SetRemap\n
5111:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM5_TISEL    TI2SEL      LL_TIM_SetRemap\n
5112:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM8_TISEL    TI1SEL      LL_TIM_SetRemap\n
5113:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM15_TISEL   TI1SEL      LL_TIM_SetRemap\n
5114:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM15_TISEL   TI2SEL      LL_TIM_SetRemap\n
5115:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM16_TISEL   TI1SEL      LL_TIM_SetRemap\n
5116:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM17_TISEL   TI1SEL      LL_TIM_SetRemap\n
5117:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM20_TISEL   TI1SEL      LL_TIM_SetRemap
5118:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5119:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  Remap Remap param depends on the TIMx. Description available only
5120:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         in CHM version of the User Manual (not in .pdf).
5121:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         Otherwise see Reference Manual description of TISEL registers.
5122:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5123:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         Below description summarizes "Timer Instance" and "Remap" param combinations:
5124:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5125:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM1: one of the following values
5126:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5127:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_GPIO
5128:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_COMP1
5129:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_COMP2
5130:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_COMP3
5131:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_COMP4
5132:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5133:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM2: any combination of TI1_RMP, TI2_RMP, TI3_RMP and TI4_RMP where
5134:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5135:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
5136:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_GPIO
5137:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_COMP1
5138:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_COMP2
5139:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_COMP3
5140:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_COMP4
5141:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_COMP5 (*)
5142:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5143:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            . . TI2_RMP can be one of the following values
5144:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_GPIO
5145:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_COMP1
5146:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_COMP2
5147:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_COMP3
5148:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_COMP4
5149:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_COMP6 (*)
5150:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5151:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            . . TI3_RMP can be one of the following values
5152:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI3_RMP_GPIO
5153:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI3_RMP_COMP4
5154:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5155:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            . . TI4_RMP can be one of the following values
5156:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_GPIO
5157:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP1
5158:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP2
5159:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5160:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM3: any combination of TI1_RMP and TI2_RMP where
5161:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5162:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
5163:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_GPIO
5164:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP1
5165:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP2
5166:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP3
5167:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP4
5168:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP5 (*)
5169:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP6 (*)
5170:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP7 (*)
5171:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5172:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            . . TI2_RMP can be one of the following values
5173:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_GPIO
5174:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP1
5175:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP2
5176:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP3
5177:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP4
5178:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP5 (*)
5179:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP6 (*)
5180:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP7 (*)
5181:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5182:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            . . TI3_RMP can be one of the following values
5183:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI3_RMP_GPIO
5184:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI3_RMP_COMP3
5185:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5186:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM4: any combination of TI1_RMP, TI2_RMP, TI3_RMP and TI4_RMP where
5187:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5188:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
5189:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_GPIO
5190:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP1
5191:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP2
5192:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP3
5193:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP4
5194:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP5 (*)
5195:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP6 (*)
5196:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP7 (*)
5197:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5198:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            . . TI2_RMP can be one of the following values
5199:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_GPIO
5200:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP1
5201:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP2
5202:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP3
5203:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP4
5204:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP5 (*)
5205:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP6 (*)
5206:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP7 (*)
5207:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5208:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            . . TI3_RMP can be one of the following values
5209:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI3_RMP_GPIO
5210:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI3_RMP_COMP5 (*)
5211:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5212:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            . . TI4_RMP can be one of the following values
5213:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI4_RMP_GPIO
5214:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI4_RMP_COMP6 (*)
5215:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5216:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM5: any combination of TI1_RMP and TI2_RMP where (**)
5217:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5218:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
5219:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_GPIO   (*)
5220:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_LSI    (*)
5221:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_LSE    (*)
5222:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_RTC_WK (*)
5223:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP1  (*)
5224:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP2  (*)
5225:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP3  (*)
5226:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP4  (*)
5227:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP5  (*)
5228:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP6  (*)
5229:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP7  (*)
5230:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5231:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            . . TI2_RMP can be one of the following values
5232:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_GPIO  (*)
5233:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP1 (*)
5234:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP2 (*)
5235:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP3 (*)
5236:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP4 (*)
5237:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP5 (*)
5238:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP6 (*)
5239:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP7 (*)
5240:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5241:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM8: one of the following values
5242:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5243:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_GPIO
5244:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_COMP1
5245:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_COMP2
5246:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_COMP3
5247:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_COMP4
5248:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5249:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM15: any combination of TI1_RMP and TI2_RMP where
5250:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5251:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
5252:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_GPIO
5253:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_LSE
5254:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_COMP1
5255:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_COMP2
5256:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_COMP5 (*)
5257:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_COMP7 (*)
5258:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5259:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            . . TI2_RMP can be one of the following values
5260:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI2_RMP_GPIO
5261:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI2_RMP_COMP2
5262:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI2_RMP_COMP3
5263:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI2_RMP_COMP6 (*)
5264:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI2_RMP_COMP7 (*)
5265:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5266:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM16: one of the following values
5267:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5268:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_GPIO
5269:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_COMP6 (*)
5270:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_MCO
5271:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_HSE_32
5272:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_RTC_WK
5273:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_LSE
5274:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_LSI
5275:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5276:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM17: one of the following values
5277:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5278:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_GPIO
5279:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_COMP5 (*)
5280:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_MCO
5281:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_HSE_32
5282:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_RTC_WK
5283:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_LSE
5284:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_LSI
5285:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5286:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         TIM20: one of the following values (**)
5287:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5288:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_TI1_RMP_GPIO  (*)
5289:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_TI1_RMP_COMP1 (*)
5290:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_TI1_RMP_COMP2 (*)
5291:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_TI1_RMP_COMP3 (*)
5292:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_TI1_RMP_COMP4 (*)
5293:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5294:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         (*)  Value not defined in all devices. \n
5295:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         (**) Register not available in all devices.
5296:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5297:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5298:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5299:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5300:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap)
5301:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5302:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->TISEL, (TIM_TISEL_TI1SEL | TIM_TISEL_TI2SEL | TIM_TISEL_TI3SEL | TIM_TISEL_TI4SE
5303:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5304:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5305:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5306:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable request for HSE/32 clock used for TISEL remap.
5307:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Only TIM16 and TIM17 support HSE/32 remap
5308:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll OR         HSE32EN           LL_TIM_EnableHSE32
5309:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5310:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5311:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5312:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableHSE32(TIM_TypeDef *TIMx)
5313:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5314:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->OR, TIM_OR_HSE32EN);
5315:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5316:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5317:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5318:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable request for HSE/32 clock used for TISEL remap.
5319:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Only TIM16 and TIM17 support HSE/32 remap
5320:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll OR         HSE32EN           LL_TIM_DisableHSE32
5321:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5322:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5323:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5324:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableHSE32(TIM_TypeDef *TIMx)
5325:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5326:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->OR, TIM_OR_HSE32EN);
5327:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5328:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5329:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5330:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether request for HSE/32 clock is enabled.
5331:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Only TIM16 and TIM17 support HSE/32 remap
5332:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll OR         HSE32EN           LL_TIM_IsEnabledHSE32
5333:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5334:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5335:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5336:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledHSE32(TIM_TypeDef *TIMx)
5337:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5338:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->OR, TIM_OR_HSE32EN) == (TIM_OR_HSE32EN)) ? 1UL : 0UL);
5339:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5340:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5341:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
5342:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5343:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5344:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5345:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
5346:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5347:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5348:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_OCREF_Clear OCREF_Clear_Management
5349:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
5350:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5351:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5352:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Set the OCREF clear input source
5353:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note The OCxREF signal of a given channel can be cleared when a high level is applied on the O
5354:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes.
5355:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_OCCS_INSTANCE(TIMx) can be used to check whether
5356:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       or not a timer instance can configure OCREF clear input source.
5357:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR          OCCS                LL_TIM_SetOCRefClearInputSource
5358:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll AF2           OCRSEL              LL_TIM_SetOCRefClearInputSource
5359:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5360:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  OCRefClearInputSource This parameter can be one of the following values:
5361:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_ETR
5362:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP1
5363:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP2
5364:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP3
5365:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP4
5366:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP5 (*)
5367:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP6 (*)
5368:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP7 (*)
5369:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *
5370:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *         (*)  Value not defined in all devices. \n
5371:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5372:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5373:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOCRefClearInputSource(TIM_TypeDef *TIMx, uint32_t OCRefClearInputSou
5374:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5375:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_OCCS,
5376:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****              ((OCRefClearInputSource & OCREF_CLEAR_SELECT_Msk) >> OCREF_CLEAR_SELECT_Pos) << TIM_SM
5377:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->AF2, TIM1_AF2_OCRSEL, OCRefClearInputSource);
5378:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5379:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5380:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
5381:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5382:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5383:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_FLAG_Management FLAG-Management
5384:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
5385:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5386:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5387:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the update interrupt flag (UIF).
5388:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
5389:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5390:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5391:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5392:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
5393:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5394:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
5395:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5396:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5397:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5398:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether update interrupt flag (UIF) is set (update interrupt is pending).
5399:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
5400:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5401:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5402:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5403:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
5404:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5405:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
5406:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5407:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5408:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5409:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 1 interrupt flag (CC1F).
5410:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
5411:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5412:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5413:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5414:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
5415:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5416:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
5417:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5418:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5419:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5420:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 inte
5421:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
5422:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5423:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5424:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5425:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)
5426:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5427:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
5428:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5429:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5430:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5431:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 2 interrupt flag (CC2F).
5432:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
5433:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5434:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5435:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5436:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
5437:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5438:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
5439:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5440:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5441:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5442:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 inte
5443:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
5444:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5445:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5446:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5447:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(TIM_TypeDef *TIMx)
5448:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5449:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
5450:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5451:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5452:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5453:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 3 interrupt flag (CC3F).
5454:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
5455:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5456:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5457:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5458:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
5459:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5460:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
5461:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5462:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5463:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5464:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 inte
5465:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
5466:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5467:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5468:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5469:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(TIM_TypeDef *TIMx)
5470:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5471:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
5472:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5473:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5474:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5475:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 4 interrupt flag (CC4F).
5476:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
5477:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5478:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5479:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5480:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
5481:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5482:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
5483:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5484:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5485:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5486:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 inte
5487:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
5488:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5489:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5490:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5491:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(TIM_TypeDef *TIMx)
5492:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5493:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
5494:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5495:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5496:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5497:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 5 interrupt flag (CC5F).
5498:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC5IF         LL_TIM_ClearFlag_CC5
5499:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5500:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5501:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5502:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC5(TIM_TypeDef *TIMx)
5503:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5504:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC5IF));
5505:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5506:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5507:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5508:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 5 interrupt flag (CC5F) is set (Capture/Compare 5 inte
5509:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC5IF         LL_TIM_IsActiveFlag_CC5
5510:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5511:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5512:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5513:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC5(TIM_TypeDef *TIMx)
5514:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5515:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC5IF) == (TIM_SR_CC5IF)) ? 1UL : 0UL);
5516:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5517:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5518:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5519:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 6 interrupt flag (CC6F).
5520:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC6IF         LL_TIM_ClearFlag_CC6
5521:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5522:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5523:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5524:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC6(TIM_TypeDef *TIMx)
5525:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5526:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC6IF));
5527:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5528:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5529:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5530:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 6 interrupt flag (CC6F) is set (Capture/Compare 6 inte
5531:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC6IF         LL_TIM_IsActiveFlag_CC6
5532:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5533:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5534:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5535:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC6(TIM_TypeDef *TIMx)
5536:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5537:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC6IF) == (TIM_SR_CC6IF)) ? 1UL : 0UL);
5538:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5539:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5540:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5541:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the commutation interrupt flag (COMIF).
5542:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           COMIF         LL_TIM_ClearFlag_COM
5543:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5544:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5545:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5546:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_COM(TIM_TypeDef *TIMx)
5547:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5548:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_COMIF));
5549:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5550:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5551:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5552:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pe
5553:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           COMIF         LL_TIM_IsActiveFlag_COM
5554:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5555:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5556:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5557:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(TIM_TypeDef *TIMx)
5558:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5559:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_COMIF) == (TIM_SR_COMIF)) ? 1UL : 0UL);
5560:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5561:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5562:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5563:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the trigger interrupt flag (TIF).
5564:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           TIF           LL_TIM_ClearFlag_TRIG
5565:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5566:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5567:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5568:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_TRIG(TIM_TypeDef *TIMx)
5569:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5570:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_TIF));
5571:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5572:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5573:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5574:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending).
5575:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           TIF           LL_TIM_IsActiveFlag_TRIG
5576:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5577:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5578:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5579:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(TIM_TypeDef *TIMx)
5580:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5581:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_TIF) == (TIM_SR_TIF)) ? 1UL : 0UL);
5582:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5583:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5584:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5585:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the break interrupt flag (BIF).
5586:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           BIF           LL_TIM_ClearFlag_BRK
5587:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5588:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5589:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5590:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_BRK(TIM_TypeDef *TIMx)
5591:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5592:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
5593:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5594:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5595:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5596:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether break interrupt flag (BIF) is set (break interrupt is pending).
5597:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           BIF           LL_TIM_IsActiveFlag_BRK
5598:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5599:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5600:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5601:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
5602:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5603:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
5604:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5605:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5606:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5607:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the break 2 interrupt flag (B2IF).
5608:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           B2IF          LL_TIM_ClearFlag_BRK2
5609:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5610:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5611:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5612:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_BRK2(TIM_TypeDef *TIMx)
5613:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5614:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
5615:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5616:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5617:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5618:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether break 2 interrupt flag (B2IF) is set (break 2 interrupt is pending).
5619:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           B2IF          LL_TIM_IsActiveFlag_BRK2
5620:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5621:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5622:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5623:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(TIM_TypeDef *TIMx)
5624:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5625:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
5626:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5627:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5628:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5629:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF).
5630:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC1OF         LL_TIM_ClearFlag_CC1OVR
5631:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5632:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5633:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5634:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *TIMx)
5635:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5636:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC1OF));
5637:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5638:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5639:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5640:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set (Capture/
5641:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC1OF         LL_TIM_IsActiveFlag_CC1OVR
5642:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5643:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5644:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5645:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(TIM_TypeDef *TIMx)
5646:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5647:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC1OF) == (TIM_SR_CC1OF)) ? 1UL : 0UL);
5648:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5649:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5650:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5651:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF).
5652:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC2OF         LL_TIM_ClearFlag_CC2OVR
5653:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5654:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5655:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5656:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *TIMx)
5657:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5658:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC2OF));
5659:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5660:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5661:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5662:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set (Capture/
5663:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC2OF         LL_TIM_IsActiveFlag_CC2OVR
5664:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5665:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5666:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5667:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(TIM_TypeDef *TIMx)
5668:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5669:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC2OF) == (TIM_SR_CC2OF)) ? 1UL : 0UL);
5670:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5671:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5672:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5673:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF).
5674:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC3OF         LL_TIM_ClearFlag_CC3OVR
5675:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5676:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5677:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5678:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *TIMx)
5679:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5680:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC3OF));
5681:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5682:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5683:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5684:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set (Capture/
5685:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC3OF         LL_TIM_IsActiveFlag_CC3OVR
5686:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5687:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5688:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5689:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(TIM_TypeDef *TIMx)
5690:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5691:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC3OF) == (TIM_SR_CC3OF)) ? 1UL : 0UL);
5692:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5693:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5694:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5695:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF).
5696:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC4OF         LL_TIM_ClearFlag_CC4OVR
5697:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5698:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5699:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5700:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *TIMx)
5701:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5702:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC4OF));
5703:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5704:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5705:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5706:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set (Capture/
5707:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC4OF         LL_TIM_IsActiveFlag_CC4OVR
5708:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5709:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5710:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5711:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(TIM_TypeDef *TIMx)
5712:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5713:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC4OF) == (TIM_SR_CC4OF)) ? 1UL : 0UL);
5714:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5715:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5716:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5717:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the system break interrupt flag (SBIF).
5718:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           SBIF          LL_TIM_ClearFlag_SYSBRK
5719:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5720:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5721:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5722:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_SYSBRK(TIM_TypeDef *TIMx)
5723:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5724:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_SBIF));
5725:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5726:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5727:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5728:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether system break interrupt flag (SBIF) is set (system break interrupt is p
5729:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           SBIF          LL_TIM_IsActiveFlag_SYSBRK
5730:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5731:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5732:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5733:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_SYSBRK(TIM_TypeDef *TIMx)
5734:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5735:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_SBIF) == (TIM_SR_SBIF)) ? 1UL : 0UL);
5736:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5737:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5738:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5739:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the transition error interrupt flag (TERRF).
5740:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_ERROR_INSTANCE(TIMx) can be used to check whether or not
5741:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder error management.
5742:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           TERRF           LL_TIM_ClearFlag_TERR
5743:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5744:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5745:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5746:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_TERR(TIM_TypeDef *TIMx)
5747:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5748:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_TERRF));
5749:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5750:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5751:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5752:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether transition error interrupt flag (TERRF) is set (transition error inter
5753:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_ERROR_INSTANCE(TIMx) can be used to check whether or not
5754:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder error management.
5755:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           TERRF           LL_TIM_IsActiveFlag_TERR
5756:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5757:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5758:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5759:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TERR(TIM_TypeDef *TIMx)
5760:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5761:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_TERRF) == (TIM_SR_TERRF)) ? 1UL : 0UL);
5762:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5763:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5764:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5765:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the index error interrupt flag (IERRF).
5766:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_ERROR_INSTANCE(TIMx) can be used to check whether or not
5767:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder error management.
5768:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           IERRF           LL_TIM_ClearFlag_IERR
5769:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5770:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5771:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5772:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_IERR(TIM_TypeDef *TIMx)
5773:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5774:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_IERRF));
5775:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5776:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5777:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5778:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether index error interrupt flag (IERRF) is set (index error interrupt is pe
5779:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_ERROR_INSTANCE(TIMx) can be used to check whether or not
5780:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder error management.
5781:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           IERRF           LL_TIM_IsActiveFlag_IERR
5782:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5783:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5784:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5785:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_IERR(TIM_TypeDef *TIMx)
5786:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5787:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_IERRF) == (TIM_SR_IERRF)) ? 1UL : 0UL);
5788:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5789:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5790:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5791:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the direction change interrupt flag (DIRF).
5792:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_FUNCTINONAL_ENCODER_INTERRUPT_INSTANCE(TIMx) can be used to check whet
5793:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder interrupt management.
5794:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           DIRF           LL_TIM_ClearFlag_DIR
5795:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5796:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5797:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5798:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_DIR(TIM_TypeDef *TIMx)
5799:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5800:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_DIRF));
5801:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5802:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5803:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5804:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether direction change interrupt flag (DIRF) is set (direction change interr
5805:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_FUNCTINONAL_ENCODER_INTERRUPT_INSTANCE(TIMx) can be used to check whet
5806:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder interrupt management.
5807:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           DIRF           LL_TIM_IsActiveFlag_DIR
5808:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5809:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5810:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5811:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_DIR(TIM_TypeDef *TIMx)
5812:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5813:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_DIRF) == (TIM_SR_DIRF)) ? 1UL : 0UL);
5814:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5815:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5816:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5817:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Clear the index interrupt flag (IDXF).
5818:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_FUNCTINONAL_ENCODER_INTERRUPT_INSTANCE(TIMx) can be used to check whet
5819:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder interrupt management.
5820:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           IDXF           LL_TIM_ClearFlag_IDX
5821:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5822:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5823:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5824:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_IDX(TIM_TypeDef *TIMx)
5825:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5826:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_IDXF));
5827:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5828:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5829:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5830:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether index interrupt flag (IDXF) is set (index interrupt is pending).
5831:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_FUNCTINONAL_ENCODER_INTERRUPT_INSTANCE(TIMx) can be used to check whet
5832:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder interrupt management.
5833:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll SR           IDXF           LL_TIM_IsActiveFlag_IDX
5834:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5835:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5836:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5837:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_IDX(TIM_TypeDef *TIMx)
5838:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5839:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_IDXF) == (TIM_SR_IDXF)) ? 1UL : 0UL);
5840:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5841:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5842:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
5843:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5844:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5845:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_IT_Management IT-Management
5846:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
5847:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5848:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5849:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable update interrupt (UIE).
5850:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
5851:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5852:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5853:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5854:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
5855:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5856:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_UIE);
5857:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5858:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5859:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5860:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable update interrupt (UIE).
5861:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         UIE           LL_TIM_DisableIT_UPDATE
5862:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5863:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5864:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5865:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx)
5866:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5867:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
5868:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5869:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5870:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5871:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the update interrupt (UIE) is enabled.
5872:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         UIE           LL_TIM_IsEnabledIT_UPDATE
5873:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5874:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5875:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5876:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)
5877:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5878:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
5879:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5880:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5881:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5882:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable capture/compare 1 interrupt (CC1IE).
5883:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC1IE         LL_TIM_EnableIT_CC1
5884:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5885:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5886:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5887:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)
5888:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5889:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
5890:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5891:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5892:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5893:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable capture/compare 1  interrupt (CC1IE).
5894:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC1IE         LL_TIM_DisableIT_CC1
5895:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5896:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5897:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5898:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_CC1(TIM_TypeDef *TIMx)
5899:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5900:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE);
5901:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5902:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5903:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5904:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 1 interrupt (CC1IE) is enabled.
5905:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC1IE         LL_TIM_IsEnabledIT_CC1
5906:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5907:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5908:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5909:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(TIM_TypeDef *TIMx)
5910:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5911:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC1IE) == (TIM_DIER_CC1IE)) ? 1UL : 0UL);
5912:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5913:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5914:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5915:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable capture/compare 2 interrupt (CC2IE).
5916:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC2IE         LL_TIM_EnableIT_CC2
5917:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5918:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5919:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5920:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_CC2(TIM_TypeDef *TIMx)
5921:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5922:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC2IE);
5923:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5924:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5925:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5926:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable capture/compare 2  interrupt (CC2IE).
5927:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC2IE         LL_TIM_DisableIT_CC2
5928:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5929:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5930:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5931:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_CC2(TIM_TypeDef *TIMx)
5932:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5933:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC2IE);
5934:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5935:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5936:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5937:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 2 interrupt (CC2IE) is enabled.
5938:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC2IE         LL_TIM_IsEnabledIT_CC2
5939:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5940:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5941:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5942:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(TIM_TypeDef *TIMx)
5943:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5944:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC2IE) == (TIM_DIER_CC2IE)) ? 1UL : 0UL);
5945:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5946:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5947:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5948:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable capture/compare 3 interrupt (CC3IE).
5949:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC3IE         LL_TIM_EnableIT_CC3
5950:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5951:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5952:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5953:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_CC3(TIM_TypeDef *TIMx)
5954:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5955:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC3IE);
5956:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5957:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5958:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5959:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable capture/compare 3  interrupt (CC3IE).
5960:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC3IE         LL_TIM_DisableIT_CC3
5961:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5962:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5963:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5964:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_CC3(TIM_TypeDef *TIMx)
5965:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5966:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC3IE);
5967:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5968:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5969:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5970:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 3 interrupt (CC3IE) is enabled.
5971:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC3IE         LL_TIM_IsEnabledIT_CC3
5972:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5973:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5974:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5975:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(TIM_TypeDef *TIMx)
5976:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5977:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC3IE) == (TIM_DIER_CC3IE)) ? 1UL : 0UL);
5978:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5979:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5980:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5981:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable capture/compare 4 interrupt (CC4IE).
5982:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC4IE         LL_TIM_EnableIT_CC4
5983:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5984:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5985:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5986:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_CC4(TIM_TypeDef *TIMx)
5987:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5988:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC4IE);
5989:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
5990:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
5991:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
5992:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable capture/compare 4  interrupt (CC4IE).
5993:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC4IE         LL_TIM_DisableIT_CC4
5994:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5995:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
5996:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
5997:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_CC4(TIM_TypeDef *TIMx)
5998:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
5999:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4IE);
6000:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6001:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6002:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6003:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 4 interrupt (CC4IE) is enabled.
6004:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC4IE         LL_TIM_IsEnabledIT_CC4
6005:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6006:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
6007:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6008:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(TIM_TypeDef *TIMx)
6009:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6010:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC4IE) == (TIM_DIER_CC4IE)) ? 1UL : 0UL);
6011:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6012:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6013:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6014:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable commutation interrupt (COMIE).
6015:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         COMIE         LL_TIM_EnableIT_COM
6016:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6017:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6018:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6019:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_COM(TIM_TypeDef *TIMx)
6020:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6021:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_COMIE);
6022:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6023:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6024:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6025:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable commutation interrupt (COMIE).
6026:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         COMIE         LL_TIM_DisableIT_COM
6027:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6028:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6029:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6030:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_COM(TIM_TypeDef *TIMx)
6031:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6032:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_COMIE);
6033:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6034:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6035:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6036:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the commutation interrupt (COMIE) is enabled.
6037:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         COMIE         LL_TIM_IsEnabledIT_COM
6038:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6039:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
6040:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6041:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(TIM_TypeDef *TIMx)
6042:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6043:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_COMIE) == (TIM_DIER_COMIE)) ? 1UL : 0UL);
6044:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6045:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6046:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6047:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable trigger interrupt (TIE).
6048:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         TIE           LL_TIM_EnableIT_TRIG
6049:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6050:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6051:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6052:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_TRIG(TIM_TypeDef *TIMx)
6053:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6054:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_TIE);
6055:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6056:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6057:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6058:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable trigger interrupt (TIE).
6059:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         TIE           LL_TIM_DisableIT_TRIG
6060:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6061:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6062:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6063:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx)
6064:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6065:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
6066:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6067:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6068:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6069:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the trigger interrupt (TIE) is enabled.
6070:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         TIE           LL_TIM_IsEnabledIT_TRIG
6071:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6072:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
6073:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6074:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(TIM_TypeDef *TIMx)
6075:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6076:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_TIE) == (TIM_DIER_TIE)) ? 1UL : 0UL);
6077:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6078:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6079:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6080:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable break interrupt (BIE).
6081:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         BIE           LL_TIM_EnableIT_BRK
6082:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6083:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6084:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6085:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_BRK(TIM_TypeDef *TIMx)
6086:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6087:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_BIE);
6088:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6089:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6090:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6091:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable break interrupt (BIE).
6092:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         BIE           LL_TIM_DisableIT_BRK
6093:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6094:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6095:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6096:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_BRK(TIM_TypeDef *TIMx)
6097:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6098:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_BIE);
6099:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6100:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6101:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6102:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the break interrupt (BIE) is enabled.
6103:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         BIE           LL_TIM_IsEnabledIT_BRK
6104:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6105:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
6106:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6107:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(TIM_TypeDef *TIMx)
6108:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6109:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_BIE) == (TIM_DIER_BIE)) ? 1UL : 0UL);
6110:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6111:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6112:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6113:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable transition error interrupt (TERRIE).
6114:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_ERROR_INSTANCE(TIMx) can be used to check whether or not
6115:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder error management.
6116:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         TERRIE           LL_TIM_EnableIT_TERR
6117:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6118:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6119:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6120:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_TERR(TIM_TypeDef *TIMx)
6121:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6122:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_TERRIE);
6123:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6124:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6125:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6126:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable transition error interrupt (TERRIE).
6127:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_ERROR_INSTANCE(TIMx) can be used to check whether or not
6128:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder error management.
6129:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         TERRIE           LL_TIM_DisableIT_TERR
6130:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6131:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6132:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6133:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_TERR(TIM_TypeDef *TIMx)
6134:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6135:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_TERRIE);
6136:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6137:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6138:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6139:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the transition error interrupt (TERRIE) is enabled.
6140:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_ERROR_INSTANCE(TIMx) can be used to check whether or not
6141:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder error management.
6142:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         TERRIE           LL_TIM_IsEnabledIT_TERR
6143:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6144:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
6145:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6146:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TERR(TIM_TypeDef *TIMx)
6147:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6148:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_TERRIE) == (TIM_DIER_TERRIE)) ? 1UL : 0UL);
6149:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6150:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6151:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6152:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable index error interrupt (IERRIE).
6153:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_ERROR_INSTANCE(TIMx) can be used to check whether or not
6154:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder error management.
6155:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         IERRIE           LL_TIM_EnableIT_IERR
6156:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6157:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6158:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6159:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_IERR(TIM_TypeDef *TIMx)
6160:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6161:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_IERRIE);
6162:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6163:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6164:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6165:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable index error interrupt (IERRIE).
6166:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_ERROR_INSTANCE(TIMx) can be used to check whether or not
6167:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder error management.
6168:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         IERRIE           LL_TIM_DisableIT_IERR
6169:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6170:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6171:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6172:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_IERR(TIM_TypeDef *TIMx)
6173:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6174:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_IERRIE);
6175:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6176:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6177:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6178:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the index error interrupt (IERRIE) is enabled.
6179:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_ERROR_INSTANCE(TIMx) can be used to check whether or not
6180:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder error management.
6181:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         IERRIE           LL_TIM_IsEnabledIT_IERR
6182:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6183:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
6184:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6185:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_IERR(TIM_TypeDef *TIMx)
6186:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6187:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_IERRIE) == (TIM_DIER_IERRIE)) ? 1UL : 0UL);
6188:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6189:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6190:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6191:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable direction change interrupt (DIRIE).
6192:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_FUNCTINONAL_ENCODER_INTERRUPT_INSTANCE(TIMx) can be used to check whet
6193:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder interrupt management.
6194:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         DIRIE           LL_TIM_EnableIT_DIR
6195:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6196:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6197:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6198:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_DIR(TIM_TypeDef *TIMx)
6199:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6200:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_DIRIE);
6201:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6202:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6203:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6204:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable direction change interrupt (DIRIE).
6205:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_FUNCTINONAL_ENCODER_INTERRUPT_INSTANCE(TIMx) can be used to check whet
6206:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder interrupt management.
6207:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         DIRIE           LL_TIM_DisableIT_DIR
6208:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6209:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6210:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6211:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_DIR(TIM_TypeDef *TIMx)
6212:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6213:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_DIRIE);
6214:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6215:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6216:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6217:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the direction change interrupt (DIRIE) is enabled.
6218:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_FUNCTINONAL_ENCODER_INTERRUPT_INSTANCE(TIMx) can be used to check whet
6219:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder interrupt management.
6220:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         DIRIE           LL_TIM_IsEnabledIT_DIR
6221:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6222:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
6223:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6224:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_DIR(TIM_TypeDef *TIMx)
6225:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6226:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_DIRIE) == (TIM_DIER_DIRIE)) ? 1UL : 0UL);
6227:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6228:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6229:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6230:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable index interrupt (IDXIE).
6231:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_FUNCTINONAL_ENCODER_INTERRUPT_INSTANCE(TIMx) can be used to check whet
6232:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder interrupt management.
6233:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         IDXIE           LL_TIM_EnableIT_IDX
6234:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6235:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6236:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6237:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableIT_IDX(TIM_TypeDef *TIMx)
6238:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6239:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_IDXIE);
6240:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6241:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6242:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6243:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable index interrupt (IDXIE).
6244:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_FUNCTINONAL_ENCODER_INTERRUPT_INSTANCE(TIMx) can be used to check whet
6245:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder interrupt management.
6246:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         IDXIE           LL_TIM_DisableIT_IDX
6247:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6248:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6249:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6250:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableIT_IDX(TIM_TypeDef *TIMx)
6251:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6252:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_IDXIE);
6253:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6254:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6255:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6256:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the index interrupt (IDXIE) is enabled.
6257:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_FUNCTINONAL_ENCODER_INTERRUPT_INSTANCE(TIMx) can be used to check whet
6258:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   *       a timer instance provides encoder interrupt management.
6259:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         IDXIE           LL_TIM_IsEnabledIT_IDX
6260:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6261:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
6262:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6263:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_IDX(TIM_TypeDef *TIMx)
6264:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6265:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_IDXIE) == (TIM_DIER_IDXIE)) ? 1UL : 0UL);
6266:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6267:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6268:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6269:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
6270:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6271:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6272:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_DMA_Management DMA-Management
6273:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
6274:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6275:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6276:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable update DMA request (UDE).
6277:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         UDE           LL_TIM_EnableDMAReq_UPDATE
6278:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6279:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6280:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6281:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDMAReq_UPDATE(TIM_TypeDef *TIMx)
6282:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6283:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_UDE);
6284:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6285:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6286:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6287:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable update DMA request (UDE).
6288:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         UDE           LL_TIM_DisableDMAReq_UPDATE
6289:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6290:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6291:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6292:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDMAReq_UPDATE(TIM_TypeDef *TIMx)
6293:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6294:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_UDE);
6295:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6296:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6297:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6298:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the update DMA request  (UDE) is enabled.
6299:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         UDE           LL_TIM_IsEnabledDMAReq_UPDATE
6300:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6301:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
6302:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6303:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(TIM_TypeDef *TIMx)
6304:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6305:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_UDE) == (TIM_DIER_UDE)) ? 1UL : 0UL);
6306:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6307:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6308:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6309:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable capture/compare 1 DMA request (CC1DE).
6310:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC1DE         LL_TIM_EnableDMAReq_CC1
6311:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6312:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6313:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6314:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *TIMx)
6315:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6316:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC1DE);
6317:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6318:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6319:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6320:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable capture/compare 1  DMA request (CC1DE).
6321:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC1DE         LL_TIM_DisableDMAReq_CC1
6322:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6323:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6324:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6325:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDMAReq_CC1(TIM_TypeDef *TIMx)
6326:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6327:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1DE);
6328:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6329:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6330:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6331:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled.
6332:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC1DE         LL_TIM_IsEnabledDMAReq_CC1
6333:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6334:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
6335:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6336:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(TIM_TypeDef *TIMx)
6337:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6338:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC1DE) == (TIM_DIER_CC1DE)) ? 1UL : 0UL);
6339:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6340:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6341:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6342:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable capture/compare 2 DMA request (CC2DE).
6343:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC2DE         LL_TIM_EnableDMAReq_CC2
6344:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6345:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6346:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6347:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDMAReq_CC2(TIM_TypeDef *TIMx)
6348:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6349:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC2DE);
6350:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6351:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6352:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6353:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable capture/compare 2  DMA request (CC2DE).
6354:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC2DE         LL_TIM_DisableDMAReq_CC2
6355:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6356:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6357:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6358:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDMAReq_CC2(TIM_TypeDef *TIMx)
6359:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6360:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC2DE);
6361:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6362:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6363:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6364:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled.
6365:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC2DE         LL_TIM_IsEnabledDMAReq_CC2
6366:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6367:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
6368:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6369:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(TIM_TypeDef *TIMx)
6370:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6371:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC2DE) == (TIM_DIER_CC2DE)) ? 1UL : 0UL);
6372:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6373:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6374:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6375:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable capture/compare 3 DMA request (CC3DE).
6376:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC3DE         LL_TIM_EnableDMAReq_CC3
6377:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6378:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6379:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6380:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDMAReq_CC3(TIM_TypeDef *TIMx)
6381:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6382:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC3DE);
6383:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6384:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6385:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6386:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable capture/compare 3  DMA request (CC3DE).
6387:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC3DE         LL_TIM_DisableDMAReq_CC3
6388:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6389:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6390:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6391:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDMAReq_CC3(TIM_TypeDef *TIMx)
6392:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6393:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC3DE);
6394:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6395:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6396:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6397:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled.
6398:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC3DE         LL_TIM_IsEnabledDMAReq_CC3
6399:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6400:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
6401:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6402:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(TIM_TypeDef *TIMx)
6403:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6404:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC3DE) == (TIM_DIER_CC3DE)) ? 1UL : 0UL);
6405:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6406:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6407:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6408:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable capture/compare 4 DMA request (CC4DE).
6409:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC4DE         LL_TIM_EnableDMAReq_CC4
6410:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6411:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6412:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6413:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDMAReq_CC4(TIM_TypeDef *TIMx)
6414:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6415:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_CC4DE);
6416:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6417:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6418:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6419:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable capture/compare 4  DMA request (CC4DE).
6420:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC4DE         LL_TIM_DisableDMAReq_CC4
6421:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6422:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6423:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6424:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDMAReq_CC4(TIM_TypeDef *TIMx)
6425:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6426:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4DE);
6427:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6428:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6429:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6430:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled.
6431:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         CC4DE         LL_TIM_IsEnabledDMAReq_CC4
6432:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6433:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
6434:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6435:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(TIM_TypeDef *TIMx)
6436:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6437:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_CC4DE) == (TIM_DIER_CC4DE)) ? 1UL : 0UL);
6438:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6439:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6440:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6441:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable commutation DMA request (COMDE).
6442:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         COMDE         LL_TIM_EnableDMAReq_COM
6443:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6444:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6445:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6446:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDMAReq_COM(TIM_TypeDef *TIMx)
6447:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6448:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_COMDE);
6449:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6450:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6451:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6452:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable commutation DMA request (COMDE).
6453:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         COMDE         LL_TIM_DisableDMAReq_COM
6454:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6455:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6456:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6457:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDMAReq_COM(TIM_TypeDef *TIMx)
6458:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6459:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_COMDE);
6460:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6461:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6462:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6463:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the commutation DMA request (COMDE) is enabled.
6464:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         COMDE         LL_TIM_IsEnabledDMAReq_COM
6465:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6466:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
6467:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6468:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(TIM_TypeDef *TIMx)
6469:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6470:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_COMDE) == (TIM_DIER_COMDE)) ? 1UL : 0UL);
6471:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6472:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6473:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6474:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Enable trigger interrupt (TDE).
6475:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         TDE           LL_TIM_EnableDMAReq_TRIG
6476:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6477:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6478:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6479:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDMAReq_TRIG(TIM_TypeDef *TIMx)
6480:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6481:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DIER, TIM_DIER_TDE);
6482:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6483:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6484:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6485:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Disable trigger interrupt (TDE).
6486:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         TDE           LL_TIM_DisableDMAReq_TRIG
6487:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6488:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6489:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6490:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx)
6491:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6492:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
6493:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6494:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6495:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6496:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the trigger interrupt (TDE) is enabled.
6497:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll DIER         TDE           LL_TIM_IsEnabledDMAReq_TRIG
6498:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6499:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
6500:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6501:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(TIM_TypeDef *TIMx)
6502:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6503:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DIER, TIM_DIER_TDE) == (TIM_DIER_TDE)) ? 1UL : 0UL);
6504:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
6505:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6506:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6507:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @}
6508:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6509:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** 
6510:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_EVENT_Management EVENT-Management
6511:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @{
6512:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6513:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** /**
6514:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @brief  Generate an update event.
6515:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
6516:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
6517:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   * @retval None
6518:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   */
6519:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
 615              		.loc 3 6519 22 view .LVU168
 616              	.LBB115:
6520:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
6521:../../..\CubeG4\include/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->EGR, TIM_EGR_UG);
 617              		.loc 3 6521 3 view .LVU169
 618 00a4 4369     		ldr	r3, [r0, #20]
 619 00a6 43F00103 		orr	r3, r3, #1
 620 00aa 4361     		str	r3, [r0, #20]
 621              	.LVL48:
 622              		.loc 3 6521 3 is_stmt 0 view .LVU170
 623              	.LBE115:
 624              	.LBE114:
 375:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 376:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   return SUCCESS;
 625              		.loc 1 376 3 is_stmt 1 view .LVU171
 377:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 626              		.loc 1 377 1 is_stmt 0 view .LVU172
 627 00ac 0020     		movs	r0, #0
 628              	.LVL49:
 629              		.loc 1 377 1 view .LVU173
 630 00ae 7047     		bx	lr
 631              	.L33:
 632              		.align	2
 633              	.L32:
 634 00b0 002C0140 		.word	1073818624
 635 00b4 00400140 		.word	1073823744
 636              		.cfi_endproc
 637              	.LFE434:
 639              		.section	.text.LL_TIM_OC_StructInit,"ax",%progbits
 640              		.align	1
 641              		.global	LL_TIM_OC_StructInit
 642              		.syntax unified
 643              		.thumb
 644              		.thumb_func
 645              		.fpu fpv4-sp-d16
 647              	LL_TIM_OC_StructInit:
 648              	.LVL50:
 649              	.LFB435:
 378:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 379:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 380:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Set the fields of the TIMx output channel configuration data
 381:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *         structure to their default values.
 382:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_OC_InitStruct pointer to a @ref LL_TIM_OC_InitTypeDef structure (the output channel
 383:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval None
 384:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 385:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** void LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
 386:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 650              		.loc 1 386 1 is_stmt 1 view -0
 651              		.cfi_startproc
 652              		@ args = 0, pretend = 0, frame = 0
 653              		@ frame_needed = 0, uses_anonymous_args = 0
 654              		@ link register save eliminated.
 387:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the default configuration */
 388:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_OC_InitStruct->OCMode       = LL_TIM_OCMODE_FROZEN;
 655              		.loc 1 388 3 view .LVU175
 656              		.loc 1 388 35 is_stmt 0 view .LVU176
 657 0000 0023     		movs	r3, #0
 389:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_OC_InitStruct->OCState      = LL_TIM_OCSTATE_DISABLE;
 658              		.loc 1 389 35 view .LVU177
 659 0002 C0E90033 		strd	r3, r3, [r0]
 390:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_OC_InitStruct->OCNState     = LL_TIM_OCSTATE_DISABLE;
 660              		.loc 1 390 3 is_stmt 1 view .LVU178
 391:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_OC_InitStruct->CompareValue = 0x00000000U;
 661              		.loc 1 391 35 is_stmt 0 view .LVU179
 662 0006 C0E90233 		strd	r3, r3, [r0, #8]
 392:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_OC_InitStruct->OCPolarity   = LL_TIM_OCPOLARITY_HIGH;
 663              		.loc 1 392 3 is_stmt 1 view .LVU180
 393:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_OC_InitStruct->OCNPolarity  = LL_TIM_OCPOLARITY_HIGH;
 664              		.loc 1 393 35 is_stmt 0 view .LVU181
 665 000a C0E90433 		strd	r3, r3, [r0, #16]
 394:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_OC_InitStruct->OCIdleState  = LL_TIM_OCIDLESTATE_LOW;
 666              		.loc 1 394 3 is_stmt 1 view .LVU182
 395:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_OC_InitStruct->OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 667              		.loc 1 395 35 is_stmt 0 view .LVU183
 668 000e C0E90633 		strd	r3, r3, [r0, #24]
 396:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 669              		.loc 1 396 1 view .LVU184
 670 0012 7047     		bx	lr
 671              		.cfi_endproc
 672              	.LFE435:
 674              		.section	.text.LL_TIM_OC_Init,"ax",%progbits
 675              		.align	1
 676              		.global	LL_TIM_OC_Init
 677              		.syntax unified
 678              		.thumb
 679              		.thumb_func
 680              		.fpu fpv4-sp-d16
 682              	LL_TIM_OC_Init:
 683              	.LVL51:
 684              	.LFB436:
 397:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 398:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 399:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Configure the TIMx output channel.
 400:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 401:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  Channel This parameter can be one of the following values:
 402:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH1
 403:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH2
 404:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH3
 405:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH4
 406:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH5
 407:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH6
 408:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_OC_InitStruct pointer to a @ref LL_TIM_OC_InitTypeDef structure (TIMx output channe
 409:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 410:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - SUCCESS: TIMx output channel is initialized
 411:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - ERROR: TIMx output channel is not initialized
 412:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 413:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitS
 414:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 685              		.loc 1 414 1 is_stmt 1 view -0
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 0
 688              		@ frame_needed = 0, uses_anonymous_args = 0
 415:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   ErrorStatus result = ERROR;
 689              		.loc 1 415 3 view .LVU186
 416:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 417:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   switch (Channel)
 690              		.loc 1 417 3 view .LVU187
 691 0000 B1F5807F 		cmp	r1, #256
 414:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   ErrorStatus result = ERROR;
 692              		.loc 1 414 1 is_stmt 0 view .LVU188
 693 0004 30B5     		push	{r4, r5, lr}
 694              		.cfi_def_cfa_offset 12
 695              		.cfi_offset 4, -12
 696              		.cfi_offset 5, -8
 697              		.cfi_offset 14, -4
 698              		.loc 1 417 3 view .LVU189
 699 0006 00F0DD80 		beq	.L36
 700 000a 06D8     		bhi	.L37
 701 000c 0129     		cmp	r1, #1
 702 000e 53D0     		beq	.L38
 703 0010 1029     		cmp	r1, #16
 704 0012 00F09380 		beq	.L39
 705              	.L57:
 415:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   ErrorStatus result = ERROR;
 706              		.loc 1 415 15 view .LVU190
 707 0016 0120     		movs	r0, #1
 708              	.LVL52:
 709              	.L40:
 418:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 419:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH1:
 420:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       result = OC1Config(TIMx, TIM_OC_InitStruct);
 421:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 422:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH2:
 423:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       result = OC2Config(TIMx, TIM_OC_InitStruct);
 424:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 425:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH3:
 426:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       result = OC3Config(TIMx, TIM_OC_InitStruct);
 427:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 428:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH4:
 429:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       result = OC4Config(TIMx, TIM_OC_InitStruct);
 430:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 431:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH5:
 432:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       result = OC5Config(TIMx, TIM_OC_InitStruct);
 433:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 434:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH6:
 435:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       result = OC6Config(TIMx, TIM_OC_InitStruct);
 436:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 437:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     default:
 438:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 439:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 440:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 441:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   return result;
 710              		.loc 1 441 3 is_stmt 1 view .LVU191
 442:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 711              		.loc 1 442 1 is_stmt 0 view .LVU192
 712 0018 30BD     		pop	{r4, r5, pc}
 713              	.LVL53:
 714              	.L37:
 417:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 715              		.loc 1 417 3 view .LVU193
 716 001a B1F5803F 		cmp	r1, #65536
 717 001e 00F01481 		beq	.L41
 718 0022 B1F5801F 		cmp	r1, #1048576
 719 0026 00F04581 		beq	.L42
 720 002a B1F5805F 		cmp	r1, #4096
 721 002e F2D1     		bne	.L57
 429:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 722              		.loc 1 429 7 is_stmt 1 view .LVU194
 723              	.LVL54:
 724              	.LBB140:
 725              	.LBI140:
 443:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 444:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 445:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Set the fields of the TIMx input channel configuration data
 446:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *         structure to their default values.
 447:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_ICInitStruct pointer to a @ref LL_TIM_IC_InitTypeDef structure (the input channel c
 448:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval None
 449:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 450:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** void LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
 451:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 452:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the default configuration */
 453:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_ICInitStruct->ICPolarity    = LL_TIM_IC_POLARITY_RISING;
 454:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_ICInitStruct->ICActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
 455:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_ICInitStruct->ICPrescaler   = LL_TIM_ICPSC_DIV1;
 456:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_ICInitStruct->ICFilter      = LL_TIM_IC_FILTER_FDIV1;
 457:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 458:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 459:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 460:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Configure the TIMx input channel.
 461:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 462:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  Channel This parameter can be one of the following values:
 463:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH1
 464:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH2
 465:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH3
 466:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *         @arg @ref LL_TIM_CHANNEL_CH4
 467:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_IC_InitStruct pointer to a @ref LL_TIM_IC_InitTypeDef structure (TIMx input channel
 468:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 469:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - SUCCESS: TIMx output channel is initialized
 470:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - ERROR: TIMx output channel is not initialized
 471:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 472:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** ErrorStatus LL_TIM_IC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef *TIM_IC_InitS
 473:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 474:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   ErrorStatus result = ERROR;
 475:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 476:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   switch (Channel)
 477:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 478:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH1:
 479:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       result = IC1Config(TIMx, TIM_IC_InitStruct);
 480:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 481:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH2:
 482:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       result = IC2Config(TIMx, TIM_IC_InitStruct);
 483:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 484:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH3:
 485:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       result = IC3Config(TIMx, TIM_IC_InitStruct);
 486:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 487:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     case LL_TIM_CHANNEL_CH4:
 488:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       result = IC4Config(TIMx, TIM_IC_InitStruct);
 489:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 490:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     default:
 491:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 492:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 493:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 494:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   return result;
 495:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 496:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 497:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 498:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Fills each TIM_EncoderInitStruct field with its default value
 499:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_EncoderInitStruct pointer to a @ref LL_TIM_ENCODER_InitTypeDef structure (encoder i
 500:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval None
 501:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 502:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** void LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct)
 503:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 504:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the default configuration */
 505:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->EncoderMode    = LL_TIM_ENCODERMODE_X2_TI1;
 506:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC1Polarity    = LL_TIM_IC_POLARITY_RISING;
 507:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC1ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
 508:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC1Prescaler   = LL_TIM_ICPSC_DIV1;
 509:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC1Filter      = LL_TIM_IC_FILTER_FDIV1;
 510:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC2Polarity    = LL_TIM_IC_POLARITY_RISING;
 511:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC2ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
 512:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC2Prescaler   = LL_TIM_ICPSC_DIV1;
 513:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC2Filter      = LL_TIM_IC_FILTER_FDIV1;
 514:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 515:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 516:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 517:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Configure the encoder interface of the timer instance.
 518:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 519:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_EncoderInitStruct pointer to a @ref LL_TIM_ENCODER_InitTypeDef structure (TIMx enco
 520:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 521:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
 522:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - ERROR: not applicable
 523:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 524:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** ErrorStatus LL_TIM_ENCODER_Init(TIM_TypeDef *TIMx, LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruc
 525:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 526:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccmr1;
 527:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccer;
 528:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 529:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Check the parameters */
 530:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx));
 531:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ENCODERMODE(TIM_EncoderInitStruct->EncoderMode));
 532:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_EncoderInitStruct->IC1Polarity));
 533:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_EncoderInitStruct->IC1ActiveInput));
 534:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_EncoderInitStruct->IC1Prescaler));
 535:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_EncoderInitStruct->IC1Filter));
 536:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_EncoderInitStruct->IC2Polarity));
 537:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_EncoderInitStruct->IC2ActiveInput));
 538:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_EncoderInitStruct->IC2Prescaler));
 539:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_EncoderInitStruct->IC2Filter));
 540:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 541:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Disable the CC1 and CC2: Reset the CC1E and CC2E Bits */
 542:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIMx->CCER &= (uint32_t)~(TIM_CCER_CC1E | TIM_CCER_CC2E);
 543:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 544:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CCMR1 register value */
 545:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 546:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 547:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CCER register value */
 548:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 549:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 550:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Configure TI1 */
 551:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC1S | TIM_CCMR1_IC1F  | TIM_CCMR1_IC1PSC);
 552:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1ActiveInput >> 16U);
 553:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Filter >> 16U);
 554:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Prescaler >> 16U);
 555:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 556:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Configure TI2 */
 557:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC2S | TIM_CCMR1_IC2F  | TIM_CCMR1_IC2PSC);
 558:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2ActiveInput >> 8U);
 559:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Filter >> 8U);
 560:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Prescaler >> 8U);
 561:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 562:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set TI1 and TI2 polarity and enable TI1 and TI2 */
 563:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer &= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP | TIM_CCER_CC2P | TIM_CCER_CC2NP);
 564:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC1Polarity);
 565:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC2Polarity << 4U);
 566:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
 567:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 568:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set encoder mode */
 569:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_SetEncoderMode(TIMx, TIM_EncoderInitStruct->EncoderMode);
 570:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 571:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CCMR1 */
 572:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 573:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 574:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CCER */
 575:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 576:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 577:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   return SUCCESS;
 578:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 579:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 580:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 581:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Set the fields of the TIMx Hall sensor interface configuration data
 582:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *         structure to their default values.
 583:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_HallSensorInitStruct pointer to a @ref LL_TIM_HALLSENSOR_InitTypeDef structure (HAL
 584:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval None
 585:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 586:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** void LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct)
 587:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 588:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the default configuration */
 589:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_HallSensorInitStruct->IC1Polarity       = LL_TIM_IC_POLARITY_RISING;
 590:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_HallSensorInitStruct->IC1Prescaler      = LL_TIM_ICPSC_DIV1;
 591:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_HallSensorInitStruct->IC1Filter         = LL_TIM_IC_FILTER_FDIV1;
 592:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_HallSensorInitStruct->CommutationDelay  = 0U;
 593:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 594:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 595:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 596:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Configure the Hall sensor interface of the timer instance.
 597:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @note TIMx CH1, CH2 and CH3 inputs connected through a XOR
 598:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *       to the TI1 input channel
 599:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @note TIMx slave mode controller is configured in reset mode.
 600:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****           Selected internal trigger is TI1F_ED.
 601:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @note Channel 1 is configured as input, IC1 is mapped on TRC.
 602:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @note Captured value stored in TIMx_CCR1 correspond to the time elapsed
 603:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *       between 2 changes on the inputs. It gives information about motor speed.
 604:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @note Channel 2 is configured in output PWM 2 mode.
 605:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @note Compare value stored in TIMx_CCR2 corresponds to the commutation delay.
 606:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @note OC2REF is selected as trigger output on TRGO.
 607:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @note LL_TIM_IC_POLARITY_BOTHEDGE must not be used for TI1 when it is used
 608:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *       when TIMx operates in Hall sensor interface mode.
 609:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 610:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_HallSensorInitStruct pointer to a @ref LL_TIM_HALLSENSOR_InitTypeDef structure (TIM
 611:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 612:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
 613:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - ERROR: not applicable
 614:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 615:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** ErrorStatus LL_TIM_HALLSENSOR_Init(TIM_TypeDef *TIMx, LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensor
 616:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 617:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpcr2;
 618:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccmr1;
 619:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccer;
 620:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpsmcr;
 621:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 622:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Check the parameters */
 623:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(TIMx));
 624:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_HallSensorInitStruct->IC1Polarity));
 625:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_HallSensorInitStruct->IC1Prescaler));
 626:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_HallSensorInitStruct->IC1Filter));
 627:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 628:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Disable the CC1 and CC2: Reset the CC1E and CC2E Bits */
 629:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIMx->CCER &= (uint32_t)~(TIM_CCER_CC1E | TIM_CCER_CC2E);
 630:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 631:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CR2 register value */
 632:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 633:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 634:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CCMR1 register value */
 635:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 636:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 637:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CCER register value */
 638:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 639:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 640:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx SMCR register value */
 641:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpsmcr = LL_TIM_ReadReg(TIMx, SMCR);
 642:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 643:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Connect TIMx_CH1, CH2 and CH3 pins to the TI1 input */
 644:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpcr2 |= TIM_CR2_TI1S;
 645:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 646:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* OC2REF signal is used as trigger output (TRGO) */
 647:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpcr2 |= LL_TIM_TRGO_OC2REF;
 648:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 649:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Configure the slave mode controller */
 650:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpsmcr &= (uint32_t)~(TIM_SMCR_TS | TIM_SMCR_SMS);
 651:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpsmcr |= LL_TIM_TS_TI1F_ED;
 652:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpsmcr |= LL_TIM_SLAVEMODE_RESET;
 653:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 654:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Configure input channel 1 */
 655:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC1S | TIM_CCMR1_IC1F  | TIM_CCMR1_IC1PSC);
 656:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(LL_TIM_ACTIVEINPUT_TRC >> 16U);
 657:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct->IC1Filter >> 16U);
 658:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct->IC1Prescaler >> 16U);
 659:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 660:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Configure input channel 2 */
 661:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 &= (uint32_t)~(TIM_CCMR1_OC2M | TIM_CCMR1_OC2FE  | TIM_CCMR1_OC2PE  | TIM_CCMR1_OC2CE);
 662:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(LL_TIM_OCMODE_PWM2 << 8U);
 663:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 664:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set Channel 1 polarity and enable Channel 1 and Channel2 */
 665:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer &= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP | TIM_CCER_CC2P | TIM_CCER_CC2NP);
 666:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_HallSensorInitStruct->IC1Polarity);
 667:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
 668:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 669:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CR2 */
 670:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 671:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 672:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx SMCR */
 673:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, SMCR, tmpsmcr);
 674:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 675:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CCMR1 */
 676:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 677:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 678:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CCER */
 679:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 680:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 681:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CCR2 */
 682:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_OC_SetCompareCH2(TIMx, TIM_HallSensorInitStruct->CommutationDelay);
 683:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 684:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   return SUCCESS;
 685:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 686:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 687:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 688:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Set the fields of the Break and Dead Time configuration data structure
 689:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *         to their default values.
 690:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_BDTRInitStruct pointer to a @ref LL_TIM_BDTR_InitTypeDef structure (Break and Dead 
 691:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval None
 692:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 693:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** void LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
 694:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 695:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the default configuration */
 696:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->OSSRState       = LL_TIM_OSSR_DISABLE;
 697:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->OSSIState       = LL_TIM_OSSI_DISABLE;
 698:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->LockLevel       = LL_TIM_LOCKLEVEL_OFF;
 699:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->DeadTime        = (uint8_t)0x00;
 700:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->BreakState      = LL_TIM_BREAK_DISABLE;
 701:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->BreakPolarity   = LL_TIM_BREAK_POLARITY_LOW;
 702:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->BreakFilter     = LL_TIM_BREAK_FILTER_FDIV1;
 703:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->BreakAFMode     = LL_TIM_BREAK_AFMODE_INPUT;
 704:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->Break2State     = LL_TIM_BREAK2_DISABLE;
 705:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->Break2Polarity  = LL_TIM_BREAK2_POLARITY_LOW;
 706:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->Break2Filter    = LL_TIM_BREAK2_FILTER_FDIV1;
 707:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->Break2AFMode    = LL_TIM_BREAK2_AFMODE_INPUT;
 708:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 709:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 710:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 711:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 712:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Configure the Break and Dead Time feature of the timer instance.
 713:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @note As the bits BK2P, BK2E, BK2F[3:0], BKF[3:0], AOE, BKP, BKE, OSSI, OSSR
 714:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *  and DTG[7:0] can be write-locked depending on the LOCK configuration, it
 715:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *  can be necessary to configure all of them during the first write access to
 716:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *  the TIMx_BDTR register.
 717:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
 718:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *       a timer instance provides a break input.
 719:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
 720:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *       a timer instance provides a second break input.
 721:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 722:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_BDTRInitStruct pointer to a @ref LL_TIM_BDTR_InitTypeDef structure (Break and Dead 
 723:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 724:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - SUCCESS: Break and Dead Time is initialized
 725:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - ERROR: not applicable
 726:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 727:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
 728:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 729:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpbdtr = 0;
 730:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 731:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Check the parameters */
 732:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_TIM_BREAK_INSTANCE(TIMx));
 733:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OSSR_STATE(TIM_BDTRInitStruct->OSSRState));
 734:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OSSI_STATE(TIM_BDTRInitStruct->OSSIState));
 735:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->LockLevel));
 736:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_BREAK_STATE(TIM_BDTRInitStruct->BreakState));
 737:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->BreakPolarity));
 738:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->AutomaticOutput));
 739:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 740:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
 741:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   the OSSI State, the dead time value and the Automatic Output Enable Bit */
 742:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 743:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the BDTR bits */
 744:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 745:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 746:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 747:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 748:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 749:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 750:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 751:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 752:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   if (IS_TIM_ADVANCED_INSTANCE(TIMx))
 753:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 754:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_BREAK_FILTER(TIM_BDTRInitStruct->BreakFilter));
 755:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_BREAK_AFMODE(TIM_BDTRInitStruct->BreakAFMode));
 756:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
 757:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, TIM_BDTRInitStruct->BreakAFMode);
 758:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 759:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 760:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   if (IS_TIM_BKIN2_INSTANCE(TIMx))
 761:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 762:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_BREAK2_STATE(TIM_BDTRInitStruct->Break2State));
 763:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_BREAK2_POLARITY(TIM_BDTRInitStruct->Break2Polarity));
 764:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_BREAK2_FILTER(TIM_BDTRInitStruct->Break2Filter));
 765:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_BREAK2_AFMODE(TIM_BDTRInitStruct->Break2AFMode));
 766:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 767:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the BREAK2 input related BDTR bit-fields */
 768:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
 769:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 770:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 771:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);
 772:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 773:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 774:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set TIMx_BDTR */
 775:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 776:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 777:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   return SUCCESS;
 778:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 779:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 780:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @}
 781:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 782:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 783:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 784:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @}
 785:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 786:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 787:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /** @addtogroup TIM_LL_Private_Functions TIM Private Functions
 788:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *  @brief   Private functions
 789:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @{
 790:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 791:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 792:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Configure the TIMx output channel 1.
 793:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 794:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_OCInitStruct pointer to the the TIMx output channel 1 configuration data structure
 795:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 796:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
 797:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - ERROR: not applicable
 798:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 799:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
 800:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 801:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccmr1;
 802:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccer;
 803:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpcr2;
 804:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 805:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Check the parameters */
 806:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 807:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
 808:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
 809:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
 810:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
 811:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
 812:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 813:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
 814:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 815:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 816:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CCER register value */
 817:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 818:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 819:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CR2 register value */
 820:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 821:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 822:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CCMR1 register value */
 823:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 824:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 825:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Reset Capture/Compare selection Bits */
 826:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 827:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 828:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Output Compare Mode */
 829:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 830:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 831:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Output Compare Polarity */
 832:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 833:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 834:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Output State */
 835:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 836:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 837:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 838:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 839:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
 840:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
 841:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 842:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the complementary output Polarity */
 843:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 844:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 845:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the complementary output State */
 846:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 847:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 848:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the Output Idle state */
 849:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 850:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 851:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the complementary output Idle state */
 852:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 853:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 854:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 855:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CR2 */
 856:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 857:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 858:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CCMR1 */
 859:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 860:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 861:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Capture Compare Register value */
 862:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 863:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 864:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CCER */
 865:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 866:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 867:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   return SUCCESS;
 868:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 869:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 870:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 871:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Configure the TIMx output channel 2.
 872:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 873:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_OCInitStruct pointer to the the TIMx output channel 2 configuration data structure
 874:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 875:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
 876:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - ERROR: not applicable
 877:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 878:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
 879:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 880:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccmr1;
 881:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccer;
 882:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpcr2;
 883:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 884:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Check the parameters */
 885:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(TIMx));
 886:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
 887:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
 888:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
 889:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
 890:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
 891:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 892:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 893:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 894:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 895:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CCER register value */
 896:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 897:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 898:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CR2 register value */
 899:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 900:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 901:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CCMR1 register value */
 902:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 903:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 904:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Reset Capture/Compare selection Bits */
 905:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 906:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 907:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Select the Output Compare Mode */
 908:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 909:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 910:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Output Compare Polarity */
 911:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 912:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 913:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Output State */
 914:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 915:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 916:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 917:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 918:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
 919:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
 920:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 921:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the complementary output Polarity */
 922:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 923:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 924:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the complementary output State */
 925:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 926:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 927:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the Output Idle state */
 928:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 929:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 930:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the complementary output Idle state */
 931:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 932:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 933:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 934:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CR2 */
 935:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 936:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 937:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CCMR1 */
 938:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 939:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 940:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Capture Compare Register value */
 941:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 942:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 943:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CCER */
 944:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 945:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 946:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   return SUCCESS;
 947:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 948:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 949:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 950:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Configure the TIMx output channel 3.
 951:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIMx Timer Instance
 952:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_OCInitStruct pointer to the the TIMx output channel 3 configuration data structure
 953:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
 954:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
 955:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - ERROR: not applicable
 956:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
 957:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
 958:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 959:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccmr2;
 960:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccer;
 961:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpcr2;
 962:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 963:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Check the parameters */
 964:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_TIM_CC3_INSTANCE(TIMx));
 965:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
 966:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
 967:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
 968:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
 969:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
 970:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 971:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
 972:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 973:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 974:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CCER register value */
 975:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 976:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 977:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CR2 register value */
 978:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 979:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 980:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CCMR2 register value */
 981:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 982:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 983:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Reset Capture/Compare selection Bits */
 984:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 985:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 986:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Select the Output Compare Mode */
 987:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 988:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 989:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Output Compare Polarity */
 990:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 991:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 992:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Output State */
 993:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 994:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 995:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 996:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 997:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
 998:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
 999:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1000:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the complementary output Polarity */
1001:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
1002:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1003:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the complementary output State */
1004:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
1005:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1006:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the Output Idle state */
1007:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
1008:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1009:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the complementary output Idle state */
1010:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
1011:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
1012:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1013:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CR2 */
1014:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
1015:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1016:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CCMR2 */
1017:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
1018:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1019:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Capture Compare Register value */
1020:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
1021:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1022:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CCER */
1023:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCER, tmpccer);
1024:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1025:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   return SUCCESS;
1026:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
1027:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1028:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
1029:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Configure the TIMx output channel 4.
1030:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIMx Timer Instance
1031:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_OCInitStruct pointer to the the TIMx output channel 4 configuration data structure
1032:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
1033:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
1034:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - ERROR: not applicable
1035:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
1036:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
 726              		.loc 1 1036 20 view .LVU195
 727              	.LBB141:
1037:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
1038:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccmr2;
 728              		.loc 1 1038 3 view .LVU196
1039:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccer;
 729              		.loc 1 1039 3 view .LVU197
1040:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpcr2;
 730              		.loc 1 1040 3 view .LVU198
1041:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1042:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Check the parameters */
1043:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_TIM_CC4_INSTANCE(TIMx));
 731              		.loc 1 1043 3 view .LVU199
1044:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
 732              		.loc 1 1044 3 view .LVU200
1045:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
 733              		.loc 1 1045 3 view .LVU201
1046:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
 734              		.loc 1 1046 3 view .LVU202
1047:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
 735              		.loc 1 1047 3 view .LVU203
1048:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
 736              		.loc 1 1048 3 view .LVU204
1049:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1050:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
1051:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 737              		.loc 1 1051 3 view .LVU205
 738 0030 036A     		ldr	r3, [r0, #32]
1052:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1053:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CCER register value */
1054:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer = LL_TIM_ReadReg(TIMx, CCER);
1055:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1056:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CR2 register value */
1057:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
1058:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1059:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CCMR2 register value */
1060:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
1061:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1062:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Reset Capture/Compare selection Bits */
1063:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
1064:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1065:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Select the Output Compare Mode */
1066:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 739              		.loc 1 1066 3 is_stmt 0 view .LVU206
 740 0032 1568     		ldr	r5, [r2]
1051:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 741              		.loc 1 1051 3 view .LVU207
 742 0034 23F48053 		bic	r3, r3, #4096
 743 0038 0362     		str	r3, [r0, #32]
1054:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 744              		.loc 1 1054 3 is_stmt 1 view .LVU208
1054:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 745              		.loc 1 1054 11 is_stmt 0 view .LVU209
 746 003a 036A     		ldr	r3, [r0, #32]
 747              	.LVL55:
1057:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 748              		.loc 1 1057 3 is_stmt 1 view .LVU210
1057:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 749              		.loc 1 1057 10 is_stmt 0 view .LVU211
 750 003c 4168     		ldr	r1, [r0, #4]
 751              	.LVL56:
1060:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 752              		.loc 1 1060 3 is_stmt 1 view .LVU212
1060:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 753              		.loc 1 1060 12 is_stmt 0 view .LVU213
 754 003e C469     		ldr	r4, [r0, #28]
 755              	.LVL57:
1063:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 756              		.loc 1 1063 3 is_stmt 1 view .LVU214
 757              		.loc 1 1066 3 view .LVU215
 758 0040 24F08074 		bic	r4, r4, #16777216
 759              	.LVL58:
 760              		.loc 1 1066 3 is_stmt 0 view .LVU216
 761 0044 24F4E644 		bic	r4, r4, #29440
 762 0048 44EA0524 		orr	r4, r4, r5, lsl #8
 763              	.LVL59:
1067:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1068:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Output Compare Polarity */
1069:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 764              		.loc 1 1069 3 is_stmt 1 view .LVU217
 765 004c 1569     		ldr	r5, [r2, #16]
 766 004e 23F40053 		bic	r3, r3, #8192
 767              	.LVL60:
1070:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1071:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Output State */
1072:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 768              		.loc 1 1072 3 view .LVU218
1069:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 769              		.loc 1 1069 3 is_stmt 0 view .LVU219
 770 0052 43EA0533 		orr	r3, r3, r5, lsl #12
 771              	.LVL61:
 772              		.loc 1 1072 3 view .LVU220
 773 0056 5568     		ldr	r5, [r2, #4]
 774 0058 23F48053 		bic	r3, r3, #4096
 775              	.LVL62:
 776              		.loc 1 1072 3 view .LVU221
 777 005c 43EA0533 		orr	r3, r3, r5, lsl #12
 778              	.LVL63:
1073:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1074:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
 779              		.loc 1 1074 3 is_stmt 1 view .LVU222
 780              		.loc 1 1074 6 is_stmt 0 view .LVU223
 781 0060 AF4D     		ldr	r5, .L58
 782 0062 A842     		cmp	r0, r5
 783 0064 0FD0     		beq	.L50
 784              		.loc 1 1074 7 view .LVU224
 785 0066 05F50065 		add	r5, r5, #2048
 786 006a A842     		cmp	r0, r5
 787 006c 0BD0     		beq	.L50
 788 006e 05F54065 		add	r5, r5, #3072
 789 0072 A842     		cmp	r0, r5
 790 0074 07D0     		beq	.L50
 791 0076 05F58065 		add	r5, r5, #1024
 792 007a A842     		cmp	r0, r5
 793 007c 03D0     		beq	.L50
 794 007e 05F58065 		add	r5, r5, #1024
 795 0082 A842     		cmp	r0, r5
 796 0084 13D1     		bne	.L51
 797              	.L50:
1075:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
1076:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
 798              		.loc 1 1076 5 is_stmt 1 view .LVU225
1077:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
 799              		.loc 1 1077 5 view .LVU226
1078:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1079:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the complementary output Polarity */
1080:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 800              		.loc 1 1080 5 view .LVU227
 801 0086 5569     		ldr	r5, [r2, #20]
 802 0088 23F40043 		bic	r3, r3, #32768
 803              	.LVL64:
1081:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1082:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the complementary output State */
1083:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 804              		.loc 1 1083 5 view .LVU228
1080:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 805              		.loc 1 1080 5 is_stmt 0 view .LVU229
 806 008c 43EA8533 		orr	r3, r3, r5, lsl #14
 807              	.LVL65:
 808              		.loc 1 1083 5 view .LVU230
 809 0090 9568     		ldr	r5, [r2, #8]
 810 0092 23F48043 		bic	r3, r3, #16384
 811              	.LVL66:
 812              		.loc 1 1083 5 view .LVU231
 813 0096 43EA8533 		orr	r3, r3, r5, lsl #14
 814              	.LVL67:
1084:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1085:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the Output Idle state */
1086:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 815              		.loc 1 1086 5 is_stmt 1 view .LVU232
 816 009a 9569     		ldr	r5, [r2, #24]
 817 009c 21F48041 		bic	r1, r1, #16384
 818              	.LVL68:
1087:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1088:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the complementary output Idle state */
1089:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 819              		.loc 1 1089 5 view .LVU233
1086:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 820              		.loc 1 1086 5 is_stmt 0 view .LVU234
 821 00a0 41EA8511 		orr	r1, r1, r5, lsl #6
 822              	.LVL69:
 823              		.loc 1 1089 5 view .LVU235
 824 00a4 D569     		ldr	r5, [r2, #28]
 825 00a6 21F40041 		bic	r1, r1, #32768
 826              	.LVL70:
 827              		.loc 1 1089 5 view .LVU236
 828 00aa 41EAC511 		orr	r1, r1, r5, lsl #7
 829              	.LVL71:
 830              	.L51:
1090:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
1091:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1092:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CR2 */
1093:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 831              		.loc 1 1093 3 is_stmt 1 view .LVU237
1094:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1095:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CCMR2 */
1096:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
1097:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1098:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Capture Compare Register value */
1099:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 832              		.loc 1 1099 3 is_stmt 0 view .LVU238
 833 00ae D268     		ldr	r2, [r2, #12]
 834              	.LVL72:
1093:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 835              		.loc 1 1093 3 view .LVU239
 836 00b0 4160     		str	r1, [r0, #4]
1096:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 837              		.loc 1 1096 3 is_stmt 1 view .LVU240
 838 00b2 C461     		str	r4, [r0, #28]
 839              		.loc 1 1099 3 view .LVU241
 840              	.LVL73:
 841              	.LBB142:
 842              	.LBI142:
3194:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
 843              		.loc 3 3194 22 view .LVU242
 844              	.LBB143:
3196:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 845              		.loc 3 3196 3 view .LVU243
 846 00b4 0264     		str	r2, [r0, #64]
 847              	.LVL74:
3196:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 848              		.loc 3 3196 3 is_stmt 0 view .LVU244
 849              	.LBE143:
 850              	.LBE142:
1100:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1101:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CCER */
1102:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 851              		.loc 1 1102 3 is_stmt 1 view .LVU245
 852 00b6 3EE0     		b	.L56
 853              	.LVL75:
 854              	.L38:
 855              		.loc 1 1102 3 is_stmt 0 view .LVU246
 856              	.LBE141:
 857              	.LBE140:
 420:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 858              		.loc 1 420 7 is_stmt 1 view .LVU247
 859              	.LBB144:
 860              	.LBI144:
 799:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 861              		.loc 1 799 20 view .LVU248
 862              	.LBB145:
 801:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccer;
 863              		.loc 1 801 3 view .LVU249
 802:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpcr2;
 864              		.loc 1 802 3 view .LVU250
 803:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 865              		.loc 1 803 3 view .LVU251
 806:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
 866              		.loc 1 806 3 view .LVU252
 807:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
 867              		.loc 1 807 3 view .LVU253
 808:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
 868              		.loc 1 808 3 view .LVU254
 809:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
 869              		.loc 1 809 3 view .LVU255
 810:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
 870              		.loc 1 810 3 view .LVU256
 811:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 871              		.loc 1 811 3 view .LVU257
 814:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 872              		.loc 1 814 3 view .LVU258
 873 00b8 036A     		ldr	r3, [r0, #32]
 829:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 874              		.loc 1 829 3 is_stmt 0 view .LVU259
 875 00ba 1568     		ldr	r5, [r2]
 814:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 876              		.loc 1 814 3 view .LVU260
 877 00bc 23F00103 		bic	r3, r3, #1
 878 00c0 0362     		str	r3, [r0, #32]
 817:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 879              		.loc 1 817 3 is_stmt 1 view .LVU261
 817:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 880              		.loc 1 817 11 is_stmt 0 view .LVU262
 881 00c2 036A     		ldr	r3, [r0, #32]
 882              	.LVL76:
 820:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 883              		.loc 1 820 3 is_stmt 1 view .LVU263
 820:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 884              		.loc 1 820 10 is_stmt 0 view .LVU264
 885 00c4 4168     		ldr	r1, [r0, #4]
 886              	.LVL77:
 823:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 887              		.loc 1 823 3 is_stmt 1 view .LVU265
 823:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 888              		.loc 1 823 12 is_stmt 0 view .LVU266
 889 00c6 8469     		ldr	r4, [r0, #24]
 890              	.LVL78:
 826:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 891              		.loc 1 826 3 is_stmt 1 view .LVU267
 829:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 892              		.loc 1 829 3 view .LVU268
 893 00c8 24F48034 		bic	r4, r4, #65536
 894              	.LVL79:
 829:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 895              		.loc 1 829 3 is_stmt 0 view .LVU269
 896 00cc 24F07304 		bic	r4, r4, #115
 897 00d0 2C43     		orrs	r4, r4, r5
 898              	.LVL80:
 832:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 899              		.loc 1 832 3 is_stmt 1 view .LVU270
 900 00d2 1569     		ldr	r5, [r2, #16]
 901 00d4 23F00203 		bic	r3, r3, #2
 902              	.LVL81:
 835:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 903              		.loc 1 835 3 view .LVU271
 832:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 904              		.loc 1 832 3 is_stmt 0 view .LVU272
 905 00d8 2B43     		orrs	r3, r3, r5
 906              	.LVL82:
 835:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 907              		.loc 1 835 3 view .LVU273
 908 00da 5568     		ldr	r5, [r2, #4]
 909 00dc 23F00103 		bic	r3, r3, #1
 910              	.LVL83:
 835:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 911              		.loc 1 835 3 view .LVU274
 912 00e0 2B43     		orrs	r3, r3, r5
 913              	.LVL84:
 837:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 914              		.loc 1 837 3 is_stmt 1 view .LVU275
 837:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 915              		.loc 1 837 6 is_stmt 0 view .LVU276
 916 00e2 8F4D     		ldr	r5, .L58
 917 00e4 A842     		cmp	r0, r5
 918 00e6 0FD0     		beq	.L44
 837:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 919              		.loc 1 837 7 view .LVU277
 920 00e8 05F50065 		add	r5, r5, #2048
 921 00ec A842     		cmp	r0, r5
 922 00ee 0BD0     		beq	.L44
 923 00f0 05F54065 		add	r5, r5, #3072
 924 00f4 A842     		cmp	r0, r5
 925 00f6 07D0     		beq	.L44
 926 00f8 05F58065 		add	r5, r5, #1024
 927 00fc A842     		cmp	r0, r5
 928 00fe 03D0     		beq	.L44
 929 0100 05F58065 		add	r5, r5, #1024
 930 0104 A842     		cmp	r0, r5
 931 0106 12D1     		bne	.L45
 932              	.L44:
 839:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
 933              		.loc 1 839 5 is_stmt 1 view .LVU278
 840:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 934              		.loc 1 840 5 view .LVU279
 843:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 935              		.loc 1 843 5 view .LVU280
 936 0108 5569     		ldr	r5, [r2, #20]
 937 010a 23F00803 		bic	r3, r3, #8
 938              	.LVL85:
 846:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 939              		.loc 1 846 5 view .LVU281
 843:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 940              		.loc 1 843 5 is_stmt 0 view .LVU282
 941 010e 43EA8503 		orr	r3, r3, r5, lsl #2
 942              	.LVL86:
 846:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 943              		.loc 1 846 5 view .LVU283
 944 0112 9568     		ldr	r5, [r2, #8]
 945 0114 23F00403 		bic	r3, r3, #4
 946              	.LVL87:
 846:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 947              		.loc 1 846 5 view .LVU284
 948 0118 43EA8503 		orr	r3, r3, r5, lsl #2
 949              	.LVL88:
 849:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 950              		.loc 1 849 5 is_stmt 1 view .LVU285
 951 011c 9569     		ldr	r5, [r2, #24]
 952 011e 21F48071 		bic	r1, r1, #256
 953              	.LVL89:
 852:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 954              		.loc 1 852 5 view .LVU286
 849:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 955              		.loc 1 849 5 is_stmt 0 view .LVU287
 956 0122 2943     		orrs	r1, r1, r5
 957              	.LVL90:
 852:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 958              		.loc 1 852 5 view .LVU288
 959 0124 D569     		ldr	r5, [r2, #28]
 960 0126 21F40071 		bic	r1, r1, #512
 961              	.LVL91:
 852:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 962              		.loc 1 852 5 view .LVU289
 963 012a 41EA4501 		orr	r1, r1, r5, lsl #1
 964              	.LVL92:
 965              	.L45:
 856:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 966              		.loc 1 856 3 is_stmt 1 view .LVU290
 862:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 967              		.loc 1 862 3 is_stmt 0 view .LVU291
 968 012e D268     		ldr	r2, [r2, #12]
 969              	.LVL93:
 856:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 970              		.loc 1 856 3 view .LVU292
 971 0130 4160     		str	r1, [r0, #4]
 859:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 972              		.loc 1 859 3 is_stmt 1 view .LVU293
 973 0132 8461     		str	r4, [r0, #24]
 862:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 974              		.loc 1 862 3 view .LVU294
 975              	.LVL94:
 976              	.LBB146:
 977              	.LBI146:
3140:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
 978              		.loc 3 3140 22 view .LVU295
 979              	.LBB147:
3142:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 980              		.loc 3 3142 3 view .LVU296
 981 0134 4263     		str	r2, [r0, #52]
 982              	.LVL95:
3142:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 983              		.loc 3 3142 3 is_stmt 0 view .LVU297
 984              	.LBE147:
 985              	.LBE146:
 865:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 986              		.loc 1 865 3 is_stmt 1 view .LVU298
 987              	.L56:
 865:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 988              		.loc 1 865 3 is_stmt 0 view .LVU299
 989              	.LBE145:
 990              	.LBE144:
 991              	.LBB148:
 992              	.LBB149:
1103:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1104:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   return SUCCESS;
1105:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
1106:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1107:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
1108:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Configure the TIMx output channel 5.
1109:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIMx Timer Instance
1110:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_OCInitStruct pointer to the the TIMx output channel 5 configuration data structure
1111:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
1112:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
1113:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - ERROR: not applicable
1114:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
1115:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
1116:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
1117:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccmr3;
1118:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccer;
1119:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1120:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Check the parameters */
1121:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_TIM_CC5_INSTANCE(TIMx));
1122:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
1123:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
1124:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
1125:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
1126:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
1127:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1128:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Disable the Channel 5: Reset the CC5E Bit */
1129:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
1130:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1131:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CCER register value */
1132:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer = LL_TIM_ReadReg(TIMx, CCER);
1133:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1134:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CCMR3 register value */
1135:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
1136:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1137:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Select the Output Compare Mode */
1138:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
1139:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1140:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Output Compare Polarity */
1141:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
1142:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1143:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Output State */
1144:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
1145:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1146:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
1147:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
1148:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
1149:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
1150:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1151:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the Output Idle state */
1152:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
1153:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1154:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
1155:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1156:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CCMR3 */
1157:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
1158:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1159:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Capture Compare Register value */
1160:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
1161:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1162:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CCER */
1163:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCER, tmpccer);
1164:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1165:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   return SUCCESS;
1166:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
1167:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1168:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
1169:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Configure the TIMx output channel 6.
1170:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIMx Timer Instance
1171:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_OCInitStruct pointer to the the TIMx output channel 6 configuration data structure
1172:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
1173:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
1174:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - ERROR: not applicable
1175:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
1176:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
1177:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
1178:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccmr3;
1179:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccer;
1180:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1181:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Check the parameters */
1182:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_TIM_CC6_INSTANCE(TIMx));
1183:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
1184:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
1185:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
1186:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
1187:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
1188:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1189:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Disable the Channel 5: Reset the CC6E Bit */
1190:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
1191:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1192:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CCER register value */
1193:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer = LL_TIM_ReadReg(TIMx, CCER);
1194:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1195:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Get the TIMx CCMR3 register value */
1196:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
1197:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1198:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Select the Output Compare Mode */
1199:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
1200:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1201:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Output Compare Polarity */
1202:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
1203:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1204:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Output State */
1205:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
1206:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1207:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   if (IS_TIM_BREAK_INSTANCE(TIMx))
1208:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
1209:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
1210:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
1211:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1212:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     /* Set the Output Idle state */
1213:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
1214:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
1215:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1216:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CCMR3 */
1217:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
1218:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1219:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the Capture Compare Register value */
1220:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
1221:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1222:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Write to TIMx CCER */
1223:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 993              		.loc 1 1223 3 is_stmt 1 view .LVU300
 994 0136 0362     		str	r3, [r0, #32]
1224:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1225:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   return SUCCESS;
 995              		.loc 1 1225 3 view .LVU301
 996              	.LVL96:
 997              		.loc 1 1225 3 is_stmt 0 view .LVU302
 998              	.LBE149:
 999              	.LBE148:
 436:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     default:
 1000              		.loc 1 436 7 is_stmt 1 view .LVU303
 435:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 1001              		.loc 1 435 16 is_stmt 0 view .LVU304
 1002 0138 0020     		movs	r0, #0
 1003              	.LVL97:
 436:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     default:
 1004              		.loc 1 436 7 view .LVU305
 1005 013a 6DE7     		b	.L40
 1006              	.LVL98:
 1007              	.L39:
 423:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 1008              		.loc 1 423 7 is_stmt 1 view .LVU306
 1009              	.LBB153:
 1010              	.LBI153:
 878:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 1011              		.loc 1 878 20 view .LVU307
 1012              	.LBB154:
 880:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccer;
 1013              		.loc 1 880 3 view .LVU308
 881:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpcr2;
 1014              		.loc 1 881 3 view .LVU309
 882:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1015              		.loc 1 882 3 view .LVU310
 885:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
 1016              		.loc 1 885 3 view .LVU311
 886:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
 1017              		.loc 1 886 3 view .LVU312
 887:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
 1018              		.loc 1 887 3 view .LVU313
 888:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
 1019              		.loc 1 888 3 view .LVU314
 889:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
 1020              		.loc 1 889 3 view .LVU315
 890:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1021              		.loc 1 890 3 view .LVU316
 893:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1022              		.loc 1 893 3 view .LVU317
 1023 013c 036A     		ldr	r3, [r0, #32]
 908:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1024              		.loc 1 908 3 is_stmt 0 view .LVU318
 1025 013e 1568     		ldr	r5, [r2]
 893:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1026              		.loc 1 893 3 view .LVU319
 1027 0140 23F01003 		bic	r3, r3, #16
 1028 0144 0362     		str	r3, [r0, #32]
 896:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1029              		.loc 1 896 3 is_stmt 1 view .LVU320
 896:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1030              		.loc 1 896 11 is_stmt 0 view .LVU321
 1031 0146 036A     		ldr	r3, [r0, #32]
 1032              	.LVL99:
 899:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1033              		.loc 1 899 3 is_stmt 1 view .LVU322
 899:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1034              		.loc 1 899 10 is_stmt 0 view .LVU323
 1035 0148 4168     		ldr	r1, [r0, #4]
 1036              	.LVL100:
 902:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1037              		.loc 1 902 3 is_stmt 1 view .LVU324
 902:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1038              		.loc 1 902 12 is_stmt 0 view .LVU325
 1039 014a 8469     		ldr	r4, [r0, #24]
 1040              	.LVL101:
 905:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1041              		.loc 1 905 3 is_stmt 1 view .LVU326
 908:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1042              		.loc 1 908 3 view .LVU327
 1043 014c 24F08074 		bic	r4, r4, #16777216
 1044              	.LVL102:
 908:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1045              		.loc 1 908 3 is_stmt 0 view .LVU328
 1046 0150 24F4E644 		bic	r4, r4, #29440
 1047 0154 44EA0524 		orr	r4, r4, r5, lsl #8
 1048              	.LVL103:
 911:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1049              		.loc 1 911 3 is_stmt 1 view .LVU329
 1050 0158 1569     		ldr	r5, [r2, #16]
 1051 015a 23F02003 		bic	r3, r3, #32
 1052              	.LVL104:
 914:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1053              		.loc 1 914 3 view .LVU330
 911:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1054              		.loc 1 911 3 is_stmt 0 view .LVU331
 1055 015e 43EA0513 		orr	r3, r3, r5, lsl #4
 1056              	.LVL105:
 914:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1057              		.loc 1 914 3 view .LVU332
 1058 0162 5568     		ldr	r5, [r2, #4]
 1059 0164 23F01003 		bic	r3, r3, #16
 1060              	.LVL106:
 914:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1061              		.loc 1 914 3 view .LVU333
 1062 0168 43EA0513 		orr	r3, r3, r5, lsl #4
 1063              	.LVL107:
 916:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 1064              		.loc 1 916 3 is_stmt 1 view .LVU334
 916:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 1065              		.loc 1 916 6 is_stmt 0 view .LVU335
 1066 016c 6C4D     		ldr	r5, .L58
 1067 016e A842     		cmp	r0, r5
 1068 0170 0FD0     		beq	.L46
 916:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 1069              		.loc 1 916 7 view .LVU336
 1070 0172 05F50065 		add	r5, r5, #2048
 1071 0176 A842     		cmp	r0, r5
 1072 0178 0BD0     		beq	.L46
 1073 017a 05F54065 		add	r5, r5, #3072
 1074 017e A842     		cmp	r0, r5
 1075 0180 07D0     		beq	.L46
 1076 0182 05F58065 		add	r5, r5, #1024
 1077 0186 A842     		cmp	r0, r5
 1078 0188 03D0     		beq	.L46
 1079 018a 05F58065 		add	r5, r5, #1024
 1080 018e A842     		cmp	r0, r5
 1081 0190 13D1     		bne	.L47
 1082              	.L46:
 918:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
 1083              		.loc 1 918 5 is_stmt 1 view .LVU337
 919:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1084              		.loc 1 919 5 view .LVU338
 922:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1085              		.loc 1 922 5 view .LVU339
 1086 0192 5569     		ldr	r5, [r2, #20]
 1087 0194 23F08003 		bic	r3, r3, #128
 1088              	.LVL108:
 925:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1089              		.loc 1 925 5 view .LVU340
 922:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1090              		.loc 1 922 5 is_stmt 0 view .LVU341
 1091 0198 43EA8513 		orr	r3, r3, r5, lsl #6
 1092              	.LVL109:
 925:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1093              		.loc 1 925 5 view .LVU342
 1094 019c 9568     		ldr	r5, [r2, #8]
 1095 019e 23F04003 		bic	r3, r3, #64
 1096              	.LVL110:
 925:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1097              		.loc 1 925 5 view .LVU343
 1098 01a2 43EA8513 		orr	r3, r3, r5, lsl #6
 1099              	.LVL111:
 928:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1100              		.loc 1 928 5 is_stmt 1 view .LVU344
 1101 01a6 9569     		ldr	r5, [r2, #24]
 1102 01a8 21F48061 		bic	r1, r1, #1024
 1103              	.LVL112:
 931:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 1104              		.loc 1 931 5 view .LVU345
 928:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1105              		.loc 1 928 5 is_stmt 0 view .LVU346
 1106 01ac 41EA8501 		orr	r1, r1, r5, lsl #2
 1107              	.LVL113:
 931:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 1108              		.loc 1 931 5 view .LVU347
 1109 01b0 D569     		ldr	r5, [r2, #28]
 1110 01b2 21F40061 		bic	r1, r1, #2048
 1111              	.LVL114:
 931:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 1112              		.loc 1 931 5 view .LVU348
 1113 01b6 41EAC501 		orr	r1, r1, r5, lsl #3
 1114              	.LVL115:
 1115              	.L47:
 935:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1116              		.loc 1 935 3 is_stmt 1 view .LVU349
 941:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1117              		.loc 1 941 3 is_stmt 0 view .LVU350
 1118 01ba D268     		ldr	r2, [r2, #12]
 1119              	.LVL116:
 935:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1120              		.loc 1 935 3 view .LVU351
 1121 01bc 4160     		str	r1, [r0, #4]
 938:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1122              		.loc 1 938 3 is_stmt 1 view .LVU352
 1123 01be 8461     		str	r4, [r0, #24]
 941:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1124              		.loc 1 941 3 view .LVU353
 1125              	.LVL117:
 1126              	.LBB155:
 1127              	.LBI155:
3158:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
 1128              		.loc 3 3158 22 view .LVU354
 1129              	.LBB156:
3160:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 1130              		.loc 3 3160 3 view .LVU355
 1131 01c0 8263     		str	r2, [r0, #56]
 1132              	.LVL118:
3160:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 1133              		.loc 3 3160 3 is_stmt 0 view .LVU356
 1134              	.LBE156:
 1135              	.LBE155:
 944:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1136              		.loc 1 944 3 is_stmt 1 view .LVU357
 1137 01c2 B8E7     		b	.L56
 1138              	.LVL119:
 1139              	.L36:
 944:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1140              		.loc 1 944 3 is_stmt 0 view .LVU358
 1141              	.LBE154:
 1142              	.LBE153:
 426:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 1143              		.loc 1 426 7 is_stmt 1 view .LVU359
 1144              	.LBB157:
 1145              	.LBI157:
 957:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 1146              		.loc 1 957 20 view .LVU360
 1147              	.LBB158:
 959:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccer;
 1148              		.loc 1 959 3 view .LVU361
 960:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpcr2;
 1149              		.loc 1 960 3 view .LVU362
 961:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1150              		.loc 1 961 3 view .LVU363
 964:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
 1151              		.loc 1 964 3 view .LVU364
 965:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
 1152              		.loc 1 965 3 view .LVU365
 966:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
 1153              		.loc 1 966 3 view .LVU366
 967:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
 1154              		.loc 1 967 3 view .LVU367
 968:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
 1155              		.loc 1 968 3 view .LVU368
 969:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1156              		.loc 1 969 3 view .LVU369
 972:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1157              		.loc 1 972 3 view .LVU370
 1158 01c4 036A     		ldr	r3, [r0, #32]
 987:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1159              		.loc 1 987 3 is_stmt 0 view .LVU371
 1160 01c6 1568     		ldr	r5, [r2]
 972:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1161              		.loc 1 972 3 view .LVU372
 1162 01c8 23F48073 		bic	r3, r3, #256
 1163 01cc 0362     		str	r3, [r0, #32]
 975:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1164              		.loc 1 975 3 is_stmt 1 view .LVU373
 975:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1165              		.loc 1 975 11 is_stmt 0 view .LVU374
 1166 01ce 036A     		ldr	r3, [r0, #32]
 1167              	.LVL120:
 978:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1168              		.loc 1 978 3 is_stmt 1 view .LVU375
 978:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1169              		.loc 1 978 10 is_stmt 0 view .LVU376
 1170 01d0 4168     		ldr	r1, [r0, #4]
 1171              	.LVL121:
 981:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1172              		.loc 1 981 3 is_stmt 1 view .LVU377
 981:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1173              		.loc 1 981 12 is_stmt 0 view .LVU378
 1174 01d2 C469     		ldr	r4, [r0, #28]
 1175              	.LVL122:
 984:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1176              		.loc 1 984 3 is_stmt 1 view .LVU379
 987:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1177              		.loc 1 987 3 view .LVU380
 1178 01d4 24F48034 		bic	r4, r4, #65536
 1179              	.LVL123:
 987:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1180              		.loc 1 987 3 is_stmt 0 view .LVU381
 1181 01d8 24F07304 		bic	r4, r4, #115
 1182 01dc 2C43     		orrs	r4, r4, r5
 1183              	.LVL124:
 990:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1184              		.loc 1 990 3 is_stmt 1 view .LVU382
 1185 01de 1569     		ldr	r5, [r2, #16]
 1186 01e0 23F40073 		bic	r3, r3, #512
 1187              	.LVL125:
 993:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1188              		.loc 1 993 3 view .LVU383
 990:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1189              		.loc 1 990 3 is_stmt 0 view .LVU384
 1190 01e4 43EA0523 		orr	r3, r3, r5, lsl #8
 1191              	.LVL126:
 993:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1192              		.loc 1 993 3 view .LVU385
 1193 01e8 5568     		ldr	r5, [r2, #4]
 1194 01ea 23F48073 		bic	r3, r3, #256
 1195              	.LVL127:
 993:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1196              		.loc 1 993 3 view .LVU386
 1197 01ee 43EA0523 		orr	r3, r3, r5, lsl #8
 1198              	.LVL128:
 995:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 1199              		.loc 1 995 3 is_stmt 1 view .LVU387
 995:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 1200              		.loc 1 995 6 is_stmt 0 view .LVU388
 1201 01f2 4B4D     		ldr	r5, .L58
 1202 01f4 A842     		cmp	r0, r5
 1203 01f6 0FD0     		beq	.L48
 995:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 1204              		.loc 1 995 7 view .LVU389
 1205 01f8 05F50065 		add	r5, r5, #2048
 1206 01fc A842     		cmp	r0, r5
 1207 01fe 0BD0     		beq	.L48
 1208 0200 05F54065 		add	r5, r5, #3072
 1209 0204 A842     		cmp	r0, r5
 1210 0206 07D0     		beq	.L48
 1211 0208 05F58065 		add	r5, r5, #1024
 1212 020c A842     		cmp	r0, r5
 1213 020e 03D0     		beq	.L48
 1214 0210 05F58065 		add	r5, r5, #1024
 1215 0214 A842     		cmp	r0, r5
 1216 0216 13D1     		bne	.L49
 1217              	.L48:
 997:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
 1218              		.loc 1 997 5 is_stmt 1 view .LVU390
 998:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1219              		.loc 1 998 5 view .LVU391
1001:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1220              		.loc 1 1001 5 view .LVU392
 1221 0218 5569     		ldr	r5, [r2, #20]
 1222 021a 23F40063 		bic	r3, r3, #2048
 1223              	.LVL129:
1004:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1224              		.loc 1 1004 5 view .LVU393
1001:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1225              		.loc 1 1001 5 is_stmt 0 view .LVU394
 1226 021e 43EA8523 		orr	r3, r3, r5, lsl #10
 1227              	.LVL130:
1004:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1228              		.loc 1 1004 5 view .LVU395
 1229 0222 9568     		ldr	r5, [r2, #8]
 1230 0224 23F48063 		bic	r3, r3, #1024
 1231              	.LVL131:
1004:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1232              		.loc 1 1004 5 view .LVU396
 1233 0228 43EA8523 		orr	r3, r3, r5, lsl #10
 1234              	.LVL132:
1007:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1235              		.loc 1 1007 5 is_stmt 1 view .LVU397
 1236 022c 9569     		ldr	r5, [r2, #24]
 1237 022e 21F48051 		bic	r1, r1, #4096
 1238              	.LVL133:
1010:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 1239              		.loc 1 1010 5 view .LVU398
1007:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1240              		.loc 1 1007 5 is_stmt 0 view .LVU399
 1241 0232 41EA0511 		orr	r1, r1, r5, lsl #4
 1242              	.LVL134:
1010:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 1243              		.loc 1 1010 5 view .LVU400
 1244 0236 D569     		ldr	r5, [r2, #28]
 1245 0238 21F40051 		bic	r1, r1, #8192
 1246              	.LVL135:
1010:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 1247              		.loc 1 1010 5 view .LVU401
 1248 023c 41EA4511 		orr	r1, r1, r5, lsl #5
 1249              	.LVL136:
 1250              	.L49:
1014:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1251              		.loc 1 1014 3 is_stmt 1 view .LVU402
1020:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1252              		.loc 1 1020 3 is_stmt 0 view .LVU403
 1253 0240 D268     		ldr	r2, [r2, #12]
 1254              	.LVL137:
1014:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1255              		.loc 1 1014 3 view .LVU404
 1256 0242 4160     		str	r1, [r0, #4]
1017:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1257              		.loc 1 1017 3 is_stmt 1 view .LVU405
 1258 0244 C461     		str	r4, [r0, #28]
1020:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1259              		.loc 1 1020 3 view .LVU406
 1260              	.LVL138:
 1261              	.LBB159:
 1262              	.LBI159:
3176:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
 1263              		.loc 3 3176 22 view .LVU407
 1264              	.LBB160:
3178:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 1265              		.loc 3 3178 3 view .LVU408
 1266 0246 C263     		str	r2, [r0, #60]
 1267              	.LVL139:
3178:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 1268              		.loc 3 3178 3 is_stmt 0 view .LVU409
 1269              	.LBE160:
 1270              	.LBE159:
1023:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1271              		.loc 1 1023 3 is_stmt 1 view .LVU410
 1272 0248 75E7     		b	.L56
 1273              	.LVL140:
 1274              	.L41:
1023:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1275              		.loc 1 1023 3 is_stmt 0 view .LVU411
 1276              	.LBE158:
 1277              	.LBE157:
 432:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 1278              		.loc 1 432 7 is_stmt 1 view .LVU412
 1279              	.LBB161:
 1280              	.LBI161:
1115:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 1281              		.loc 1 1115 20 view .LVU413
 1282              	.LBB162:
1117:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccer;
 1283              		.loc 1 1117 3 view .LVU414
1118:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1284              		.loc 1 1118 3 view .LVU415
1121:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
 1285              		.loc 1 1121 3 view .LVU416
1122:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
 1286              		.loc 1 1122 3 view .LVU417
1123:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
 1287              		.loc 1 1123 3 view .LVU418
1124:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
 1288              		.loc 1 1124 3 view .LVU419
1125:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
 1289              		.loc 1 1125 3 view .LVU420
1126:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1290              		.loc 1 1126 3 view .LVU421
1129:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1291              		.loc 1 1129 3 view .LVU422
 1292 024a 036A     		ldr	r3, [r0, #32]
1138:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1293              		.loc 1 1138 3 is_stmt 0 view .LVU423
 1294 024c 1468     		ldr	r4, [r2]
1129:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1295              		.loc 1 1129 3 view .LVU424
 1296 024e 23F48033 		bic	r3, r3, #65536
 1297 0252 0362     		str	r3, [r0, #32]
1132:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1298              		.loc 1 1132 3 is_stmt 1 view .LVU425
1132:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1299              		.loc 1 1132 11 is_stmt 0 view .LVU426
 1300 0254 036A     		ldr	r3, [r0, #32]
 1301              	.LVL141:
1135:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1302              		.loc 1 1135 3 is_stmt 1 view .LVU427
1135:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1303              		.loc 1 1135 12 is_stmt 0 view .LVU428
 1304 0256 016D     		ldr	r1, [r0, #80]
 1305              	.LVL142:
1138:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1306              		.loc 1 1138 3 is_stmt 1 view .LVU429
 1307 0258 21F48031 		bic	r1, r1, #65536
 1308              	.LVL143:
1138:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1309              		.loc 1 1138 3 is_stmt 0 view .LVU430
 1310 025c 21F07001 		bic	r1, r1, #112
 1311 0260 0C43     		orrs	r4, r4, r1
 1312              	.LVL144:
1141:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1313              		.loc 1 1141 3 is_stmt 1 view .LVU431
 1314 0262 1169     		ldr	r1, [r2, #16]
 1315 0264 23F40033 		bic	r3, r3, #131072
 1316              	.LVL145:
1144:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1317              		.loc 1 1144 3 view .LVU432
1141:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1318              		.loc 1 1141 3 is_stmt 0 view .LVU433
 1319 0268 43EA0143 		orr	r3, r3, r1, lsl #16
 1320              	.LVL146:
1144:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1321              		.loc 1 1144 3 view .LVU434
 1322 026c 5168     		ldr	r1, [r2, #4]
 1323 026e 23F48033 		bic	r3, r3, #65536
 1324              	.LVL147:
1144:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1325              		.loc 1 1144 3 view .LVU435
 1326 0272 43EA0143 		orr	r3, r3, r1, lsl #16
 1327              	.LVL148:
1146:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 1328              		.loc 1 1146 3 is_stmt 1 view .LVU436
1146:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 1329              		.loc 1 1146 6 is_stmt 0 view .LVU437
 1330 0276 2A49     		ldr	r1, .L58
 1331 0278 8842     		cmp	r0, r1
 1332 027a 0FD0     		beq	.L52
1146:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 1333              		.loc 1 1146 7 view .LVU438
 1334 027c 01F50061 		add	r1, r1, #2048
 1335 0280 8842     		cmp	r0, r1
 1336 0282 0BD0     		beq	.L52
 1337 0284 01F54061 		add	r1, r1, #3072
 1338 0288 8842     		cmp	r0, r1
 1339 028a 07D0     		beq	.L52
 1340 028c 01F58061 		add	r1, r1, #1024
 1341 0290 8842     		cmp	r0, r1
 1342 0292 03D0     		beq	.L52
 1343 0294 01F58061 		add	r1, r1, #1024
 1344 0298 8842     		cmp	r0, r1
 1345 029a 06D1     		bne	.L53
 1346              	.L52:
1148:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
 1347              		.loc 1 1148 5 is_stmt 1 view .LVU439
1149:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1348              		.loc 1 1149 5 view .LVU440
1152:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1349              		.loc 1 1152 5 view .LVU441
 1350 029c 4168     		ldr	r1, [r0, #4]
 1351 029e 9569     		ldr	r5, [r2, #24]
 1352 02a0 21F48031 		bic	r1, r1, #65536
 1353 02a4 41EA0521 		orr	r1, r1, r5, lsl #8
 1354 02a8 4160     		str	r1, [r0, #4]
 1355              	.L53:
1157:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1356              		.loc 1 1157 3 view .LVU442
 1357 02aa 0465     		str	r4, [r0, #80]
1160:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1358              		.loc 1 1160 3 view .LVU443
 1359 02ac D268     		ldr	r2, [r2, #12]
 1360              	.LVL149:
 1361              	.LBB163:
 1362              	.LBI163:
3209:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
 1363              		.loc 3 3209 22 view .LVU444
 1364              	.LBB164:
3211:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 1365              		.loc 3 3211 3 view .LVU445
 1366 02ae 816C     		ldr	r1, [r0, #72]
 1367 02b0 8264     		str	r2, [r0, #72]
 1368              	.LVL150:
3211:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 1369              		.loc 3 3211 3 is_stmt 0 view .LVU446
 1370              	.LBE164:
 1371              	.LBE163:
1163:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1372              		.loc 1 1163 3 is_stmt 1 view .LVU447
 1373 02b2 40E7     		b	.L56
 1374              	.LVL151:
 1375              	.L42:
1163:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1376              		.loc 1 1163 3 is_stmt 0 view .LVU448
 1377              	.LBE162:
 1378              	.LBE161:
 435:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 1379              		.loc 1 435 7 is_stmt 1 view .LVU449
 1380              	.LBB165:
 1381              	.LBI148:
1176:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 1382              		.loc 1 1176 20 view .LVU450
 1383              	.LBB152:
1178:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccer;
 1384              		.loc 1 1178 3 view .LVU451
1179:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1385              		.loc 1 1179 3 view .LVU452
1182:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
 1386              		.loc 1 1182 3 view .LVU453
1183:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
 1387              		.loc 1 1183 3 view .LVU454
1184:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
 1388              		.loc 1 1184 3 view .LVU455
1185:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
 1389              		.loc 1 1185 3 view .LVU456
1186:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
 1390              		.loc 1 1186 3 view .LVU457
1187:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1391              		.loc 1 1187 3 view .LVU458
1190:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1392              		.loc 1 1190 3 view .LVU459
 1393 02b4 036A     		ldr	r3, [r0, #32]
1199:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1394              		.loc 1 1199 3 is_stmt 0 view .LVU460
 1395 02b6 1468     		ldr	r4, [r2]
1190:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1396              		.loc 1 1190 3 view .LVU461
 1397 02b8 23F48013 		bic	r3, r3, #1048576
 1398 02bc 0362     		str	r3, [r0, #32]
1193:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1399              		.loc 1 1193 3 is_stmt 1 view .LVU462
1193:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1400              		.loc 1 1193 11 is_stmt 0 view .LVU463
 1401 02be 036A     		ldr	r3, [r0, #32]
 1402              	.LVL152:
1196:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1403              		.loc 1 1196 3 is_stmt 1 view .LVU464
1196:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1404              		.loc 1 1196 12 is_stmt 0 view .LVU465
 1405 02c0 016D     		ldr	r1, [r0, #80]
 1406              	.LVL153:
1199:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1407              		.loc 1 1199 3 is_stmt 1 view .LVU466
 1408 02c2 21F08071 		bic	r1, r1, #16777216
 1409              	.LVL154:
1199:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1410              		.loc 1 1199 3 is_stmt 0 view .LVU467
 1411 02c6 21F4E041 		bic	r1, r1, #28672
 1412 02ca 41EA0424 		orr	r4, r1, r4, lsl #8
 1413              	.LVL155:
1202:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1414              		.loc 1 1202 3 is_stmt 1 view .LVU468
 1415 02ce 1169     		ldr	r1, [r2, #16]
 1416 02d0 23F40013 		bic	r3, r3, #2097152
 1417              	.LVL156:
1205:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1418              		.loc 1 1205 3 view .LVU469
1202:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1419              		.loc 1 1202 3 is_stmt 0 view .LVU470
 1420 02d4 43EA0153 		orr	r3, r3, r1, lsl #20
 1421              	.LVL157:
1205:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1422              		.loc 1 1205 3 view .LVU471
 1423 02d8 5168     		ldr	r1, [r2, #4]
 1424 02da 23F48013 		bic	r3, r3, #1048576
 1425              	.LVL158:
1205:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1426              		.loc 1 1205 3 view .LVU472
 1427 02de 43EA0153 		orr	r3, r3, r1, lsl #20
 1428              	.LVL159:
1207:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 1429              		.loc 1 1207 3 is_stmt 1 view .LVU473
1207:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 1430              		.loc 1 1207 6 is_stmt 0 view .LVU474
 1431 02e2 0F49     		ldr	r1, .L58
 1432 02e4 8842     		cmp	r0, r1
 1433 02e6 0FD0     		beq	.L54
1207:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 1434              		.loc 1 1207 7 view .LVU475
 1435 02e8 01F50061 		add	r1, r1, #2048
 1436 02ec 8842     		cmp	r0, r1
 1437 02ee 0BD0     		beq	.L54
 1438 02f0 01F54061 		add	r1, r1, #3072
 1439 02f4 8842     		cmp	r0, r1
 1440 02f6 07D0     		beq	.L54
 1441 02f8 01F58061 		add	r1, r1, #1024
 1442 02fc 8842     		cmp	r0, r1
 1443 02fe 03D0     		beq	.L54
 1444 0300 01F58061 		add	r1, r1, #1024
 1445 0304 8842     		cmp	r0, r1
 1446 0306 06D1     		bne	.L55
 1447              	.L54:
1209:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
 1448              		.loc 1 1209 5 is_stmt 1 view .LVU476
1210:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1449              		.loc 1 1210 5 view .LVU477
1213:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 1450              		.loc 1 1213 5 view .LVU478
 1451 0308 4168     		ldr	r1, [r0, #4]
 1452 030a 9569     		ldr	r5, [r2, #24]
 1453 030c 21F48021 		bic	r1, r1, #262144
 1454 0310 41EA8521 		orr	r1, r1, r5, lsl #10
 1455 0314 4160     		str	r1, [r0, #4]
 1456              	.L55:
1217:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1457              		.loc 1 1217 3 view .LVU479
1220:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1458              		.loc 1 1220 3 is_stmt 0 view .LVU480
 1459 0316 D268     		ldr	r2, [r2, #12]
 1460              	.LVL160:
1217:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1461              		.loc 1 1217 3 view .LVU481
 1462 0318 0465     		str	r4, [r0, #80]
1220:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1463              		.loc 1 1220 3 is_stmt 1 view .LVU482
 1464              	.LVL161:
 1465              	.LBB150:
 1466              	.LBI150:
3224:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
 1467              		.loc 3 3224 22 view .LVU483
 1468              	.LBB151:
3226:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 1469              		.loc 3 3226 3 view .LVU484
 1470 031a C264     		str	r2, [r0, #76]
 1471 031c 0BE7     		b	.L56
 1472              	.L59:
 1473 031e 00BF     		.align	2
 1474              	.L58:
 1475 0320 002C0140 		.word	1073818624
 1476              	.LBE151:
 1477              	.LBE150:
 1478              	.LBE152:
 1479              	.LBE165:
 1480              		.cfi_endproc
 1481              	.LFE436:
 1483              		.section	.text.LL_TIM_IC_StructInit,"ax",%progbits
 1484              		.align	1
 1485              		.global	LL_TIM_IC_StructInit
 1486              		.syntax unified
 1487              		.thumb
 1488              		.thumb_func
 1489              		.fpu fpv4-sp-d16
 1491              	LL_TIM_IC_StructInit:
 1492              	.LVL162:
 1493              	.LFB437:
 451:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the default configuration */
 1494              		.loc 1 451 1 view -0
 1495              		.cfi_startproc
 1496              		@ args = 0, pretend = 0, frame = 0
 1497              		@ frame_needed = 0, uses_anonymous_args = 0
 1498              		@ link register save eliminated.
 453:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_ICInitStruct->ICActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
 1499              		.loc 1 453 3 view .LVU486
 454:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_ICInitStruct->ICPrescaler   = LL_TIM_ICPSC_DIV1;
 1500              		.loc 1 454 35 is_stmt 0 view .LVU487
 1501 0000 0023     		movs	r3, #0
 1502 0002 4FF48032 		mov	r2, #65536
 1503 0006 C0E90032 		strd	r3, r2, [r0]
 455:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_ICInitStruct->ICFilter      = LL_TIM_IC_FILTER_FDIV1;
 1504              		.loc 1 455 3 is_stmt 1 view .LVU488
 456:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 1505              		.loc 1 456 35 is_stmt 0 view .LVU489
 1506 000a C0E90233 		strd	r3, r3, [r0, #8]
 457:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1507              		.loc 1 457 1 view .LVU490
 1508 000e 7047     		bx	lr
 1509              		.cfi_endproc
 1510              	.LFE437:
 1512              		.section	.text.LL_TIM_IC_Init,"ax",%progbits
 1513              		.align	1
 1514              		.global	LL_TIM_IC_Init
 1515              		.syntax unified
 1516              		.thumb
 1517              		.thumb_func
 1518              		.fpu fpv4-sp-d16
 1520              	LL_TIM_IC_Init:
 1521              	.LVL163:
 1522              	.LFB438:
 473:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   ErrorStatus result = ERROR;
 1523              		.loc 1 473 1 is_stmt 1 view -0
 1524              		.cfi_startproc
 1525              		@ args = 0, pretend = 0, frame = 0
 1526              		@ frame_needed = 0, uses_anonymous_args = 0
 474:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1527              		.loc 1 474 3 view .LVU492
 476:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 1528              		.loc 1 476 3 view .LVU493
 1529 0000 1029     		cmp	r1, #16
 473:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   ErrorStatus result = ERROR;
 1530              		.loc 1 473 1 is_stmt 0 view .LVU494
 1531 0002 10B5     		push	{r4, lr}
 1532              		.cfi_def_cfa_offset 8
 1533              		.cfi_offset 4, -8
 1534              		.cfi_offset 14, -4
 476:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 1535              		.loc 1 476 3 view .LVU495
 1536 0004 3BD0     		beq	.L62
 1537 0006 03D8     		bhi	.L63
 1538 0008 0129     		cmp	r1, #1
 1539 000a 1FD0     		beq	.L64
 1540              	.L69:
 474:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1541              		.loc 1 474 15 view .LVU496
 1542 000c 0120     		movs	r0, #1
 1543              	.LVL164:
 1544              	.L65:
 494:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 1545              		.loc 1 494 3 is_stmt 1 view .LVU497
 495:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1546              		.loc 1 495 1 is_stmt 0 view .LVU498
 1547 000e 10BD     		pop	{r4, pc}
 1548              	.LVL165:
 1549              	.L63:
 476:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 1550              		.loc 1 476 3 view .LVU499
 1551 0010 B1F5807F 		cmp	r1, #256
 1552 0014 4BD0     		beq	.L66
 1553 0016 B1F5805F 		cmp	r1, #4096
 1554 001a F7D1     		bne	.L69
 488:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 1555              		.loc 1 488 7 is_stmt 1 view .LVU500
 1556              	.LVL166:
 1557              	.LBB174:
 1558              	.LBI174:
1226:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
1227:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1228:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
1229:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Configure the TIMx input channel 1.
1230:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIMx Timer Instance
1231:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_ICInitStruct pointer to the the TIMx input channel 1 configuration data structure
1232:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
1233:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
1234:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - ERROR: not applicable
1235:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
1236:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus IC1Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
1237:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
1238:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Check the parameters */
1239:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_TIM_CC1_INSTANCE(TIMx));
1240:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));
1241:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
1242:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
1243:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));
1244:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1245:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
1246:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
1247:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1248:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Select the Input and set the filter and the prescaler value */
1249:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(TIMx->CCMR1,
1250:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCMR1_CC1S | TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC),
1251:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPr
1252:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1253:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Select the Polarity and set the CC1E Bit */
1254:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(TIMx->CCER,
1255:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCER_CC1P | TIM_CCER_CC1NP),
1256:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_ICInitStruct->ICPolarity | TIM_CCER_CC1E));
1257:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1258:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   return SUCCESS;
1259:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
1260:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1261:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
1262:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Configure the TIMx input channel 2.
1263:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIMx Timer Instance
1264:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_ICInitStruct pointer to the the TIMx input channel 2 configuration data structure
1265:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
1266:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
1267:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - ERROR: not applicable
1268:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
1269:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus IC2Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
1270:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
1271:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Check the parameters */
1272:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_TIM_CC2_INSTANCE(TIMx));
1273:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));
1274:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
1275:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
1276:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));
1277:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1278:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
1279:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIMx->CCER &= (uint32_t)~TIM_CCER_CC2E;
1280:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1281:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Select the Input and set the filter and the prescaler value */
1282:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(TIMx->CCMR1,
1283:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCMR1_CC2S | TIM_CCMR1_IC2F | TIM_CCMR1_IC2PSC),
1284:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPr
1285:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1286:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Select the Polarity and set the CC2E Bit */
1287:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(TIMx->CCER,
1288:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCER_CC2P | TIM_CCER_CC2NP),
1289:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              ((TIM_ICInitStruct->ICPolarity << 4U) | TIM_CCER_CC2E));
1290:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1291:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   return SUCCESS;
1292:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
1293:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1294:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
1295:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Configure the TIMx input channel 3.
1296:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIMx Timer Instance
1297:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_ICInitStruct pointer to the the TIMx input channel 3 configuration data structure
1298:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
1299:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
1300:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - ERROR: not applicable
1301:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
1302:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus IC3Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
1303:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
1304:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Check the parameters */
1305:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_TIM_CC3_INSTANCE(TIMx));
1306:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));
1307:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
1308:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
1309:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));
1310:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1311:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
1312:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIMx->CCER &= (uint32_t)~TIM_CCER_CC3E;
1313:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1314:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Select the Input and set the filter and the prescaler value */
1315:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(TIMx->CCMR2,
1316:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCMR2_CC3S | TIM_CCMR2_IC3F | TIM_CCMR2_IC3PSC),
1317:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPr
1318:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1319:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Select the Polarity and set the CC3E Bit */
1320:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(TIMx->CCER,
1321:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCER_CC3P | TIM_CCER_CC3NP),
1322:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              ((TIM_ICInitStruct->ICPolarity << 8U) | TIM_CCER_CC3E));
1323:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1324:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   return SUCCESS;
1325:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
1326:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1327:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
1328:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @brief  Configure the TIMx input channel 4.
1329:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIMx Timer Instance
1330:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @param  TIM_ICInitStruct pointer to the the TIMx input channel 4 configuration data structure
1331:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   * @retval An ErrorStatus enumeration value:
1332:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - SUCCESS: TIMx registers are de-initialized
1333:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   *          - ERROR: not applicable
1334:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   */
1335:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** static ErrorStatus IC4Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)
 1559              		.loc 1 1335 20 view .LVU501
 1560              	.LBB175:
1336:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
1337:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Check the parameters */
1338:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_TIM_CC4_INSTANCE(TIMx));
 1561              		.loc 1 1338 3 view .LVU502
1339:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));
 1562              		.loc 1 1339 3 view .LVU503
1340:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
 1563              		.loc 1 1340 3 view .LVU504
1341:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
 1564              		.loc 1 1341 3 view .LVU505
1342:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));
 1565              		.loc 1 1342 3 view .LVU506
1343:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1344:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
1345:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIMx->CCER &= (uint32_t)~TIM_CCER_CC4E;
 1566              		.loc 1 1345 3 view .LVU507
 1567              		.loc 1 1345 14 is_stmt 0 view .LVU508
 1568 001c 036A     		ldr	r3, [r0, #32]
1346:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1347:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Select the Input and set the filter and the prescaler value */
1348:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(TIMx->CCMR2,
 1569              		.loc 1 1348 3 view .LVU509
 1570 001e D468     		ldr	r4, [r2, #12]
 1571 0020 5168     		ldr	r1, [r2, #4]
 1572              	.LVL167:
1345:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1573              		.loc 1 1345 14 view .LVU510
 1574 0022 23F48053 		bic	r3, r3, #4096
 1575 0026 0362     		str	r3, [r0, #32]
 1576              		.loc 1 1348 3 is_stmt 1 view .LVU511
 1577 0028 C369     		ldr	r3, [r0, #28]
 1578 002a 2143     		orrs	r1, r1, r4
 1579 002c 9468     		ldr	r4, [r2, #8]
1349:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCMR2_CC4S | TIM_CCMR2_IC4F | TIM_CCMR2_IC4PSC),
1350:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPr
1351:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1352:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Select the Polarity and set the CC2E Bit */
1353:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(TIMx->CCER,
 1580              		.loc 1 1353 3 is_stmt 0 view .LVU512
 1581 002e 1268     		ldr	r2, [r2]
 1582              	.LVL168:
1348:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCMR2_CC4S | TIM_CCMR2_IC4F | TIM_CCMR2_IC4PSC),
 1583              		.loc 1 1348 3 view .LVU513
 1584 0030 2143     		orrs	r1, r1, r4
 1585 0032 23F47F43 		bic	r3, r3, #65280
 1586 0036 43EA1123 		orr	r3, r3, r1, lsr #8
 1587 003a C361     		str	r3, [r0, #28]
 1588              		.loc 1 1353 3 is_stmt 1 view .LVU514
 1589 003c 036A     		ldr	r3, [r0, #32]
 1590 003e 23F42043 		bic	r3, r3, #40960
 1591 0042 43EA0233 		orr	r3, r3, r2, lsl #12
 1592 0046 43F48053 		orr	r3, r3, #4096
 1593 004a 15E0     		b	.L68
 1594              	.LVL169:
 1595              	.L64:
 1596              		.loc 1 1353 3 is_stmt 0 view .LVU515
 1597              	.LBE175:
 1598              	.LBE174:
 479:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 1599              		.loc 1 479 7 is_stmt 1 view .LVU516
 1600              	.LBB177:
 1601              	.LBI177:
1236:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 1602              		.loc 1 1236 20 view .LVU517
 1603              	.LBB178:
1239:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));
 1604              		.loc 1 1239 3 view .LVU518
1240:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
 1605              		.loc 1 1240 3 view .LVU519
1241:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
 1606              		.loc 1 1241 3 view .LVU520
1242:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));
 1607              		.loc 1 1242 3 view .LVU521
1243:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1608              		.loc 1 1243 3 view .LVU522
1246:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1609              		.loc 1 1246 3 view .LVU523
1246:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1610              		.loc 1 1246 14 is_stmt 0 view .LVU524
 1611 004c 036A     		ldr	r3, [r0, #32]
1249:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCMR1_CC1S | TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC),
 1612              		.loc 1 1249 3 view .LVU525
 1613 004e D468     		ldr	r4, [r2, #12]
 1614 0050 5168     		ldr	r1, [r2, #4]
 1615              	.LVL170:
1246:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1616              		.loc 1 1246 14 view .LVU526
 1617 0052 23F00103 		bic	r3, r3, #1
 1618 0056 0362     		str	r3, [r0, #32]
1249:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCMR1_CC1S | TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC),
 1619              		.loc 1 1249 3 is_stmt 1 view .LVU527
 1620 0058 8369     		ldr	r3, [r0, #24]
 1621 005a 2143     		orrs	r1, r1, r4
 1622 005c 9468     		ldr	r4, [r2, #8]
1254:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCER_CC1P | TIM_CCER_CC1NP),
 1623              		.loc 1 1254 3 is_stmt 0 view .LVU528
 1624 005e 1268     		ldr	r2, [r2]
 1625              	.LVL171:
1249:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCMR1_CC1S | TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC),
 1626              		.loc 1 1249 3 view .LVU529
 1627 0060 2143     		orrs	r1, r1, r4
 1628 0062 23F0FF03 		bic	r3, r3, #255
 1629 0066 43EA1143 		orr	r3, r3, r1, lsr #16
 1630 006a 8361     		str	r3, [r0, #24]
1254:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCER_CC1P | TIM_CCER_CC1NP),
 1631              		.loc 1 1254 3 is_stmt 1 view .LVU530
 1632 006c 036A     		ldr	r3, [r0, #32]
 1633 006e 23F00A03 		bic	r3, r3, #10
 1634 0072 1343     		orrs	r3, r3, r2
 1635 0074 43F00103 		orr	r3, r3, #1
 1636              	.LVL172:
 1637              	.L68:
1254:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCER_CC1P | TIM_CCER_CC1NP),
 1638              		.loc 1 1254 3 is_stmt 0 view .LVU531
 1639              	.LBE178:
 1640              	.LBE177:
 1641              	.LBB179:
 1642              	.LBB176:
 1643              		.loc 1 1353 3 view .LVU532
 1644 0078 0362     		str	r3, [r0, #32]
1354:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCER_CC4P | TIM_CCER_CC4NP),
1355:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              ((TIM_ICInitStruct->ICPolarity << 12U) | TIM_CCER_CC4E));
1356:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
1357:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   return SUCCESS;
 1645              		.loc 1 1357 3 is_stmt 1 view .LVU533
 1646              	.LVL173:
 1647              		.loc 1 1357 3 is_stmt 0 view .LVU534
 1648              	.LBE176:
 1649              	.LBE179:
 489:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     default:
 1650              		.loc 1 489 7 is_stmt 1 view .LVU535
 488:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 1651              		.loc 1 488 16 is_stmt 0 view .LVU536
 1652 007a 0020     		movs	r0, #0
 1653              	.LVL174:
 489:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     default:
 1654              		.loc 1 489 7 view .LVU537
 1655 007c C7E7     		b	.L65
 1656              	.LVL175:
 1657              	.L62:
 482:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 1658              		.loc 1 482 7 is_stmt 1 view .LVU538
 1659              	.LBB180:
 1660              	.LBI180:
1269:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 1661              		.loc 1 1269 20 view .LVU539
 1662              	.LBB181:
1272:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));
 1663              		.loc 1 1272 3 view .LVU540
1273:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
 1664              		.loc 1 1273 3 view .LVU541
1274:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
 1665              		.loc 1 1274 3 view .LVU542
1275:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));
 1666              		.loc 1 1275 3 view .LVU543
1276:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1667              		.loc 1 1276 3 view .LVU544
1279:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1668              		.loc 1 1279 3 view .LVU545
1279:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1669              		.loc 1 1279 14 is_stmt 0 view .LVU546
 1670 007e 036A     		ldr	r3, [r0, #32]
1282:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCMR1_CC2S | TIM_CCMR1_IC2F | TIM_CCMR1_IC2PSC),
 1671              		.loc 1 1282 3 view .LVU547
 1672 0080 D468     		ldr	r4, [r2, #12]
 1673 0082 5168     		ldr	r1, [r2, #4]
 1674              	.LVL176:
1279:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1675              		.loc 1 1279 14 view .LVU548
 1676 0084 23F01003 		bic	r3, r3, #16
 1677 0088 0362     		str	r3, [r0, #32]
1282:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCMR1_CC2S | TIM_CCMR1_IC2F | TIM_CCMR1_IC2PSC),
 1678              		.loc 1 1282 3 is_stmt 1 view .LVU549
 1679 008a 8369     		ldr	r3, [r0, #24]
 1680 008c 2143     		orrs	r1, r1, r4
 1681 008e 9468     		ldr	r4, [r2, #8]
1287:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCER_CC2P | TIM_CCER_CC2NP),
 1682              		.loc 1 1287 3 is_stmt 0 view .LVU550
 1683 0090 1268     		ldr	r2, [r2]
 1684              	.LVL177:
1282:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCMR1_CC2S | TIM_CCMR1_IC2F | TIM_CCMR1_IC2PSC),
 1685              		.loc 1 1282 3 view .LVU551
 1686 0092 2143     		orrs	r1, r1, r4
 1687 0094 23F47F43 		bic	r3, r3, #65280
 1688 0098 43EA1123 		orr	r3, r3, r1, lsr #8
 1689 009c 8361     		str	r3, [r0, #24]
1287:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCER_CC2P | TIM_CCER_CC2NP),
 1690              		.loc 1 1287 3 is_stmt 1 view .LVU552
 1691 009e 036A     		ldr	r3, [r0, #32]
 1692 00a0 23F0A003 		bic	r3, r3, #160
 1693 00a4 43EA0213 		orr	r3, r3, r2, lsl #4
 1694 00a8 43F01003 		orr	r3, r3, #16
 1695 00ac E4E7     		b	.L68
 1696              	.LVL178:
 1697              	.L66:
1287:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCER_CC2P | TIM_CCER_CC2NP),
 1698              		.loc 1 1287 3 is_stmt 0 view .LVU553
 1699              	.LBE181:
 1700              	.LBE180:
 485:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****       break;
 1701              		.loc 1 485 7 is_stmt 1 view .LVU554
 1702              	.LBB182:
 1703              	.LBI182:
1302:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** {
 1704              		.loc 1 1302 20 view .LVU555
 1705              	.LBB183:
1305:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));
 1706              		.loc 1 1305 3 view .LVU556
1306:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));
 1707              		.loc 1 1306 3 view .LVU557
1307:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));
 1708              		.loc 1 1307 3 view .LVU558
1308:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));
 1709              		.loc 1 1308 3 view .LVU559
1309:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1710              		.loc 1 1309 3 view .LVU560
1312:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1711              		.loc 1 1312 3 view .LVU561
1312:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1712              		.loc 1 1312 14 is_stmt 0 view .LVU562
 1713 00ae 036A     		ldr	r3, [r0, #32]
1315:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCMR2_CC3S | TIM_CCMR2_IC3F | TIM_CCMR2_IC3PSC),
 1714              		.loc 1 1315 3 view .LVU563
 1715 00b0 D468     		ldr	r4, [r2, #12]
 1716 00b2 5168     		ldr	r1, [r2, #4]
 1717              	.LVL179:
1312:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1718              		.loc 1 1312 14 view .LVU564
 1719 00b4 23F48073 		bic	r3, r3, #256
 1720 00b8 0362     		str	r3, [r0, #32]
1315:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCMR2_CC3S | TIM_CCMR2_IC3F | TIM_CCMR2_IC3PSC),
 1721              		.loc 1 1315 3 is_stmt 1 view .LVU565
 1722 00ba C369     		ldr	r3, [r0, #28]
 1723 00bc 2143     		orrs	r1, r1, r4
 1724 00be 9468     		ldr	r4, [r2, #8]
1320:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCER_CC3P | TIM_CCER_CC3NP),
 1725              		.loc 1 1320 3 is_stmt 0 view .LVU566
 1726 00c0 1268     		ldr	r2, [r2]
 1727              	.LVL180:
1315:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCMR2_CC3S | TIM_CCMR2_IC3F | TIM_CCMR2_IC3PSC),
 1728              		.loc 1 1315 3 view .LVU567
 1729 00c2 2143     		orrs	r1, r1, r4
 1730 00c4 23F0FF03 		bic	r3, r3, #255
 1731 00c8 43EA1143 		orr	r3, r3, r1, lsr #16
 1732 00cc C361     		str	r3, [r0, #28]
1320:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****              (TIM_CCER_CC3P | TIM_CCER_CC3NP),
 1733              		.loc 1 1320 3 is_stmt 1 view .LVU568
 1734 00ce 036A     		ldr	r3, [r0, #32]
 1735 00d0 23F42063 		bic	r3, r3, #2560
 1736 00d4 43EA0223 		orr	r3, r3, r2, lsl #8
 1737 00d8 43F48073 		orr	r3, r3, #256
 1738 00dc CCE7     		b	.L68
 1739              	.LBE183:
 1740              	.LBE182:
 1741              		.cfi_endproc
 1742              	.LFE438:
 1744              		.section	.text.LL_TIM_ENCODER_StructInit,"ax",%progbits
 1745              		.align	1
 1746              		.global	LL_TIM_ENCODER_StructInit
 1747              		.syntax unified
 1748              		.thumb
 1749              		.thumb_func
 1750              		.fpu fpv4-sp-d16
 1752              	LL_TIM_ENCODER_StructInit:
 1753              	.LVL181:
 1754              	.LFB439:
 503:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the default configuration */
 1755              		.loc 1 503 1 view -0
 1756              		.cfi_startproc
 1757              		@ args = 0, pretend = 0, frame = 0
 1758              		@ frame_needed = 0, uses_anonymous_args = 0
 1759              		@ link register save eliminated.
 505:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC1Polarity    = LL_TIM_IC_POLARITY_RISING;
 1760              		.loc 1 505 3 view .LVU570
 506:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC1ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
 1761              		.loc 1 506 41 is_stmt 0 view .LVU571
 1762 0000 0023     		movs	r3, #0
 1763 0002 0122     		movs	r2, #1
 1764 0004 C0E90023 		strd	r2, r3, [r0]
 507:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC1Prescaler   = LL_TIM_ICPSC_DIV1;
 1765              		.loc 1 507 3 is_stmt 1 view .LVU572
 507:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC1Prescaler   = LL_TIM_ICPSC_DIV1;
 1766              		.loc 1 507 41 is_stmt 0 view .LVU573
 1767 0008 4FF48032 		mov	r2, #65536
 508:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC1Filter      = LL_TIM_IC_FILTER_FDIV1;
 1768              		.loc 1 508 41 view .LVU574
 1769 000c C0E90223 		strd	r2, r3, [r0, #8]
 509:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC2Polarity    = LL_TIM_IC_POLARITY_RISING;
 1770              		.loc 1 509 3 is_stmt 1 view .LVU575
 510:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC2ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;
 1771              		.loc 1 510 41 is_stmt 0 view .LVU576
 1772 0010 C0E90433 		strd	r3, r3, [r0, #16]
 511:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC2Prescaler   = LL_TIM_ICPSC_DIV1;
 1773              		.loc 1 511 3 is_stmt 1 view .LVU577
 512:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_EncoderInitStruct->IC2Filter      = LL_TIM_IC_FILTER_FDIV1;
 1774              		.loc 1 512 41 is_stmt 0 view .LVU578
 1775 0014 C0E90623 		strd	r2, r3, [r0, #24]
 513:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 1776              		.loc 1 513 3 is_stmt 1 view .LVU579
 513:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 1777              		.loc 1 513 41 is_stmt 0 view .LVU580
 1778 0018 0362     		str	r3, [r0, #32]
 514:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1779              		.loc 1 514 1 view .LVU581
 1780 001a 7047     		bx	lr
 1781              		.cfi_endproc
 1782              	.LFE439:
 1784              		.section	.text.LL_TIM_ENCODER_Init,"ax",%progbits
 1785              		.align	1
 1786              		.global	LL_TIM_ENCODER_Init
 1787              		.syntax unified
 1788              		.thumb
 1789              		.thumb_func
 1790              		.fpu fpv4-sp-d16
 1792              	LL_TIM_ENCODER_Init:
 1793              	.LVL182:
 1794              	.LFB440:
 525:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccmr1;
 1795              		.loc 1 525 1 is_stmt 1 view -0
 1796              		.cfi_startproc
 1797              		@ args = 0, pretend = 0, frame = 0
 1798              		@ frame_needed = 0, uses_anonymous_args = 0
 526:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccer;
 1799              		.loc 1 526 3 view .LVU583
 527:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1800              		.loc 1 527 3 view .LVU584
 530:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ENCODERMODE(TIM_EncoderInitStruct->EncoderMode));
 1801              		.loc 1 530 3 view .LVU585
 531:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_EncoderInitStruct->IC1Polarity));
 1802              		.loc 1 531 3 view .LVU586
 532:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_EncoderInitStruct->IC1ActiveInput));
 1803              		.loc 1 532 3 view .LVU587
 533:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_EncoderInitStruct->IC1Prescaler));
 1804              		.loc 1 533 3 view .LVU588
 534:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_EncoderInitStruct->IC1Filter));
 1805              		.loc 1 534 3 view .LVU589
 535:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_EncoderInitStruct->IC2Polarity));
 1806              		.loc 1 535 3 view .LVU590
 536:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_EncoderInitStruct->IC2ActiveInput));
 1807              		.loc 1 536 3 view .LVU591
 537:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_EncoderInitStruct->IC2Prescaler));
 1808              		.loc 1 537 3 view .LVU592
 538:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_EncoderInitStruct->IC2Filter));
 1809              		.loc 1 538 3 view .LVU593
 539:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1810              		.loc 1 539 3 view .LVU594
 542:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1811              		.loc 1 542 3 view .LVU595
 542:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1812              		.loc 1 542 14 is_stmt 0 view .LVU596
 1813 0000 036A     		ldr	r3, [r0, #32]
 552:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Filter >> 16U);
 1814              		.loc 1 552 64 view .LVU597
 1815 0002 4A89     		ldrh	r2, [r1, #10]
 525:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccmr1;
 1816              		.loc 1 525 1 view .LVU598
 1817 0004 30B5     		push	{r4, r5, lr}
 1818              		.cfi_def_cfa_offset 12
 1819              		.cfi_offset 4, -12
 1820              		.cfi_offset 5, -8
 1821              		.cfi_offset 14, -4
 542:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1822              		.loc 1 542 14 view .LVU599
 1823 0006 23F01103 		bic	r3, r3, #17
 553:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Prescaler >> 16U);
 1824              		.loc 1 553 59 view .LVU600
 1825 000a 4D8A     		ldrh	r5, [r1, #18]
 542:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1826              		.loc 1 542 14 view .LVU601
 1827 000c 0362     		str	r3, [r0, #32]
 545:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1828              		.loc 1 545 3 is_stmt 1 view .LVU602
 545:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1829              		.loc 1 545 12 is_stmt 0 view .LVU603
 1830 000e 8469     		ldr	r4, [r0, #24]
 1831              	.LVL183:
 548:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1832              		.loc 1 548 3 is_stmt 1 view .LVU604
 548:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1833              		.loc 1 548 11 is_stmt 0 view .LVU605
 1834 0010 036A     		ldr	r3, [r0, #32]
 1835              	.LVL184:
 551:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1ActiveInput >> 16U);
 1836              		.loc 1 551 3 is_stmt 1 view .LVU606
 554:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1837              		.loc 1 554 12 is_stmt 0 view .LVU607
 1838 0012 2A43     		orrs	r2, r2, r5
 554:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1839              		.loc 1 554 62 view .LVU608
 1840 0014 CD89     		ldrh	r5, [r1, #14]
 551:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1ActiveInput >> 16U);
 1841              		.loc 1 551 12 view .LVU609
 1842 0016 24F0FF04 		bic	r4, r4, #255
 1843              	.LVL185:
 552:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Filter >> 16U);
 1844              		.loc 1 552 3 is_stmt 1 view .LVU610
 553:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Prescaler >> 16U);
 1845              		.loc 1 553 3 view .LVU611
 554:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1846              		.loc 1 554 3 view .LVU612
 554:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1847              		.loc 1 554 12 is_stmt 0 view .LVU613
 1848 001a 2A43     		orrs	r2, r2, r5
 1849 001c 2243     		orrs	r2, r2, r4
 1850              	.LVL186:
 557:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2ActiveInput >> 8U);
 1851              		.loc 1 557 3 is_stmt 1 view .LVU614
 557:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2ActiveInput >> 8U);
 1852              		.loc 1 557 12 is_stmt 0 view .LVU615
 1853 001e 22F47F44 		bic	r4, r2, #65280
 1854              	.LVL187:
 558:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Filter >> 8U);
 1855              		.loc 1 558 3 is_stmt 1 view .LVU616
 559:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Prescaler >> 8U);
 1856              		.loc 1 559 3 view .LVU617
 560:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1857              		.loc 1 560 3 view .LVU618
 559:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Prescaler >> 8U);
 1858              		.loc 1 559 59 is_stmt 0 view .LVU619
 1859 0022 0A6A     		ldr	r2, [r1, #32]
 558:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Filter >> 8U);
 1860              		.loc 1 558 64 view .LVU620
 1861 0024 8D69     		ldr	r5, [r1, #24]
 559:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Prescaler >> 8U);
 1862              		.loc 1 559 59 view .LVU621
 1863 0026 120A     		lsrs	r2, r2, #8
 1864              	.LVL188:
 560:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1865              		.loc 1 560 12 view .LVU622
 1866 0028 42EA1522 		orr	r2, r2, r5, lsr #8
 1867              	.LVL189:
 560:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1868              		.loc 1 560 62 view .LVU623
 1869 002c CD69     		ldr	r5, [r1, #28]
 560:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1870              		.loc 1 560 12 view .LVU624
 1871 002e 42EA1522 		orr	r2, r2, r5, lsr #8
 1872 0032 2243     		orrs	r2, r2, r4
 1873              	.LVL190:
 563:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC1Polarity);
 1874              		.loc 1 563 3 is_stmt 1 view .LVU625
 564:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC2Polarity << 4U);
 1875              		.loc 1 564 11 is_stmt 0 view .LVU626
 1876 0034 4C68     		ldr	r4, [r1, #4]
 563:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC1Polarity);
 1877              		.loc 1 563 11 view .LVU627
 1878 0036 23F0AA03 		bic	r3, r3, #170
 1879              	.LVL191:
 564:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC2Polarity << 4U);
 1880              		.loc 1 564 3 is_stmt 1 view .LVU628
 564:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC2Polarity << 4U);
 1881              		.loc 1 564 11 is_stmt 0 view .LVU629
 1882 003a 2343     		orrs	r3, r3, r4
 1883              	.LVL192:
 565:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
 1884              		.loc 1 565 3 is_stmt 1 view .LVU630
 565:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
 1885              		.loc 1 565 60 is_stmt 0 view .LVU631
 1886 003c 4C69     		ldr	r4, [r1, #20]
 1887              	.LBB184:
 1888              	.LBB185:
3901:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 1889              		.loc 3 3901 3 view .LVU632
 1890 003e 0968     		ldr	r1, [r1]
 1891              	.LVL193:
3901:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 1892              		.loc 3 3901 3 view .LVU633
 1893              	.LBE185:
 1894              	.LBE184:
 565:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
 1895              		.loc 1 565 11 view .LVU634
 1896 0040 43EA0413 		orr	r3, r3, r4, lsl #4
 1897              	.LVL194:
 566:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1898              		.loc 1 566 3 is_stmt 1 view .LVU635
 1899              	.LBB188:
 1900              	.LBB186:
3901:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 1901              		.loc 3 3901 3 is_stmt 0 view .LVU636
 1902 0044 8468     		ldr	r4, [r0, #8]
 1903 0046 24F48034 		bic	r4, r4, #65536
 1904 004a 24F00704 		bic	r4, r4, #7
 1905              	.LBE186:
 1906              	.LBE188:
 566:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1907              		.loc 1 566 11 view .LVU637
 1908 004e 43F01103 		orr	r3, r3, #17
 1909              	.LVL195:
 569:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1910              		.loc 1 569 3 is_stmt 1 view .LVU638
 1911              	.LBB189:
 1912              	.LBI184:
3899:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
 1913              		.loc 3 3899 22 view .LVU639
 1914              	.LBB187:
3901:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 1915              		.loc 3 3901 3 view .LVU640
 1916 0052 0C43     		orrs	r4, r4, r1
 1917 0054 8460     		str	r4, [r0, #8]
 1918              	.LVL196:
3901:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 1919              		.loc 3 3901 3 is_stmt 0 view .LVU641
 1920              	.LBE187:
 1921              	.LBE189:
 572:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1922              		.loc 1 572 3 is_stmt 1 view .LVU642
 1923 0056 8261     		str	r2, [r0, #24]
 575:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1924              		.loc 1 575 3 view .LVU643
 1925 0058 0362     		str	r3, [r0, #32]
 577:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 1926              		.loc 1 577 3 view .LVU644
 578:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1927              		.loc 1 578 1 is_stmt 0 view .LVU645
 1928 005a 0020     		movs	r0, #0
 1929              	.LVL197:
 578:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1930              		.loc 1 578 1 view .LVU646
 1931 005c 30BD     		pop	{r4, r5, pc}
 1932              		.cfi_endproc
 1933              	.LFE440:
 1935              		.section	.text.LL_TIM_HALLSENSOR_StructInit,"ax",%progbits
 1936              		.align	1
 1937              		.global	LL_TIM_HALLSENSOR_StructInit
 1938              		.syntax unified
 1939              		.thumb
 1940              		.thumb_func
 1941              		.fpu fpv4-sp-d16
 1943              	LL_TIM_HALLSENSOR_StructInit:
 1944              	.LVL198:
 1945              	.LFB441:
 587:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the default configuration */
 1946              		.loc 1 587 1 is_stmt 1 view -0
 1947              		.cfi_startproc
 1948              		@ args = 0, pretend = 0, frame = 0
 1949              		@ frame_needed = 0, uses_anonymous_args = 0
 1950              		@ link register save eliminated.
 589:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_HallSensorInitStruct->IC1Prescaler      = LL_TIM_ICPSC_DIV1;
 1951              		.loc 1 589 3 view .LVU648
 589:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_HallSensorInitStruct->IC1Prescaler      = LL_TIM_ICPSC_DIV1;
 1952              		.loc 1 589 47 is_stmt 0 view .LVU649
 1953 0000 0023     		movs	r3, #0
 590:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_HallSensorInitStruct->IC1Filter         = LL_TIM_IC_FILTER_FDIV1;
 1954              		.loc 1 590 47 view .LVU650
 1955 0002 C0E90033 		strd	r3, r3, [r0]
 591:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_HallSensorInitStruct->CommutationDelay  = 0U;
 1956              		.loc 1 591 3 is_stmt 1 view .LVU651
 592:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 1957              		.loc 1 592 47 is_stmt 0 view .LVU652
 1958 0006 C0E90233 		strd	r3, r3, [r0, #8]
 593:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1959              		.loc 1 593 1 view .LVU653
 1960 000a 7047     		bx	lr
 1961              		.cfi_endproc
 1962              	.LFE441:
 1964              		.section	.text.LL_TIM_HALLSENSOR_Init,"ax",%progbits
 1965              		.align	1
 1966              		.global	LL_TIM_HALLSENSOR_Init
 1967              		.syntax unified
 1968              		.thumb
 1969              		.thumb_func
 1970              		.fpu fpv4-sp-d16
 1972              	LL_TIM_HALLSENSOR_Init:
 1973              	.LVL199:
 1974              	.LFB442:
 616:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpcr2;
 1975              		.loc 1 616 1 is_stmt 1 view -0
 1976              		.cfi_startproc
 1977              		@ args = 0, pretend = 0, frame = 0
 1978              		@ frame_needed = 0, uses_anonymous_args = 0
 617:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccmr1;
 1979              		.loc 1 617 3 view .LVU655
 618:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpccer;
 1980              		.loc 1 618 3 view .LVU656
 619:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpsmcr;
 1981              		.loc 1 619 3 view .LVU657
 620:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1982              		.loc 1 620 3 view .LVU658
 623:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_HallSensorInitStruct->IC1Polarity));
 1983              		.loc 1 623 3 view .LVU659
 624:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_ICPSC(TIM_HallSensorInitStruct->IC1Prescaler));
 1984              		.loc 1 624 3 view .LVU660
 625:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_IC_FILTER(TIM_HallSensorInitStruct->IC1Filter));
 1985              		.loc 1 625 3 view .LVU661
 626:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1986              		.loc 1 626 3 view .LVU662
 629:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1987              		.loc 1 629 3 view .LVU663
 629:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1988              		.loc 1 629 14 is_stmt 0 view .LVU664
 1989 0000 036A     		ldr	r3, [r0, #32]
 1990 0002 23F01103 		bic	r3, r3, #17
 616:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpcr2;
 1991              		.loc 1 616 1 view .LVU665
 1992 0006 F0B5     		push	{r4, r5, r6, r7, lr}
 1993              		.cfi_def_cfa_offset 20
 1994              		.cfi_offset 4, -20
 1995              		.cfi_offset 5, -16
 1996              		.cfi_offset 6, -12
 1997              		.cfi_offset 7, -8
 1998              		.cfi_offset 14, -4
 629:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 1999              		.loc 1 629 14 view .LVU666
 2000 0008 0362     		str	r3, [r0, #32]
 632:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2001              		.loc 1 632 3 is_stmt 1 view .LVU667
 632:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2002              		.loc 1 632 10 is_stmt 0 view .LVU668
 2003 000a 4568     		ldr	r5, [r0, #4]
 2004              	.LVL200:
 635:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2005              		.loc 1 635 3 is_stmt 1 view .LVU669
 657:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct->IC1Prescaler >> 16U);
 2006              		.loc 1 657 62 is_stmt 0 view .LVU670
 2007 000c 4B89     		ldrh	r3, [r1, #10]
 635:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2008              		.loc 1 635 12 view .LVU671
 2009 000e 8669     		ldr	r6, [r0, #24]
 2010              	.LVL201:
 638:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2011              		.loc 1 638 3 is_stmt 1 view .LVU672
 658:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2012              		.loc 1 658 65 is_stmt 0 view .LVU673
 2013 0010 CF88     		ldrh	r7, [r1, #6]
 638:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2014              		.loc 1 638 11 view .LVU674
 2015 0012 026A     		ldr	r2, [r0, #32]
 2016              	.LVL202:
 641:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2017              		.loc 1 641 3 is_stmt 1 view .LVU675
 641:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2018              		.loc 1 641 11 is_stmt 0 view .LVU676
 2019 0014 8468     		ldr	r4, [r0, #8]
 2020              	.LVL203:
 644:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2021              		.loc 1 644 3 is_stmt 1 view .LVU677
 647:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2022              		.loc 1 647 3 view .LVU678
 2023 0016 3B43     		orrs	r3, r3, r7
 655:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(LL_TIM_ACTIVEINPUT_TRC >> 16U);
 2024              		.loc 1 655 12 is_stmt 0 view .LVU679
 2025 0018 26F0FF06 		bic	r6, r6, #255
 2026              	.LVL204:
 655:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(LL_TIM_ACTIVEINPUT_TRC >> 16U);
 2027              		.loc 1 655 12 view .LVU680
 2028 001c 3343     		orrs	r3, r3, r6
 2029 001e 23F08073 		bic	r3, r3, #16777216
 666:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
 2030              		.loc 1 666 11 view .LVU681
 2031 0022 0E68     		ldr	r6, [r1]
 650:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpsmcr |= LL_TIM_TS_TI1F_ED;
 2032              		.loc 1 650 11 view .LVU682
 2033 0024 24F44414 		bic	r4, r4, #3211264
 2034              	.LVL205:
 650:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpsmcr |= LL_TIM_TS_TI1F_ED;
 2035              		.loc 1 650 11 view .LVU683
 2036 0028 23F47C43 		bic	r3, r3, #64512
 2037 002c 24F07704 		bic	r4, r4, #119
 662:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2038              		.loc 1 662 12 view .LVU684
 2039 0030 43F4E043 		orr	r3, r3, #28672
 665:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_HallSensorInitStruct->IC1Polarity);
 2040              		.loc 1 665 11 view .LVU685
 2041 0034 22F0AA02 		bic	r2, r2, #170
 2042              	.LVL206:
 647:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2043              		.loc 1 647 10 view .LVU686
 2044 0038 45F0D005 		orr	r5, r5, #208
 2045              	.LVL207:
 650:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpsmcr |= LL_TIM_TS_TI1F_ED;
 2046              		.loc 1 650 3 is_stmt 1 view .LVU687
 651:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpsmcr |= LL_TIM_SLAVEMODE_RESET;
 2047              		.loc 1 651 3 view .LVU688
 652:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2048              		.loc 1 652 3 view .LVU689
 652:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2049              		.loc 1 652 11 is_stmt 0 view .LVU690
 2050 003c 44F04404 		orr	r4, r4, #68
 2051              	.LVL208:
 655:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(LL_TIM_ACTIVEINPUT_TRC >> 16U);
 2052              		.loc 1 655 3 is_stmt 1 view .LVU691
 656:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct->IC1Filter >> 16U);
 2053              		.loc 1 656 3 view .LVU692
 657:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct->IC1Prescaler >> 16U);
 2054              		.loc 1 657 3 view .LVU693
 658:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2055              		.loc 1 658 3 view .LVU694
 661:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccmr1 |= (uint32_t)(LL_TIM_OCMODE_PWM2 << 8U);
 2056              		.loc 1 661 3 view .LVU695
 662:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2057              		.loc 1 662 3 view .LVU696
 662:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2058              		.loc 1 662 12 is_stmt 0 view .LVU697
 2059 0040 43F00303 		orr	r3, r3, #3
 2060              	.LVL209:
 665:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_HallSensorInitStruct->IC1Polarity);
 2061              		.loc 1 665 3 is_stmt 1 view .LVU698
 666:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
 2062              		.loc 1 666 3 view .LVU699
 666:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);
 2063              		.loc 1 666 11 is_stmt 0 view .LVU700
 2064 0044 3243     		orrs	r2, r2, r6
 2065              	.LVL210:
 667:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2066              		.loc 1 667 3 is_stmt 1 view .LVU701
 670:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2067              		.loc 1 670 3 is_stmt 0 view .LVU702
 2068 0046 4560     		str	r5, [r0, #4]
 667:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2069              		.loc 1 667 11 view .LVU703
 2070 0048 42F01102 		orr	r2, r2, #17
 2071              	.LVL211:
 670:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2072              		.loc 1 670 3 is_stmt 1 view .LVU704
 673:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2073              		.loc 1 673 3 view .LVU705
 2074 004c 8460     		str	r4, [r0, #8]
 676:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2075              		.loc 1 676 3 view .LVU706
 2076 004e 8361     		str	r3, [r0, #24]
 679:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2077              		.loc 1 679 3 view .LVU707
 682:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2078              		.loc 1 682 3 is_stmt 0 view .LVU708
 2079 0050 CB68     		ldr	r3, [r1, #12]
 2080              	.LVL212:
 679:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2081              		.loc 1 679 3 view .LVU709
 2082 0052 0262     		str	r2, [r0, #32]
 2083              	.LVL213:
 682:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2084              		.loc 1 682 3 is_stmt 1 view .LVU710
 2085              	.LBB190:
 2086              	.LBI190:
3158:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** {
 2087              		.loc 3 3158 22 view .LVU711
 2088              	.LBB191:
3160:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 2089              		.loc 3 3160 3 view .LVU712
 2090 0054 8363     		str	r3, [r0, #56]
 2091              	.LVL214:
3160:../../..\CubeG4\include/stm32g4xx_ll_tim.h **** }
 2092              		.loc 3 3160 3 is_stmt 0 view .LVU713
 2093              	.LBE191:
 2094              	.LBE190:
 684:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 2095              		.loc 1 684 3 is_stmt 1 view .LVU714
 685:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2096              		.loc 1 685 1 is_stmt 0 view .LVU715
 2097 0056 0020     		movs	r0, #0
 2098              	.LVL215:
 685:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2099              		.loc 1 685 1 view .LVU716
 2100 0058 F0BD     		pop	{r4, r5, r6, r7, pc}
 685:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2101              		.loc 1 685 1 view .LVU717
 2102              		.cfi_endproc
 2103              	.LFE442:
 2105              		.section	.text.LL_TIM_BDTR_StructInit,"ax",%progbits
 2106              		.align	1
 2107              		.global	LL_TIM_BDTR_StructInit
 2108              		.syntax unified
 2109              		.thumb
 2110              		.thumb_func
 2111              		.fpu fpv4-sp-d16
 2113              	LL_TIM_BDTR_StructInit:
 2114              	.LVL216:
 2115              	.LFB443:
 694:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   /* Set the default configuration */
 2116              		.loc 1 694 1 is_stmt 1 view -0
 2117              		.cfi_startproc
 2118              		@ args = 0, pretend = 0, frame = 0
 2119              		@ frame_needed = 0, uses_anonymous_args = 0
 2120              		@ link register save eliminated.
 696:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->OSSIState       = LL_TIM_OSSI_DISABLE;
 2121              		.loc 1 696 3 view .LVU719
 696:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->OSSIState       = LL_TIM_OSSI_DISABLE;
 2122              		.loc 1 696 39 is_stmt 0 view .LVU720
 2123 0000 0023     		movs	r3, #0
 697:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->LockLevel       = LL_TIM_LOCKLEVEL_OFF;
 2124              		.loc 1 697 39 view .LVU721
 2125 0002 C0E90033 		strd	r3, r3, [r0]
 698:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->DeadTime        = (uint8_t)0x00;
 2126              		.loc 1 698 3 is_stmt 1 view .LVU722
 698:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->DeadTime        = (uint8_t)0x00;
 2127              		.loc 1 698 39 is_stmt 0 view .LVU723
 2128 0006 8360     		str	r3, [r0, #8]
 699:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->BreakState      = LL_TIM_BREAK_DISABLE;
 2129              		.loc 1 699 3 is_stmt 1 view .LVU724
 699:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->BreakState      = LL_TIM_BREAK_DISABLE;
 2130              		.loc 1 699 39 is_stmt 0 view .LVU725
 2131 0008 0373     		strb	r3, [r0, #12]
 700:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->BreakPolarity   = LL_TIM_BREAK_POLARITY_LOW;
 2132              		.loc 1 700 3 is_stmt 1 view .LVU726
 700:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->BreakPolarity   = LL_TIM_BREAK_POLARITY_LOW;
 2133              		.loc 1 700 39 is_stmt 0 view .LVU727
 2134 000a C381     		strh	r3, [r0, #14]	@ movhi
 701:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->BreakFilter     = LL_TIM_BREAK_FILTER_FDIV1;
 2135              		.loc 1 701 3 is_stmt 1 view .LVU728
 702:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->BreakAFMode     = LL_TIM_BREAK_AFMODE_INPUT;
 2136              		.loc 1 702 39 is_stmt 0 view .LVU729
 2137 000c C0E90433 		strd	r3, r3, [r0, #16]
 703:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->Break2State     = LL_TIM_BREAK2_DISABLE;
 2138              		.loc 1 703 3 is_stmt 1 view .LVU730
 704:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->Break2Polarity  = LL_TIM_BREAK2_POLARITY_LOW;
 2139              		.loc 1 704 39 is_stmt 0 view .LVU731
 2140 0010 C0E90633 		strd	r3, r3, [r0, #24]
 705:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->Break2Filter    = LL_TIM_BREAK2_FILTER_FDIV1;
 2141              		.loc 1 705 3 is_stmt 1 view .LVU732
 706:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->Break2AFMode    = LL_TIM_BREAK2_AFMODE_INPUT;
 2142              		.loc 1 706 39 is_stmt 0 view .LVU733
 2143 0014 C0E90833 		strd	r3, r3, [r0, #32]
 707:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   TIM_BDTRInitStruct->AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 2144              		.loc 1 707 3 is_stmt 1 view .LVU734
 708:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 2145              		.loc 1 708 39 is_stmt 0 view .LVU735
 2146 0018 C0E90A33 		strd	r3, r3, [r0, #40]
 709:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2147              		.loc 1 709 1 view .LVU736
 2148 001c 7047     		bx	lr
 2149              		.cfi_endproc
 2150              	.LFE443:
 2152              		.section	.text.LL_TIM_BDTR_Init,"ax",%progbits
 2153              		.align	1
 2154              		.global	LL_TIM_BDTR_Init
 2155              		.syntax unified
 2156              		.thumb
 2157              		.thumb_func
 2158              		.fpu fpv4-sp-d16
 2160              	LL_TIM_BDTR_Init:
 2161              	.LVL217:
 2162              	.LFB444:
 728:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   uint32_t tmpbdtr = 0;
 2163              		.loc 1 728 1 is_stmt 1 view -0
 2164              		.cfi_startproc
 2165              		@ args = 0, pretend = 0, frame = 0
 2166              		@ frame_needed = 0, uses_anonymous_args = 0
 2167              		@ link register save eliminated.
 729:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2168              		.loc 1 729 3 view .LVU738
 732:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OSSR_STATE(TIM_BDTRInitStruct->OSSRState));
 2169              		.loc 1 732 3 view .LVU739
 733:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_OSSI_STATE(TIM_BDTRInitStruct->OSSIState));
 2170              		.loc 1 733 3 view .LVU740
 734:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->LockLevel));
 2171              		.loc 1 734 3 view .LVU741
 735:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_BREAK_STATE(TIM_BDTRInitStruct->BreakState));
 2172              		.loc 1 735 3 view .LVU742
 736:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->BreakPolarity));
 2173              		.loc 1 736 3 view .LVU743
 737:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   assert_param(IS_LL_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->AutomaticOutput));
 2174              		.loc 1 737 3 view .LVU744
 738:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2175              		.loc 1 738 3 view .LVU745
 744:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 2176              		.loc 1 744 3 view .LVU746
 745:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 2177              		.loc 1 745 3 view .LVU747
 746:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 2178              		.loc 1 746 3 view .LVU748
 745:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 2179              		.loc 1 745 3 is_stmt 0 view .LVU749
 2180 0000 8A68     		ldr	r2, [r1, #8]
 744:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 2181              		.loc 1 744 3 view .LVU750
 2182 0002 0B7B     		ldrb	r3, [r1, #12]	@ zero_extendqisi2
 745:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 2183              		.loc 1 745 3 view .LVU751
 2184 0004 1343     		orrs	r3, r3, r2
 2185              	.LVL218:
 746:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 2186              		.loc 1 746 3 view .LVU752
 2187 0006 4A68     		ldr	r2, [r1, #4]
 2188 0008 23F48063 		bic	r3, r3, #1024
 2189              	.LVL219:
 747:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 2190              		.loc 1 747 3 is_stmt 1 view .LVU753
 746:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 2191              		.loc 1 746 3 is_stmt 0 view .LVU754
 2192 000c 1343     		orrs	r3, r3, r2
 2193              	.LVL220:
 747:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 2194              		.loc 1 747 3 view .LVU755
 2195 000e 0A68     		ldr	r2, [r1]
 2196 0010 23F40063 		bic	r3, r3, #2048
 2197              	.LVL221:
 748:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 2198              		.loc 1 748 3 is_stmt 1 view .LVU756
 747:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 2199              		.loc 1 747 3 is_stmt 0 view .LVU757
 2200 0014 1343     		orrs	r3, r3, r2
 2201              	.LVL222:
 748:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 2202              		.loc 1 748 3 view .LVU758
 2203 0016 23F48052 		bic	r2, r3, #4096
 2204              	.LVL223:
 749:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 2205              		.loc 1 749 3 is_stmt 1 view .LVU759
 748:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 2206              		.loc 1 748 3 is_stmt 0 view .LVU760
 2207 001a CB89     		ldrh	r3, [r1, #14]
 2208 001c 1343     		orrs	r3, r3, r2
 2209              	.LVL224:
 749:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 2210              		.loc 1 749 3 view .LVU761
 2211 001e 0A69     		ldr	r2, [r1, #16]
 2212 0020 23F40053 		bic	r3, r3, #8192
 2213              	.LVL225:
 750:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 2214              		.loc 1 750 3 is_stmt 1 view .LVU762
 749:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 2215              		.loc 1 749 3 is_stmt 0 view .LVU763
 2216 0024 1343     		orrs	r3, r3, r2
 2217              	.LVL226:
 750:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 2218              		.loc 1 750 3 view .LVU764
 2219 0026 CA6A     		ldr	r2, [r1, #44]
 2220              	.LVL227:
 751:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   if (IS_TIM_ADVANCED_INSTANCE(TIMx))
 2221              		.loc 1 751 3 is_stmt 1 view .LVU765
 2222 0028 23F44043 		bic	r3, r3, #49152
 2223              	.LVL228:
 751:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   if (IS_TIM_ADVANCED_INSTANCE(TIMx))
 2224              		.loc 1 751 3 is_stmt 0 view .LVU766
 2225 002c 1343     		orrs	r3, r3, r2
 2226              	.LVL229:
 752:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 2227              		.loc 1 752 3 is_stmt 1 view .LVU767
 752:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 2228              		.loc 1 752 6 is_stmt 0 view .LVU768
 2229 002e 144A     		ldr	r2, .L79
 2230 0030 9042     		cmp	r0, r2
 2231 0032 03D0     		beq	.L76
 752:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 2232              		.loc 1 752 7 discriminator 1 view .LVU769
 2233 0034 02F50062 		add	r2, r2, #2048
 2234 0038 9042     		cmp	r0, r2
 2235 003a 1ED1     		bne	.L77
 2236              	.L76:
 754:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_BREAK_AFMODE(TIM_BDTRInitStruct->BreakAFMode));
 2237              		.loc 1 754 5 is_stmt 1 view .LVU770
 755:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
 2238              		.loc 1 755 5 view .LVU771
 756:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, TIM_BDTRInitStruct->BreakAFMode);
 2239              		.loc 1 756 5 view .LVU772
 2240 003c 4A69     		ldr	r2, [r1, #20]
 2241 003e 23F47023 		bic	r3, r3, #983040
 2242              	.LVL230:
 757:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 2243              		.loc 1 757 5 view .LVU773
 756:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, TIM_BDTRInitStruct->BreakAFMode);
 2244              		.loc 1 756 5 is_stmt 0 view .LVU774
 2245 0042 1343     		orrs	r3, r3, r2
 2246              	.LVL231:
 757:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 2247              		.loc 1 757 5 view .LVU775
 2248 0044 8A69     		ldr	r2, [r1, #24]
 2249 0046 23F08053 		bic	r3, r3, #268435456
 2250              	.LVL232:
 757:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 2251              		.loc 1 757 5 view .LVU776
 2252 004a 1343     		orrs	r3, r3, r2
 2253              	.LVL233:
 760:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 2254              		.loc 1 760 3 is_stmt 1 view .LVU777
 760:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 2255              		.loc 1 760 6 is_stmt 0 view .LVU778
 2256 004c 0C4A     		ldr	r2, .L79
 2257 004e 9042     		cmp	r0, r2
 2258 0050 03D0     		beq	.L78
 760:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   {
 2259              		.loc 1 760 7 discriminator 1 view .LVU779
 2260 0052 02F50062 		add	r2, r2, #2048
 2261 0056 9042     		cmp	r0, r2
 2262 0058 0FD1     		bne	.L77
 2263              	.L78:
 762:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_BREAK2_POLARITY(TIM_BDTRInitStruct->Break2Polarity));
 2264              		.loc 1 762 5 is_stmt 1 view .LVU780
 763:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_BREAK2_FILTER(TIM_BDTRInitStruct->Break2Filter));
 2265              		.loc 1 763 5 view .LVU781
 764:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     assert_param(IS_LL_TIM_BREAK2_AFMODE(TIM_BDTRInitStruct->Break2AFMode));
 2266              		.loc 1 764 5 view .LVU782
 765:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2267              		.loc 1 765 5 view .LVU783
 768:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 2268              		.loc 1 768 5 view .LVU784
 2269 005a 4A6A     		ldr	r2, [r1, #36]
 2270 005c 23F47003 		bic	r3, r3, #15728640
 2271              	.LVL234:
 769:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 2272              		.loc 1 769 5 view .LVU785
 768:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 2273              		.loc 1 768 5 is_stmt 0 view .LVU786
 2274 0060 1343     		orrs	r3, r3, r2
 2275              	.LVL235:
 769:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 2276              		.loc 1 769 5 view .LVU787
 2277 0062 CA69     		ldr	r2, [r1, #28]
 2278 0064 23F08073 		bic	r3, r3, #16777216
 2279              	.LVL236:
 770:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);
 2280              		.loc 1 770 5 is_stmt 1 view .LVU788
 769:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 2281              		.loc 1 769 5 is_stmt 0 view .LVU789
 2282 0068 1343     		orrs	r3, r3, r2
 2283              	.LVL237:
 770:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);
 2284              		.loc 1 770 5 view .LVU790
 2285 006a 0A6A     		ldr	r2, [r1, #32]
 2286 006c 23F00073 		bic	r3, r3, #33554432
 2287              	.LVL238:
 771:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 2288              		.loc 1 771 5 is_stmt 1 view .LVU791
 770:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****     MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);
 2289              		.loc 1 770 5 is_stmt 0 view .LVU792
 2290 0070 1343     		orrs	r3, r3, r2
 2291              	.LVL239:
 771:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 2292              		.loc 1 771 5 view .LVU793
 2293 0072 8A6A     		ldr	r2, [r1, #40]
 2294 0074 23F00053 		bic	r3, r3, #536870912
 2295              	.LVL240:
 771:../../..\CubeG4\src/stm32g4xx_ll_tim.c ****   }
 2296              		.loc 1 771 5 view .LVU794
 2297 0078 1343     		orrs	r3, r3, r2
 2298              	.LVL241:
 2299              	.L77:
 775:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** 
 2300              		.loc 1 775 3 is_stmt 1 view .LVU795
 2301 007a 4364     		str	r3, [r0, #68]
 777:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** }
 2302              		.loc 1 777 3 view .LVU796
 778:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 2303              		.loc 1 778 1 is_stmt 0 view .LVU797
 2304 007c 0020     		movs	r0, #0
 2305              	.LVL242:
 778:../../..\CubeG4\src/stm32g4xx_ll_tim.c **** /**
 2306              		.loc 1 778 1 view .LVU798
 2307 007e 7047     		bx	lr
 2308              	.L80:
 2309              		.align	2
 2310              	.L79:
 2311 0080 002C0140 		.word	1073818624
 2312              		.cfi_endproc
 2313              	.LFE444:
 2315              		.text
 2316              	.Letext0:
 2317              		.file 4 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\
 2318              		.file 5 "c:\\program files (x86)\\gnu tools arm embedded\\8 2018-q4-major\\arm-none-eabi\\include\
 2319              		.file 6 "../../..\\CubeG4\\include/core_cm4.h"
 2320              		.file 7 "../../..\\CubeG4\\include/system_stm32g4xx.h"
 2321              		.file 8 "../../..\\CubeG4\\include/stm32g431xx.h"
 2322              		.file 9 "../../..\\CubeG4\\include/stm32g4xx.h"
