{
  "Top": "calcola",
  "RtlTop": "calcola",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "calcola",
    "Version": "1.0",
    "DisplayName": "Calcola",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/calcola.cpp"],
    "Vhdl": [
      "impl\/vhdl\/calcola_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/calcola_sdiv_32s_bkb.vhd",
      "impl\/vhdl\/calcola.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/calcola_AXILiteS_s_axi.v",
      "impl\/verilog\/calcola_sdiv_32s_bkb.v",
      "impl\/verilog\/calcola.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/calcola_v1_0\/data\/calcola.mdd",
      "impl\/misc\/drivers\/calcola_v1_0\/data\/calcola.tcl",
      "impl\/misc\/drivers\/calcola_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/calcola_v1_0\/src\/xcalcola.c",
      "impl\/misc\/drivers\/calcola_v1_0\/src\/xcalcola.h",
      "impl\/misc\/drivers\/calcola_v1_0\/src\/xcalcola_hw.h",
      "impl\/misc\/drivers\/calcola_v1_0\/src\/xcalcola_linux.c",
      "impl\/misc\/drivers\/calcola_v1_0\/src\/xcalcola_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "E:\/VivadoHLS\/Calcola\/Calcola\/solution1\/.autopilot\/db\/calcola.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x10",
          "name": "a",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of a",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "a",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of a"
            }]
        },
        {
          "offset": "0x18",
          "name": "b",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of b",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "b",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of b"
            }]
        },
        {
          "offset": "0x20",
          "name": "o",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of o",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "o",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of o"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "c",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of c",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "c",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of c"
            }]
        },
        {
          "offset": "0x2c",
          "name": "c_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of c",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "c_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal c_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "a": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "b": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "o": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "c": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "40",
      "statusOffset": "44",
      "handshakeRef": "ap_vld",
      "Object": "AXILiteS",
      "firstOutLatency": "35"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "calcola"},
    "Metrics": {"calcola": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "8",
          "LatencyWorst": "35",
          "PipelineIIMin": "2",
          "PipelineIIMax": "36",
          "PipelineII": "2 ~ 36",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "3",
          "FF": "722",
          "LUT": "857"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "calcola",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2021-03-11 17:05:45 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
