# verilog-projects
Projects I have either designed or acquired from another source with the intended purpose of understanding Verilog/SystemVerilog and FPGAs.

## Software Used
- Vivado
- Vitis HLS
- Yosys
- Verilator

## Current Projects
- FIFO Memory
- FIR Filter
- RISC-V Single-Cycle Processor
