// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/21/2019 02:15:17"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TecTacToe (
	clk,
	vga_clock,
	SYNC_N,
	v_en,
	R,
	G,
	B,
	V_SYNC,
	H_SYNC);
input 	clk;
output 	vga_clock;
output 	SYNC_N;
output 	v_en;
output 	[7:0] R;
output 	[7:0] G;
output 	[7:0] B;
output 	V_SYNC;
output 	H_SYNC;

// Design Ports Information
// vga_clock	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_en	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_SYNC	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_SYNC	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \vga|ds|sp|Mult0~22 ;
wire \vga|ds|sp|Mult0~23 ;
wire \vga|ds|sp|Mult0~24 ;
wire \vga|ds|sp|Mult0~25 ;
wire \vga|ds|sp|Mult0~26 ;
wire \vga|ds|sp|Mult0~27 ;
wire \vga|ds|sp|Mult0~28 ;
wire \vga|ds|sp|Mult0~29 ;
wire \vga|ds|sp|Mult0~30 ;
wire \vga|ds|sp|Mult0~31 ;
wire \vga|ds|sp|Mult0~32 ;
wire \vga|ds|sp|Mult0~33 ;
wire \vga|ds|sp|Mult0~34 ;
wire \vga|ds|sp|Mult0~35 ;
wire \vga|ds|sp|Mult0~36 ;
wire \vga|ds|sp|Mult0~37 ;
wire \vga|ds|sp|Mult0~38 ;
wire \vga|ds|sp|Mult0~39 ;
wire \vga|ds|sp|Mult0~40 ;
wire \vga|ds|sp|Mult0~41 ;
wire \vga|ds|sp|Mult0~42 ;
wire \vga|ds|sp|Mult0~43 ;
wire \vga|ds|sp|Mult0~44 ;
wire \vga|ds|sp|Mult0~45 ;
wire \vga|ds|sp|Mult0~46 ;
wire \vga|ds|sp|Mult0~47 ;
wire \vga|ds|sp|Mult0~48 ;
wire \vga|ds|sp|Mult0~49 ;
wire \vga|ds|sp|Mult0~50 ;
wire \vga|ds|sp|Mult0~51 ;
wire \vga|ds|sp|Mult0~52 ;
wire \vga|ds|sp|Mult0~53 ;
wire \vga|ds|sp|Mult0~54 ;
wire \vga|ds|sp|Mult0~55 ;
wire \vga|ds|sp|Mult0~56 ;
wire \vga|ds|sp|Mult0~57 ;
wire \vga|ds|sp|Mult0~58 ;
wire \vga|ds|sp|Mult0~59 ;
wire \vga|ds|sp|Mult0~60 ;
wire \vga|ds|sp|Mult0~61 ;
wire \vga|ds|sp|Mult0~62 ;
wire \vga|ds|sp|Mult0~63 ;
wire \vga|ds|sp|Mult0~64 ;
wire \vga|ds|sp|Mult0~65 ;
wire \vga|ds|sp|Mult0~66 ;
wire \vga|ds|sp|Mult0~67 ;
wire \vga|ds|sp|Mult0~68 ;
wire \vga|ds|sp|Mult0~69 ;
wire \vga|ds|sp|Mult0~70 ;
wire \vga|ds|sp|Mult0~71 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \vga|testclk|q~0_combout ;
wire \vga|testclk|q~q ;
wire \vga|testclk|out_clk~0_combout ;
wire \vga|testclk|out_clk~q ;
wire \vga|sync|h_signal|Add0~125_sumout ;
wire \vga|sync|h_signal|Add0~126 ;
wire \vga|sync|h_signal|Add0~121_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~122 ;
wire \vga|sync|h_signal|Add0~117_sumout ;
wire \vga|sync|h_signal|Add0~118 ;
wire \vga|sync|h_signal|Add0~113_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~114 ;
wire \vga|sync|h_signal|Add0~105_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ;
wire \vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ;
wire \vga|sync|h_signal|Equal0~5_combout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~106 ;
wire \vga|sync|h_signal|Add0~101_sumout ;
wire \vga|sync|h_signal|Add0~102 ;
wire \vga|sync|h_signal|Add0~109_sumout ;
wire \vga|sync|h_signal|Add0~110 ;
wire \vga|sync|h_signal|Add0~14 ;
wire \vga|sync|h_signal|Add0~9_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~10 ;
wire \vga|sync|h_signal|Add0~5_sumout ;
wire \vga|sync|h_signal|Add0~6 ;
wire \vga|sync|h_signal|Add0~77_sumout ;
wire \vga|sync|h_signal|Add0~78 ;
wire \vga|sync|h_signal|Add0~73_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~74 ;
wire \vga|sync|h_signal|Add0~69_sumout ;
wire \vga|sync|h_signal|Add0~70 ;
wire \vga|sync|h_signal|Add0~65_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~66 ;
wire \vga|sync|h_signal|Add0~61_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~62 ;
wire \vga|sync|h_signal|Add0~33_sumout ;
wire \vga|sync|h_signal|Add0~34 ;
wire \vga|sync|h_signal|Add0~81_sumout ;
wire \vga|sync|h_signal|Add0~82 ;
wire \vga|sync|h_signal|Add0~29_sumout ;
wire \vga|sync|h_signal|Add0~30 ;
wire \vga|sync|h_signal|Add0~25_sumout ;
wire \vga|sync|h_signal|Add0~26 ;
wire \vga|sync|h_signal|Add0~57_sumout ;
wire \vga|sync|h_signal|Add0~58 ;
wire \vga|sync|h_signal|Add0~53_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[20]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~54 ;
wire \vga|sync|h_signal|Add0~49_sumout ;
wire \vga|sync|h_signal|Add0~50 ;
wire \vga|sync|h_signal|Add0~45_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[22]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~46 ;
wire \vga|sync|h_signal|Add0~41_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[23]~DUPLICATE_q ;
wire \vga|sync|h_signal|Add0~42 ;
wire \vga|sync|h_signal|Add0~37_sumout ;
wire \vga|sync|h_signal|Add0~38 ;
wire \vga|sync|h_signal|Add0~21_sumout ;
wire \vga|sync|h_signal|Add0~22 ;
wire \vga|sync|h_signal|Add0~97_sumout ;
wire \vga|sync|h_signal|Add0~98 ;
wire \vga|sync|h_signal|Add0~93_sumout ;
wire \vga|sync|h_signal|Add0~94 ;
wire \vga|sync|h_signal|Add0~89_sumout ;
wire \vga|sync|h_signal|Add0~90 ;
wire \vga|sync|h_signal|Add0~85_sumout ;
wire \vga|sync|h_signal|Add0~86 ;
wire \vga|sync|h_signal|Add0~17_sumout ;
wire \vga|sync|h_signal|Add0~18 ;
wire \vga|sync|h_signal|Add0~1_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q ;
wire \vga|sync|h_signal|CURRENT_PIXEL[0]~DUPLICATE_q ;
wire \vga|sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q ;
wire \vga|sync|h_signal|Equal0~6_combout ;
wire \vga|sync|h_signal|Equal0~3_combout ;
wire \vga|sync|h_signal|Equal0~0_combout ;
wire \vga|sync|h_signal|Equal0~2_combout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE_q ;
wire \vga|sync|h_signal|CURRENT_PIXEL[19]~DUPLICATE_q ;
wire \vga|sync|h_signal|Equal0~1_combout ;
wire \vga|sync|h_signal|Equal0~4_combout ;
wire \vga|sync|h_signal|Equal0~7_combout ;
wire \vga|sync|h_signal|Add0~13_sumout ;
wire \vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ;
wire \vga|sync|LessThan0~0_combout ;
wire \vga|sync|v_signal|Add0~125_sumout ;
wire \vga|sync|h_signal|END_LINE~q ;
wire \vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~126 ;
wire \vga|sync|v_signal|Add0~117_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~118 ;
wire \vga|sync|v_signal|Add0~121_sumout ;
wire \vga|sync|v_signal|Add0~122 ;
wire \vga|sync|v_signal|Add0~113_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~114 ;
wire \vga|sync|v_signal|Add0~109_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~110 ;
wire \vga|sync|v_signal|Add0~105_sumout ;
wire \vga|sync|v_signal|Add0~106 ;
wire \vga|sync|v_signal|Add0~101_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~102 ;
wire \vga|sync|v_signal|Add0~97_sumout ;
wire \vga|sync|v_signal|Add0~98 ;
wire \vga|sync|v_signal|Add0~93_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ;
wire \vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~94 ;
wire \vga|sync|v_signal|Add0~89_sumout ;
wire \vga|sync|v_signal|Equal0~5_combout ;
wire \vga|sync|v_signal|Equal0~6_combout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[26]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~90 ;
wire \vga|sync|v_signal|Add0~49_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~50 ;
wire \vga|sync|v_signal|Add0~53_sumout ;
wire \vga|sync|v_signal|Add0~54 ;
wire \vga|sync|v_signal|Add0~21_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~22 ;
wire \vga|sync|v_signal|Add0~61_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~62 ;
wire \vga|sync|v_signal|Add0~17_sumout ;
wire \vga|sync|v_signal|Add0~18 ;
wire \vga|sync|v_signal|Add0~13_sumout ;
wire \vga|sync|v_signal|Add0~14 ;
wire \vga|sync|v_signal|Add0~57_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[16]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~58 ;
wire \vga|sync|v_signal|Add0~41_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[17]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~42 ;
wire \vga|sync|v_signal|Add0~37_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[18]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~38 ;
wire \vga|sync|v_signal|Add0~33_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[19]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~34 ;
wire \vga|sync|v_signal|Add0~29_sumout ;
wire \vga|sync|v_signal|Add0~30 ;
wire \vga|sync|v_signal|Add0~25_sumout ;
wire \vga|sync|v_signal|Add0~26 ;
wire \vga|sync|v_signal|Add0~45_sumout ;
wire \vga|sync|v_signal|Add0~46 ;
wire \vga|sync|v_signal|Add0~9_sumout ;
wire \vga|sync|v_signal|Add0~10 ;
wire \vga|sync|v_signal|Add0~85_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~86 ;
wire \vga|sync|v_signal|Add0~81_sumout ;
wire \vga|sync|v_signal|Add0~82 ;
wire \vga|sync|v_signal|Add0~77_sumout ;
wire \vga|sync|v_signal|Add0~78 ;
wire \vga|sync|v_signal|Add0~73_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[28]~DUPLICATE_q ;
wire \vga|sync|v_signal|Add0~74 ;
wire \vga|sync|v_signal|Add0~69_sumout ;
wire \vga|sync|v_signal|Equal0~3_combout ;
wire \vga|sync|v_signal|Add0~70 ;
wire \vga|sync|v_signal|Add0~5_sumout ;
wire \vga|sync|v_signal|Add0~6 ;
wire \vga|sync|v_signal|Add0~65_sumout ;
wire \vga|sync|v_signal|Equal0~2_combout ;
wire \vga|sync|v_signal|Equal0~1_combout ;
wire \vga|sync|v_signal|Equal0~0_combout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[29]~DUPLICATE_q ;
wire \vga|sync|v_signal|Equal0~4_combout ;
wire \vga|sync|v_signal|Equal0~7_combout ;
wire \vga|sync|v_signal|Add0~66 ;
wire \vga|sync|v_signal|Add0~1_sumout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ;
wire \vga|sync|LessThan1~0_combout ;
wire \vga|sync|V_EN~0_combout ;
wire \vga|ds|Add2~1_sumout ;
wire \vga|ds|Add0~17_sumout ;
wire \vga|ds|cont[0]~feeder_combout ;
wire \vga|ds|Add0~18 ;
wire \vga|ds|Add0~5_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~9_sumout ;
wire \vga|ds|Add0~6 ;
wire \vga|ds|Add0~77_sumout ;
wire \vga|ds|Add0~78 ;
wire \vga|ds|Add0~1_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~10 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~11 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~78 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~79 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~5_sumout ;
wire \vga|ds|Add0~2 ;
wire \vga|ds|Add0~25_sumout ;
wire \vga|ds|cont[4]~feeder_combout ;
wire \vga|ds|Add0~26 ;
wire \vga|ds|Add0~57_sumout ;
wire \vga|ds|cont[5]~feeder_combout ;
wire \vga|ds|Add0~58 ;
wire \vga|ds|Add0~21_sumout ;
wire \vga|ds|Add0~22 ;
wire \vga|ds|Add0~53_sumout ;
wire \vga|ds|cont[7]~feeder_combout ;
wire \vga|ds|Add0~54 ;
wire \vga|ds|Add0~33_sumout ;
wire \vga|ds|Add0~34 ;
wire \vga|ds|Add0~65_sumout ;
wire \vga|ds|Add0~66 ;
wire \vga|ds|Add0~29_sumout ;
wire \vga|ds|Add0~30 ;
wire \vga|ds|Add0~61_sumout ;
wire \vga|ds|Add0~62 ;
wire \vga|ds|Add0~49_sumout ;
wire \vga|ds|Add0~50 ;
wire \vga|ds|Add0~73_sumout ;
wire \vga|ds|Add0~74 ;
wire \vga|ds|Add0~45_sumout ;
wire \vga|ds|Add0~46 ;
wire \vga|ds|Add0~69_sumout ;
wire \vga|ds|Add0~70 ;
wire \vga|ds|Add0~41_sumout ;
wire \vga|ds|Add0~42 ;
wire \vga|ds|Add0~13_sumout ;
wire \vga|ds|Add0~14 ;
wire \vga|ds|Add0~37_sumout ;
wire \vga|ds|Add0~38 ;
wire \vga|ds|Add0~9_sumout ;
wire \vga|ds|Add0~10 ;
wire \vga|ds|Add0~81_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~6 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~7 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~26 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~27 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~58 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~59 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~22 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~23 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~54 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~55 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~34 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~35 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~66 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~67 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~30 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~31 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~62 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~63 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~50 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~51 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~74 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~75 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~46 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~47 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~70 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~71 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~42 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~43 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~18 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~19 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~38 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~39 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~14 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~15 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~82 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~83 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~81_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~18_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~19_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~13_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~37_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~8_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~9_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~17_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~41_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~10_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~11_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~69_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~45_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~12_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~13_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~73_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~49_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~14_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~15_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~61_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~29_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~4_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~5_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~65_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~33_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~6_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~7_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~53_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~21_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~0_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~1_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~57_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~25_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~2_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~3_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~77_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~16_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~17_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~90_cout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~14 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~10 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~6 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~50 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~46 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~42 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~38 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~34 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~82 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~78 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~74 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~70 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~66 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~62 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~58 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~54 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~18 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~22 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~30 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~26 ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~86_cout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout ;
wire \vga|ds|Equal0~0_combout ;
wire \vga|ds|Equal0~1_combout ;
wire \vga|ds|Equal0~9_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~61_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~53_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~57_sumout ;
wire \vga|ds|Equal0~12_combout ;
wire \vga|ds|Equal0~8_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~65_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~73_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~77_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~81_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~69_sumout ;
wire \vga|ds|Equal0~13_combout ;
wire \vga|ds|Equal0~10_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~33_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~45_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~49_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~41_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~37_sumout ;
wire \vga|ds|Equal0~11_combout ;
wire \vga|ds|Equal0~14_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~25_sumout ;
wire \vga|ds|Equal0~5_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~17_sumout ;
wire \vga|ds|Equal0~3_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~29_sumout ;
wire \vga|ds|Equal0~6_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~21_sumout ;
wire \vga|ds|Equal0~4_combout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~13_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~9_sumout ;
wire \vga|ds|Mod0|auto_generated|divider|divider|op_14~5_sumout ;
wire \vga|ds|Equal0~2_combout ;
wire \vga|ds|Equal0~7_combout ;
wire \vga|ds|Equal0~15_combout ;
wire \vga|ds|fade~0_combout ;
wire \vga|ds|R[0]~feeder_combout ;
wire \vga|ds|Add1~29_sumout ;
wire \vga|ds|pos[8]~9_combout ;
wire \vga|ds|Add1~30 ;
wire \vga|ds|Add1~25_sumout ;
wire \vga|ds|Add1~26 ;
wire \vga|ds|Add1~21_sumout ;
wire \vga|ds|Add1~22 ;
wire \vga|ds|Add1~37_sumout ;
wire \vga|ds|Add1~38 ;
wire \vga|ds|Add1~33_sumout ;
wire \vga|ds|Add1~34 ;
wire \vga|ds|Add1~5_sumout ;
wire \vga|ds|Add1~6 ;
wire \vga|ds|Add1~2 ;
wire \vga|ds|Add1~9_sumout ;
wire \vga|ds|Add1~10 ;
wire \vga|ds|Add1~13_sumout ;
wire \vga|ds|Add1~14 ;
wire \vga|ds|Add1~17_sumout ;
wire \vga|ds|pos~2_combout ;
wire \vga|ds|pos~3_combout ;
wire \vga|ds|pos~0_combout ;
wire \vga|ds|pos~1_combout ;
wire \vga|ds|LessThan0~0_combout ;
wire \vga|ds|Add1~1_sumout ;
wire \vga|ds|LessThan0~1_combout ;
wire \vga|ds|pos~6_combout ;
wire \vga|ds|LessThan0~2_combout ;
wire \vga|ds|pos~7_combout ;
wire \vga|ds|pos~8_combout ;
wire \vga|ds|pos~4_combout ;
wire \vga|sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE_q ;
wire \vga|ds|pos~10_combout ;
wire \vga|ds|pos~5_combout ;
wire \vga|ds|Add7~58_cout ;
wire \vga|ds|Add7~6 ;
wire \vga|ds|Add7~10 ;
wire \vga|ds|Add7~14 ;
wire \vga|ds|Add7~18 ;
wire \vga|ds|Add7~22 ;
wire \vga|ds|Add7~26 ;
wire \vga|ds|Add7~30 ;
wire \vga|ds|Add7~34 ;
wire \vga|ds|Add7~38 ;
wire \vga|ds|Add7~42 ;
wire \vga|ds|Add7~46 ;
wire \vga|ds|Add7~50 ;
wire \vga|ds|Add7~54 ;
wire \vga|ds|Add7~1_sumout ;
wire \vga|ds|Add5~10 ;
wire \vga|ds|Add5~14 ;
wire \vga|ds|Add5~6 ;
wire \vga|ds|Add5~25_sumout ;
wire \vga|ds|Add5~26 ;
wire \vga|ds|Add5~22 ;
wire \vga|ds|Add5~17_sumout ;
wire \vga|ds|Add5~21_sumout ;
wire \vga|ds|LessThan6~2_combout ;
wire \vga|ds|LessThan6~3_combout ;
wire \vga|ds|LessThan5~0_combout ;
wire \vga|ds|Add5~9_sumout ;
wire \vga|ds|LessThan6~0_combout ;
wire \vga|ds|Add5~5_sumout ;
wire \vga|ds|Add5~13_sumout ;
wire \vga|ds|LessThan6~1_combout ;
wire \vga|ds|Add5~18 ;
wire \vga|ds|Add5~1_sumout ;
wire \vga|ds|LessThan5~7_combout ;
wire \vga|ds|LessThan5~6_combout ;
wire \vga|ds|LessThan5~5_combout ;
wire \vga|ds|LessThan5~8_combout ;
wire \vga|ds|LessThan5~10_combout ;
wire \vga|ds|LessThan5~11_combout ;
wire \vga|ds|LessThan5~9_combout ;
wire \vga|ds|LessThan5~12_combout ;
wire \vga|ds|LessThan5~4_combout ;
wire \vga|ds|always0~0_combout ;
wire \vga|ds|always0~1_combout ;
wire \vga|ds|always0~2_combout ;
wire \vga|ds|LessThan5~1_combout ;
wire \vga|ds|LessThan5~2_combout ;
wire \vga|ds|LessThan5~3_combout ;
wire \vga|ds|always0~3_combout ;
wire \vga|ds|always0~4_combout ;
wire \vga|ds|Add6~62_cout ;
wire \vga|ds|Add6~1_sumout ;
wire \vga|ds|Add6~2 ;
wire \vga|ds|Add6~5_sumout ;
wire \vga|ds|Add6~6 ;
wire \vga|ds|Add6~9_sumout ;
wire \vga|ds|Add6~10 ;
wire \vga|ds|Add6~13_sumout ;
wire \vga|ds|Add6~14 ;
wire \vga|ds|Add6~17_sumout ;
wire \vga|ds|Add6~18 ;
wire \vga|ds|Add6~21_sumout ;
wire \vga|ds|Add6~22 ;
wire \vga|ds|Add6~25_sumout ;
wire \vga|ds|Add6~26 ;
wire \vga|ds|Add6~29_sumout ;
wire \vga|ds|Add6~30 ;
wire \vga|ds|Add6~33_sumout ;
wire \vga|ds|Add6~34 ;
wire \vga|ds|Add6~37_sumout ;
wire \vga|ds|Add6~38 ;
wire \vga|ds|Add6~41_sumout ;
wire \vga|ds|Add6~42 ;
wire \vga|ds|Add6~45_sumout ;
wire \vga|ds|Add6~46 ;
wire \vga|ds|Add6~49_sumout ;
wire \vga|ds|Add6~50 ;
wire \vga|ds|Add6~53_sumout ;
wire \vga|ds|Add6~54 ;
wire \vga|ds|Add6~57_sumout ;
wire \vga|ds|sp|Mult0~21 ;
wire \vga|ds|Add7~53_sumout ;
wire \vga|ds|sp|Mult0~20 ;
wire \vga|ds|sp|Mult0~19 ;
wire \vga|ds|Add7~49_sumout ;
wire \vga|ds|Add7~45_sumout ;
wire \vga|ds|sp|Mult0~18 ;
wire \vga|ds|Add7~41_sumout ;
wire \vga|ds|sp|Mult0~17 ;
wire \vga|ds|sp|Mult0~16 ;
wire \vga|ds|Add7~37_sumout ;
wire \vga|ds|Add7~33_sumout ;
wire \vga|ds|sp|Mult0~15 ;
wire \vga|ds|Add7~29_sumout ;
wire \vga|ds|sp|Mult0~14 ;
wire \vga|ds|Add7~25_sumout ;
wire \vga|ds|sp|Mult0~13 ;
wire \vga|ds|Add7~21_sumout ;
wire \vga|ds|sp|Mult0~12 ;
wire \vga|ds|Add7~17_sumout ;
wire \vga|ds|sp|Mult0~11 ;
wire \vga|ds|Add7~13_sumout ;
wire \vga|ds|sp|Mult0~10 ;
wire \vga|ds|Add7~9_sumout ;
wire \vga|ds|sp|Mult0~9 ;
wire \vga|ds|Add7~5_sumout ;
wire \vga|ds|sp|Mult0~8_resulta ;
wire \vga|ds|sp|Add0~6 ;
wire \vga|ds|sp|Add0~10 ;
wire \vga|ds|sp|Add0~14 ;
wire \vga|ds|sp|Add0~18 ;
wire \vga|ds|sp|Add0~22 ;
wire \vga|ds|sp|Add0~26 ;
wire \vga|ds|sp|Add0~30 ;
wire \vga|ds|sp|Add0~34 ;
wire \vga|ds|sp|Add0~38 ;
wire \vga|ds|sp|Add0~42 ;
wire \vga|ds|sp|Add0~46 ;
wire \vga|ds|sp|Add0~50 ;
wire \vga|ds|sp|Add0~54 ;
wire \vga|ds|sp|Add0~1_sumout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ;
wire \vga|ds|sp|Add0~5_sumout ;
wire \vga|ds|sp|Add0~9_sumout ;
wire \vga|ds|sp|Add0~13_sumout ;
wire \vga|ds|sp|Add0~17_sumout ;
wire \vga|ds|sp|Add0~21_sumout ;
wire \vga|ds|sp|Add0~25_sumout ;
wire \vga|ds|sp|Add0~29_sumout ;
wire \vga|ds|sp|Add0~33_sumout ;
wire \vga|ds|sp|Add0~37_sumout ;
wire \vga|ds|sp|Add0~41_sumout ;
wire \vga|ds|sp|Add0~45_sumout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \vga|ds|sp|Add0~49_sumout ;
wire \vga|ds|sp|Add0~53_sumout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a36 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a37 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a35 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a40 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a46 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a47 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a38 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a42 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a43 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a45 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ;
wire \vga|ds|Equal1~0_combout ;
wire \vga|ds|Equal1~1_combout ;
wire \vga|ds|Equal1~2_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a31 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a33 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a27 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a28 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ;
wire \vga|ds|Equal1~3_combout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a32 ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ;
wire \vga|ds|Equal1~4_combout ;
wire \vga|ds|Equal1~5_combout ;
wire \vga|ds|Add2~2 ;
wire \vga|ds|Add2~6 ;
wire \vga|ds|Add2~9_sumout ;
wire \vga|ds|Add2~10 ;
wire \vga|ds|Add2~13_sumout ;
wire \vga|ds|Add2~14 ;
wire \vga|ds|Add2~17_sumout ;
wire \vga|ds|Add2~18 ;
wire \vga|ds|Add2~21_sumout ;
wire \vga|ds|Add2~22 ;
wire \vga|ds|Add2~25_sumout ;
wire \vga|ds|Add2~26 ;
wire \vga|ds|Add2~29_sumout ;
wire \vga|ds|fade~7_combout ;
wire \vga|ds|Add2~30 ;
wire \vga|ds|Add2~33_sumout ;
wire \vga|ds|Add2~34 ;
wire \vga|ds|Add2~37_sumout ;
wire \vga|ds|Add2~38 ;
wire \vga|ds|Add2~41_sumout ;
wire \vga|ds|always0~5_combout ;
wire \vga|ds|always0~6_combout ;
wire \vga|ds|always0~8_combout ;
wire \vga|ds|fade~6_combout ;
wire \vga|ds|fade~2_combout ;
wire \vga|ds|always0~7_combout ;
wire \vga|ds|fade~5_combout ;
wire \vga|ds|change~0_combout ;
wire \vga|ds|change~q ;
wire \vga|ds|Add2~5_sumout ;
wire \vga|ds|fade~1_combout ;
wire \vga|ds|R[1]~feeder_combout ;
wire \vga|ds|R[2]~feeder_combout ;
wire \vga|ds|fade~3_combout ;
wire \vga|ds|R[3]~feeder_combout ;
wire \vga|ds|fade~4_combout ;
wire \vga|ds|R[4]~feeder_combout ;
wire \vga|ds|R[5]~feeder_combout ;
wire \vga|ds|R[6]~feeder_combout ;
wire \vga|ds|R[7]~feeder_combout ;
wire \vga|ds|LessThan5~13_combout ;
wire \vga|ds|LessThan6~4_combout ;
wire \vga|ds|LessThan6~6_combout ;
wire \vga|ds|LessThan6~5_combout ;
wire \vga|ds|LessThan6~7_combout ;
wire \vga|ds|G[7]~0_combout ;
wire \vga|ds|B[1]~feeder_combout ;
wire \vga|sync|v_signal|V_SYNC~0_combout ;
wire \vga|sync|LessThan1~1_combout ;
wire \vga|sync|v_signal|V_SYNC~1_combout ;
wire \vga|sync|h_signal|H_SYNC~0_combout ;
wire \vga|sync|h_signal|H_SYNC~1_combout ;
wire [31:0] \vga|ds|sp_y ;
wire [31:0] \vga|sync|h_signal|CURRENT_PIXEL ;
wire [31:0] \vga|ds|B ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a ;
wire [31:0] \vga|ds|R ;
wire [31:0] \vga|ds|G ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a ;
wire [10:0] \vga|ds|fade ;
wire [10:0] \vga|ds|pos ;
wire [31:0] \vga|sync|v_signal|CURRENT_PIXEL ;
wire [20:0] \vga|ds|cont ;

wire [4:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [4:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [4:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [4:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [4:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [63:0] \vga|ds|sp|Mult0~8_RESULTA_bus ;

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a35  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [2];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a36  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [3];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a37  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [4];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a38  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [1];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a40  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [2];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a46  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [3];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a47  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [4];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a42  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [1];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a43  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [2];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [3];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a45  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [4];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a31  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a32  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [2];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a33  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [3];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [4];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a27  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a28  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [2];
assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [3];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \vga|ds|sp|Mult0~8_resulta  = \vga|ds|sp|Mult0~8_RESULTA_bus [0];
assign \vga|ds|sp|Mult0~9  = \vga|ds|sp|Mult0~8_RESULTA_bus [1];
assign \vga|ds|sp|Mult0~10  = \vga|ds|sp|Mult0~8_RESULTA_bus [2];
assign \vga|ds|sp|Mult0~11  = \vga|ds|sp|Mult0~8_RESULTA_bus [3];
assign \vga|ds|sp|Mult0~12  = \vga|ds|sp|Mult0~8_RESULTA_bus [4];
assign \vga|ds|sp|Mult0~13  = \vga|ds|sp|Mult0~8_RESULTA_bus [5];
assign \vga|ds|sp|Mult0~14  = \vga|ds|sp|Mult0~8_RESULTA_bus [6];
assign \vga|ds|sp|Mult0~15  = \vga|ds|sp|Mult0~8_RESULTA_bus [7];
assign \vga|ds|sp|Mult0~16  = \vga|ds|sp|Mult0~8_RESULTA_bus [8];
assign \vga|ds|sp|Mult0~17  = \vga|ds|sp|Mult0~8_RESULTA_bus [9];
assign \vga|ds|sp|Mult0~18  = \vga|ds|sp|Mult0~8_RESULTA_bus [10];
assign \vga|ds|sp|Mult0~19  = \vga|ds|sp|Mult0~8_RESULTA_bus [11];
assign \vga|ds|sp|Mult0~20  = \vga|ds|sp|Mult0~8_RESULTA_bus [12];
assign \vga|ds|sp|Mult0~21  = \vga|ds|sp|Mult0~8_RESULTA_bus [13];
assign \vga|ds|sp|Mult0~22  = \vga|ds|sp|Mult0~8_RESULTA_bus [14];
assign \vga|ds|sp|Mult0~23  = \vga|ds|sp|Mult0~8_RESULTA_bus [15];
assign \vga|ds|sp|Mult0~24  = \vga|ds|sp|Mult0~8_RESULTA_bus [16];
assign \vga|ds|sp|Mult0~25  = \vga|ds|sp|Mult0~8_RESULTA_bus [17];
assign \vga|ds|sp|Mult0~26  = \vga|ds|sp|Mult0~8_RESULTA_bus [18];
assign \vga|ds|sp|Mult0~27  = \vga|ds|sp|Mult0~8_RESULTA_bus [19];
assign \vga|ds|sp|Mult0~28  = \vga|ds|sp|Mult0~8_RESULTA_bus [20];
assign \vga|ds|sp|Mult0~29  = \vga|ds|sp|Mult0~8_RESULTA_bus [21];
assign \vga|ds|sp|Mult0~30  = \vga|ds|sp|Mult0~8_RESULTA_bus [22];
assign \vga|ds|sp|Mult0~31  = \vga|ds|sp|Mult0~8_RESULTA_bus [23];
assign \vga|ds|sp|Mult0~32  = \vga|ds|sp|Mult0~8_RESULTA_bus [24];
assign \vga|ds|sp|Mult0~33  = \vga|ds|sp|Mult0~8_RESULTA_bus [25];
assign \vga|ds|sp|Mult0~34  = \vga|ds|sp|Mult0~8_RESULTA_bus [26];
assign \vga|ds|sp|Mult0~35  = \vga|ds|sp|Mult0~8_RESULTA_bus [27];
assign \vga|ds|sp|Mult0~36  = \vga|ds|sp|Mult0~8_RESULTA_bus [28];
assign \vga|ds|sp|Mult0~37  = \vga|ds|sp|Mult0~8_RESULTA_bus [29];
assign \vga|ds|sp|Mult0~38  = \vga|ds|sp|Mult0~8_RESULTA_bus [30];
assign \vga|ds|sp|Mult0~39  = \vga|ds|sp|Mult0~8_RESULTA_bus [31];
assign \vga|ds|sp|Mult0~40  = \vga|ds|sp|Mult0~8_RESULTA_bus [32];
assign \vga|ds|sp|Mult0~41  = \vga|ds|sp|Mult0~8_RESULTA_bus [33];
assign \vga|ds|sp|Mult0~42  = \vga|ds|sp|Mult0~8_RESULTA_bus [34];
assign \vga|ds|sp|Mult0~43  = \vga|ds|sp|Mult0~8_RESULTA_bus [35];
assign \vga|ds|sp|Mult0~44  = \vga|ds|sp|Mult0~8_RESULTA_bus [36];
assign \vga|ds|sp|Mult0~45  = \vga|ds|sp|Mult0~8_RESULTA_bus [37];
assign \vga|ds|sp|Mult0~46  = \vga|ds|sp|Mult0~8_RESULTA_bus [38];
assign \vga|ds|sp|Mult0~47  = \vga|ds|sp|Mult0~8_RESULTA_bus [39];
assign \vga|ds|sp|Mult0~48  = \vga|ds|sp|Mult0~8_RESULTA_bus [40];
assign \vga|ds|sp|Mult0~49  = \vga|ds|sp|Mult0~8_RESULTA_bus [41];
assign \vga|ds|sp|Mult0~50  = \vga|ds|sp|Mult0~8_RESULTA_bus [42];
assign \vga|ds|sp|Mult0~51  = \vga|ds|sp|Mult0~8_RESULTA_bus [43];
assign \vga|ds|sp|Mult0~52  = \vga|ds|sp|Mult0~8_RESULTA_bus [44];
assign \vga|ds|sp|Mult0~53  = \vga|ds|sp|Mult0~8_RESULTA_bus [45];
assign \vga|ds|sp|Mult0~54  = \vga|ds|sp|Mult0~8_RESULTA_bus [46];
assign \vga|ds|sp|Mult0~55  = \vga|ds|sp|Mult0~8_RESULTA_bus [47];
assign \vga|ds|sp|Mult0~56  = \vga|ds|sp|Mult0~8_RESULTA_bus [48];
assign \vga|ds|sp|Mult0~57  = \vga|ds|sp|Mult0~8_RESULTA_bus [49];
assign \vga|ds|sp|Mult0~58  = \vga|ds|sp|Mult0~8_RESULTA_bus [50];
assign \vga|ds|sp|Mult0~59  = \vga|ds|sp|Mult0~8_RESULTA_bus [51];
assign \vga|ds|sp|Mult0~60  = \vga|ds|sp|Mult0~8_RESULTA_bus [52];
assign \vga|ds|sp|Mult0~61  = \vga|ds|sp|Mult0~8_RESULTA_bus [53];
assign \vga|ds|sp|Mult0~62  = \vga|ds|sp|Mult0~8_RESULTA_bus [54];
assign \vga|ds|sp|Mult0~63  = \vga|ds|sp|Mult0~8_RESULTA_bus [55];
assign \vga|ds|sp|Mult0~64  = \vga|ds|sp|Mult0~8_RESULTA_bus [56];
assign \vga|ds|sp|Mult0~65  = \vga|ds|sp|Mult0~8_RESULTA_bus [57];
assign \vga|ds|sp|Mult0~66  = \vga|ds|sp|Mult0~8_RESULTA_bus [58];
assign \vga|ds|sp|Mult0~67  = \vga|ds|sp|Mult0~8_RESULTA_bus [59];
assign \vga|ds|sp|Mult0~68  = \vga|ds|sp|Mult0~8_RESULTA_bus [60];
assign \vga|ds|sp|Mult0~69  = \vga|ds|sp|Mult0~8_RESULTA_bus [61];
assign \vga|ds|sp|Mult0~70  = \vga|ds|sp|Mult0~8_RESULTA_bus [62];
assign \vga|ds|sp|Mult0~71  = \vga|ds|sp|Mult0~8_RESULTA_bus [63];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clock~output (
	.i(\vga|testclk|out_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clock),
	.obar());
// synopsys translate_off
defparam \vga_clock~output .bus_hold = "false";
defparam \vga_clock~output .open_drain_output = "false";
defparam \vga_clock~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SYNC_N),
	.obar());
// synopsys translate_off
defparam \SYNC_N~output .bus_hold = "false";
defparam \SYNC_N~output .open_drain_output = "false";
defparam \SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \v_en~output (
	.i(\vga|sync|V_EN~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_en),
	.obar());
// synopsys translate_off
defparam \v_en~output .bus_hold = "false";
defparam \v_en~output .open_drain_output = "false";
defparam \v_en~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \R[0]~output (
	.i(\vga|ds|R [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[0]),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
defparam \R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \R[1]~output (
	.i(\vga|ds|R [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[1]),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
defparam \R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \R[2]~output (
	.i(\vga|ds|R [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[2]),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
defparam \R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \R[3]~output (
	.i(\vga|ds|R [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[3]),
	.obar());
// synopsys translate_off
defparam \R[3]~output .bus_hold = "false";
defparam \R[3]~output .open_drain_output = "false";
defparam \R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \R[4]~output (
	.i(\vga|ds|R [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[4]),
	.obar());
// synopsys translate_off
defparam \R[4]~output .bus_hold = "false";
defparam \R[4]~output .open_drain_output = "false";
defparam \R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \R[5]~output (
	.i(\vga|ds|R [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[5]),
	.obar());
// synopsys translate_off
defparam \R[5]~output .bus_hold = "false";
defparam \R[5]~output .open_drain_output = "false";
defparam \R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \R[6]~output (
	.i(\vga|ds|R [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[6]),
	.obar());
// synopsys translate_off
defparam \R[6]~output .bus_hold = "false";
defparam \R[6]~output .open_drain_output = "false";
defparam \R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \R[7]~output (
	.i(\vga|ds|R [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[7]),
	.obar());
// synopsys translate_off
defparam \R[7]~output .bus_hold = "false";
defparam \R[7]~output .open_drain_output = "false";
defparam \R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \G[0]~output (
	.i(\vga|ds|G [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[0]),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
defparam \G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \G[1]~output (
	.i(\vga|ds|G [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[1]),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
defparam \G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \G[2]~output (
	.i(\vga|ds|G [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[2]),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
defparam \G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \G[3]~output (
	.i(\vga|ds|G [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[3]),
	.obar());
// synopsys translate_off
defparam \G[3]~output .bus_hold = "false";
defparam \G[3]~output .open_drain_output = "false";
defparam \G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \G[4]~output (
	.i(\vga|ds|G [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[4]),
	.obar());
// synopsys translate_off
defparam \G[4]~output .bus_hold = "false";
defparam \G[4]~output .open_drain_output = "false";
defparam \G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \G[5]~output (
	.i(\vga|ds|G [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[5]),
	.obar());
// synopsys translate_off
defparam \G[5]~output .bus_hold = "false";
defparam \G[5]~output .open_drain_output = "false";
defparam \G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \G[6]~output (
	.i(\vga|ds|G [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[6]),
	.obar());
// synopsys translate_off
defparam \G[6]~output .bus_hold = "false";
defparam \G[6]~output .open_drain_output = "false";
defparam \G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \G[7]~output (
	.i(\vga|ds|G [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[7]),
	.obar());
// synopsys translate_off
defparam \G[7]~output .bus_hold = "false";
defparam \G[7]~output .open_drain_output = "false";
defparam \G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \B[0]~output (
	.i(\vga|ds|B [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
defparam \B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \B[1]~output (
	.i(\vga|ds|B [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
defparam \B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \B[2]~output (
	.i(\vga|ds|B [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[2]),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
defparam \B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \B[3]~output (
	.i(\vga|ds|B [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[3]),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
defparam \B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \B[4]~output (
	.i(\vga|ds|B [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[4]),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
defparam \B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \B[5]~output (
	.i(\vga|ds|B [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[5]),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
defparam \B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \B[6]~output (
	.i(\vga|ds|B [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[6]),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
defparam \B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \B[7]~output (
	.i(\vga|ds|B [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[7]),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
defparam \B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \V_SYNC~output (
	.i(\vga|sync|v_signal|V_SYNC~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_SYNC),
	.obar());
// synopsys translate_off
defparam \V_SYNC~output .bus_hold = "false";
defparam \V_SYNC~output .open_drain_output = "false";
defparam \V_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \H_SYNC~output (
	.i(\vga|sync|h_signal|H_SYNC~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_SYNC),
	.obar());
// synopsys translate_off
defparam \H_SYNC~output .bus_hold = "false";
defparam \H_SYNC~output .open_drain_output = "false";
defparam \H_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X21_Y76_N36
cyclonev_lcell_comb \vga|testclk|q~0 (
// Equation(s):
// \vga|testclk|q~0_combout  = ( !\vga|testclk|q~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|testclk|q~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|testclk|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|testclk|q~0 .extended_lut = "off";
defparam \vga|testclk|q~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \vga|testclk|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y76_N37
dffeas \vga|testclk|q (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|testclk|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|testclk|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|testclk|q .is_wysiwyg = "true";
defparam \vga|testclk|q .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y76_N30
cyclonev_lcell_comb \vga|testclk|out_clk~0 (
// Equation(s):
// \vga|testclk|out_clk~0_combout  = ( !\vga|testclk|q~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|testclk|q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|testclk|out_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|testclk|out_clk~0 .extended_lut = "off";
defparam \vga|testclk|out_clk~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga|testclk|out_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y76_N32
dffeas \vga|testclk|out_clk (
	.clk(\clk~input_o ),
	.d(\vga|testclk|out_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|testclk|out_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|testclk|out_clk .is_wysiwyg = "true";
defparam \vga|testclk|out_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y79_N11
dffeas \vga|sync|h_signal|CURRENT_PIXEL[3] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[3] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N0
cyclonev_lcell_comb \vga|sync|h_signal|Add0~125 (
// Equation(s):
// \vga|sync|h_signal|Add0~125_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [0] ) + ( VCC ) + ( !VCC ))
// \vga|sync|h_signal|Add0~126  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~125_sumout ),
	.cout(\vga|sync|h_signal|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~125 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~125 .lut_mask = 64'h0000000000005555;
defparam \vga|sync|h_signal|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N1
dffeas \vga|sync|h_signal|CURRENT_PIXEL[0] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[0] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N3
cyclonev_lcell_comb \vga|sync|h_signal|Add0~121 (
// Equation(s):
// \vga|sync|h_signal|Add0~121_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~126  ))
// \vga|sync|h_signal|Add0~122  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~121_sumout ),
	.cout(\vga|sync|h_signal|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~121 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N4
dffeas \vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N6
cyclonev_lcell_comb \vga|sync|h_signal|Add0~117 (
// Equation(s):
// \vga|sync|h_signal|Add0~117_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [2] ) + ( GND ) + ( \vga|sync|h_signal|Add0~122  ))
// \vga|sync|h_signal|Add0~118  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [2] ) + ( GND ) + ( \vga|sync|h_signal|Add0~122  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~117_sumout ),
	.cout(\vga|sync|h_signal|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~117 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N8
dffeas \vga|sync|h_signal|CURRENT_PIXEL[2] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[2] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N9
cyclonev_lcell_comb \vga|sync|h_signal|Add0~113 (
// Equation(s):
// \vga|sync|h_signal|Add0~113_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [3] ) + ( GND ) + ( \vga|sync|h_signal|Add0~118  ))
// \vga|sync|h_signal|Add0~114  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [3] ) + ( GND ) + ( \vga|sync|h_signal|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~113_sumout ),
	.cout(\vga|sync|h_signal|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~113 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|sync|h_signal|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N10
dffeas \vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N12
cyclonev_lcell_comb \vga|sync|h_signal|Add0~105 (
// Equation(s):
// \vga|sync|h_signal|Add0~105_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~114  ))
// \vga|sync|h_signal|Add0~106  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~114  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~105_sumout ),
	.cout(\vga|sync|h_signal|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~105 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N14
dffeas \vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y79_N7
dffeas \vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N36
cyclonev_lcell_comb \vga|sync|h_signal|Equal0~5 (
// Equation(s):
// \vga|sync|h_signal|Equal0~5_combout  = ( !\vga|sync|h_signal|CURRENT_PIXEL [7] & ( (!\vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q  & (!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & !\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|h_signal|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Equal0~5 .extended_lut = "off";
defparam \vga|sync|h_signal|Equal0~5 .lut_mask = 64'hC000C00000000000;
defparam \vga|sync|h_signal|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N35
dffeas \vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N15
cyclonev_lcell_comb \vga|sync|h_signal|Add0~101 (
// Equation(s):
// \vga|sync|h_signal|Add0~101_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [5] ) + ( GND ) + ( \vga|sync|h_signal|Add0~106  ))
// \vga|sync|h_signal|Add0~102  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [5] ) + ( GND ) + ( \vga|sync|h_signal|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~101_sumout ),
	.cout(\vga|sync|h_signal|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~101 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N16
dffeas \vga|sync|h_signal|CURRENT_PIXEL[5] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[5] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N18
cyclonev_lcell_comb \vga|sync|h_signal|Add0~109 (
// Equation(s):
// \vga|sync|h_signal|Add0~109_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [6] ) + ( GND ) + ( \vga|sync|h_signal|Add0~102  ))
// \vga|sync|h_signal|Add0~110  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [6] ) + ( GND ) + ( \vga|sync|h_signal|Add0~102  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~109_sumout ),
	.cout(\vga|sync|h_signal|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~109 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N19
dffeas \vga|sync|h_signal|CURRENT_PIXEL[6] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[6] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N21
cyclonev_lcell_comb \vga|sync|h_signal|Add0~13 (
// Equation(s):
// \vga|sync|h_signal|Add0~13_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [7] ) + ( GND ) + ( \vga|sync|h_signal|Add0~110  ))
// \vga|sync|h_signal|Add0~14  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [7] ) + ( GND ) + ( \vga|sync|h_signal|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~13_sumout ),
	.cout(\vga|sync|h_signal|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~13 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|sync|h_signal|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N24
cyclonev_lcell_comb \vga|sync|h_signal|Add0~9 (
// Equation(s):
// \vga|sync|h_signal|Add0~9_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~14  ))
// \vga|sync|h_signal|Add0~10  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~14  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~9_sumout ),
	.cout(\vga|sync|h_signal|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~9 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N25
dffeas \vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N27
cyclonev_lcell_comb \vga|sync|h_signal|Add0~5 (
// Equation(s):
// \vga|sync|h_signal|Add0~5_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [9] ) + ( GND ) + ( \vga|sync|h_signal|Add0~10  ))
// \vga|sync|h_signal|Add0~6  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [9] ) + ( GND ) + ( \vga|sync|h_signal|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~5_sumout ),
	.cout(\vga|sync|h_signal|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~5 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N28
dffeas \vga|sync|h_signal|CURRENT_PIXEL[9] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[9] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N30
cyclonev_lcell_comb \vga|sync|h_signal|Add0~77 (
// Equation(s):
// \vga|sync|h_signal|Add0~77_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [10] ) + ( GND ) + ( \vga|sync|h_signal|Add0~6  ))
// \vga|sync|h_signal|Add0~78  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [10] ) + ( GND ) + ( \vga|sync|h_signal|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~77_sumout ),
	.cout(\vga|sync|h_signal|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~77 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N31
dffeas \vga|sync|h_signal|CURRENT_PIXEL[10] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[10] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N33
cyclonev_lcell_comb \vga|sync|h_signal|Add0~73 (
// Equation(s):
// \vga|sync|h_signal|Add0~73_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~78  ))
// \vga|sync|h_signal|Add0~74  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~78  ))

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~73_sumout ),
	.cout(\vga|sync|h_signal|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~73 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|h_signal|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N35
dffeas \vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N36
cyclonev_lcell_comb \vga|sync|h_signal|Add0~69 (
// Equation(s):
// \vga|sync|h_signal|Add0~69_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [12] ) + ( GND ) + ( \vga|sync|h_signal|Add0~74  ))
// \vga|sync|h_signal|Add0~70  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [12] ) + ( GND ) + ( \vga|sync|h_signal|Add0~74  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~69_sumout ),
	.cout(\vga|sync|h_signal|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~69 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N37
dffeas \vga|sync|h_signal|CURRENT_PIXEL[12] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[12] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N39
cyclonev_lcell_comb \vga|sync|h_signal|Add0~65 (
// Equation(s):
// \vga|sync|h_signal|Add0~65_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~70  ))
// \vga|sync|h_signal|Add0~66  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~65_sumout ),
	.cout(\vga|sync|h_signal|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~65 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|sync|h_signal|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N40
dffeas \vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N42
cyclonev_lcell_comb \vga|sync|h_signal|Add0~61 (
// Equation(s):
// \vga|sync|h_signal|Add0~61_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~66  ))
// \vga|sync|h_signal|Add0~62  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~61_sumout ),
	.cout(\vga|sync|h_signal|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~61 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N44
dffeas \vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N45
cyclonev_lcell_comb \vga|sync|h_signal|Add0~33 (
// Equation(s):
// \vga|sync|h_signal|Add0~33_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [15] ) + ( GND ) + ( \vga|sync|h_signal|Add0~62  ))
// \vga|sync|h_signal|Add0~34  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [15] ) + ( GND ) + ( \vga|sync|h_signal|Add0~62  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~33_sumout ),
	.cout(\vga|sync|h_signal|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~33 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N46
dffeas \vga|sync|h_signal|CURRENT_PIXEL[15] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[15] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N48
cyclonev_lcell_comb \vga|sync|h_signal|Add0~81 (
// Equation(s):
// \vga|sync|h_signal|Add0~81_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [16] ) + ( GND ) + ( \vga|sync|h_signal|Add0~34  ))
// \vga|sync|h_signal|Add0~82  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [16] ) + ( GND ) + ( \vga|sync|h_signal|Add0~34  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~81_sumout ),
	.cout(\vga|sync|h_signal|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~81 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N49
dffeas \vga|sync|h_signal|CURRENT_PIXEL[16] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[16] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N51
cyclonev_lcell_comb \vga|sync|h_signal|Add0~29 (
// Equation(s):
// \vga|sync|h_signal|Add0~29_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [17] ) + ( GND ) + ( \vga|sync|h_signal|Add0~82  ))
// \vga|sync|h_signal|Add0~30  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [17] ) + ( GND ) + ( \vga|sync|h_signal|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~29_sumout ),
	.cout(\vga|sync|h_signal|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~29 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|sync|h_signal|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N53
dffeas \vga|sync|h_signal|CURRENT_PIXEL[17] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[17] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N54
cyclonev_lcell_comb \vga|sync|h_signal|Add0~25 (
// Equation(s):
// \vga|sync|h_signal|Add0~25_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [18] ) + ( GND ) + ( \vga|sync|h_signal|Add0~30  ))
// \vga|sync|h_signal|Add0~26  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [18] ) + ( GND ) + ( \vga|sync|h_signal|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~25_sumout ),
	.cout(\vga|sync|h_signal|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~25 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|sync|h_signal|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N55
dffeas \vga|sync|h_signal|CURRENT_PIXEL[18] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[18] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y79_N57
cyclonev_lcell_comb \vga|sync|h_signal|Add0~57 (
// Equation(s):
// \vga|sync|h_signal|Add0~57_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [19] ) + ( GND ) + ( \vga|sync|h_signal|Add0~26  ))
// \vga|sync|h_signal|Add0~58  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [19] ) + ( GND ) + ( \vga|sync|h_signal|Add0~26  ))

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~57_sumout ),
	.cout(\vga|sync|h_signal|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~57 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|h_signal|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N58
dffeas \vga|sync|h_signal|CURRENT_PIXEL[19] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [19]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[19] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N0
cyclonev_lcell_comb \vga|sync|h_signal|Add0~53 (
// Equation(s):
// \vga|sync|h_signal|Add0~53_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[20]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~58  ))
// \vga|sync|h_signal|Add0~54  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[20]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~53_sumout ),
	.cout(\vga|sync|h_signal|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~53 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N1
dffeas \vga|sync|h_signal|CURRENT_PIXEL[20]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[20]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N3
cyclonev_lcell_comb \vga|sync|h_signal|Add0~49 (
// Equation(s):
// \vga|sync|h_signal|Add0~49_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [21] ) + ( GND ) + ( \vga|sync|h_signal|Add0~54  ))
// \vga|sync|h_signal|Add0~50  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [21] ) + ( GND ) + ( \vga|sync|h_signal|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~49_sumout ),
	.cout(\vga|sync|h_signal|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~49 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N4
dffeas \vga|sync|h_signal|CURRENT_PIXEL[21] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [21]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[21] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N6
cyclonev_lcell_comb \vga|sync|h_signal|Add0~45 (
// Equation(s):
// \vga|sync|h_signal|Add0~45_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[22]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~50  ))
// \vga|sync|h_signal|Add0~46  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[22]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~45_sumout ),
	.cout(\vga|sync|h_signal|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~45 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N7
dffeas \vga|sync|h_signal|CURRENT_PIXEL[22]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[22]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N9
cyclonev_lcell_comb \vga|sync|h_signal|Add0~41 (
// Equation(s):
// \vga|sync|h_signal|Add0~41_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[23]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~46  ))
// \vga|sync|h_signal|Add0~42  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[23]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~41_sumout ),
	.cout(\vga|sync|h_signal|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~41 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N10
dffeas \vga|sync|h_signal|CURRENT_PIXEL[23]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[23]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N12
cyclonev_lcell_comb \vga|sync|h_signal|Add0~37 (
// Equation(s):
// \vga|sync|h_signal|Add0~37_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [24] ) + ( GND ) + ( \vga|sync|h_signal|Add0~42  ))
// \vga|sync|h_signal|Add0~38  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [24] ) + ( GND ) + ( \vga|sync|h_signal|Add0~42  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~37_sumout ),
	.cout(\vga|sync|h_signal|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~37 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N13
dffeas \vga|sync|h_signal|CURRENT_PIXEL[24] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [24]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[24] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N15
cyclonev_lcell_comb \vga|sync|h_signal|Add0~21 (
// Equation(s):
// \vga|sync|h_signal|Add0~21_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [25] ) + ( GND ) + ( \vga|sync|h_signal|Add0~38  ))
// \vga|sync|h_signal|Add0~22  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [25] ) + ( GND ) + ( \vga|sync|h_signal|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~21_sumout ),
	.cout(\vga|sync|h_signal|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~21 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N17
dffeas \vga|sync|h_signal|CURRENT_PIXEL[25] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [25]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[25] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N18
cyclonev_lcell_comb \vga|sync|h_signal|Add0~97 (
// Equation(s):
// \vga|sync|h_signal|Add0~97_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [26] ) + ( GND ) + ( \vga|sync|h_signal|Add0~22  ))
// \vga|sync|h_signal|Add0~98  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [26] ) + ( GND ) + ( \vga|sync|h_signal|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~97_sumout ),
	.cout(\vga|sync|h_signal|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~97 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N20
dffeas \vga|sync|h_signal|CURRENT_PIXEL[26] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [26]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[26] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N21
cyclonev_lcell_comb \vga|sync|h_signal|Add0~93 (
// Equation(s):
// \vga|sync|h_signal|Add0~93_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [27] ) + ( GND ) + ( \vga|sync|h_signal|Add0~98  ))
// \vga|sync|h_signal|Add0~94  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [27] ) + ( GND ) + ( \vga|sync|h_signal|Add0~98  ))

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~93_sumout ),
	.cout(\vga|sync|h_signal|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~93 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|h_signal|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N23
dffeas \vga|sync|h_signal|CURRENT_PIXEL[27] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [27]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[27] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N24
cyclonev_lcell_comb \vga|sync|h_signal|Add0~89 (
// Equation(s):
// \vga|sync|h_signal|Add0~89_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [28] ) + ( GND ) + ( \vga|sync|h_signal|Add0~94  ))
// \vga|sync|h_signal|Add0~90  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [28] ) + ( GND ) + ( \vga|sync|h_signal|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~89_sumout ),
	.cout(\vga|sync|h_signal|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~89 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|h_signal|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N26
dffeas \vga|sync|h_signal|CURRENT_PIXEL[28] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [28]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[28] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N27
cyclonev_lcell_comb \vga|sync|h_signal|Add0~85 (
// Equation(s):
// \vga|sync|h_signal|Add0~85_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [29] ) + ( GND ) + ( \vga|sync|h_signal|Add0~90  ))
// \vga|sync|h_signal|Add0~86  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [29] ) + ( GND ) + ( \vga|sync|h_signal|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~85_sumout ),
	.cout(\vga|sync|h_signal|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~85 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|sync|h_signal|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N28
dffeas \vga|sync|h_signal|CURRENT_PIXEL[29] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [29]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[29] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N30
cyclonev_lcell_comb \vga|sync|h_signal|Add0~17 (
// Equation(s):
// \vga|sync|h_signal|Add0~17_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [30] ) + ( GND ) + ( \vga|sync|h_signal|Add0~86  ))
// \vga|sync|h_signal|Add0~18  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [30] ) + ( GND ) + ( \vga|sync|h_signal|Add0~86  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~17_sumout ),
	.cout(\vga|sync|h_signal|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~17 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|h_signal|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N32
dffeas \vga|sync|h_signal|CURRENT_PIXEL[30] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [30]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[30] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N33
cyclonev_lcell_comb \vga|sync|h_signal|Add0~1 (
// Equation(s):
// \vga|sync|h_signal|Add0~1_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|h_signal|Add0~18  ))

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|h_signal|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|h_signal|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Add0~1 .extended_lut = "off";
defparam \vga|sync|h_signal|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|h_signal|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N34
dffeas \vga|sync|h_signal|CURRENT_PIXEL[31] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [31]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[31] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y79_N5
dffeas \vga|sync|h_signal|CURRENT_PIXEL[1] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[1] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y79_N20
dffeas \vga|sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y79_N2
dffeas \vga|sync|h_signal|CURRENT_PIXEL[0]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[0]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y79_N17
dffeas \vga|sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y79_N26
dffeas \vga|sync|h_signal|CURRENT_PIXEL[8] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[8] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N48
cyclonev_lcell_comb \vga|sync|h_signal|Equal0~6 (
// Equation(s):
// \vga|sync|h_signal|Equal0~6_combout  = ( \vga|sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & ( \vga|sync|h_signal|CURRENT_PIXEL [8] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [1] & (!\vga|sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & 
// !\vga|sync|h_signal|CURRENT_PIXEL[0]~DUPLICATE_q )) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [1]),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga|sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|h_signal|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Equal0~6 .extended_lut = "off";
defparam \vga|sync|h_signal|Equal0~6 .lut_mask = 64'h0000000000008080;
defparam \vga|sync|h_signal|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N48
cyclonev_lcell_comb \vga|sync|h_signal|Equal0~3 (
// Equation(s):
// \vga|sync|h_signal|Equal0~3_combout  = ( !\vga|sync|h_signal|CURRENT_PIXEL [28] & ( !\vga|sync|h_signal|CURRENT_PIXEL [16] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [27] & (!\vga|sync|h_signal|CURRENT_PIXEL [29] & !\vga|sync|h_signal|CURRENT_PIXEL [26])) ) ) 
// )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [27]),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [29]),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [26]),
	.datad(gnd),
	.datae(!\vga|sync|h_signal|CURRENT_PIXEL [28]),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|h_signal|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Equal0~3 .extended_lut = "off";
defparam \vga|sync|h_signal|Equal0~3 .lut_mask = 64'h8080000000000000;
defparam \vga|sync|h_signal|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N57
cyclonev_lcell_comb \vga|sync|h_signal|Equal0~0 (
// Equation(s):
// \vga|sync|h_signal|Equal0~0_combout  = ( !\vga|sync|h_signal|CURRENT_PIXEL [17] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [18] & !\vga|sync|h_signal|CURRENT_PIXEL [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [18]),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [15]),
	.datae(gnd),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|h_signal|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Equal0~0 .extended_lut = "off";
defparam \vga|sync|h_signal|Equal0~0 .lut_mask = 64'hF000F00000000000;
defparam \vga|sync|h_signal|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N43
dffeas \vga|sync|h_signal|CURRENT_PIXEL[14] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[14] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y79_N34
dffeas \vga|sync|h_signal|CURRENT_PIXEL[11] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[11] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y79_N41
dffeas \vga|sync|h_signal|CURRENT_PIXEL[13] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[13] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N30
cyclonev_lcell_comb \vga|sync|h_signal|Equal0~2 (
// Equation(s):
// \vga|sync|h_signal|Equal0~2_combout  = ( !\vga|sync|h_signal|CURRENT_PIXEL [10] & ( !\vga|sync|h_signal|CURRENT_PIXEL [13] & ( (!\vga|sync|h_signal|CURRENT_PIXEL [14] & (!\vga|sync|h_signal|CURRENT_PIXEL [12] & !\vga|sync|h_signal|CURRENT_PIXEL [11])) ) ) 
// )

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [14]),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [12]),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [11]),
	.datae(!\vga|sync|h_signal|CURRENT_PIXEL [10]),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|h_signal|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Equal0~2 .extended_lut = "off";
defparam \vga|sync|h_signal|Equal0~2 .lut_mask = 64'hC000000000000000;
defparam \vga|sync|h_signal|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N11
dffeas \vga|sync|h_signal|CURRENT_PIXEL[23] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [23]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[23] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y78_N14
dffeas \vga|sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y78_N2
dffeas \vga|sync|h_signal|CURRENT_PIXEL[20] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [20]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[20] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y78_N8
dffeas \vga|sync|h_signal|CURRENT_PIXEL[22] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [22]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[22] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y79_N59
dffeas \vga|sync|h_signal|CURRENT_PIXEL[19]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[19]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N36
cyclonev_lcell_comb \vga|sync|h_signal|Equal0~1 (
// Equation(s):
// \vga|sync|h_signal|Equal0~1_combout  = ( !\vga|sync|h_signal|CURRENT_PIXEL [22] & ( !\vga|sync|h_signal|CURRENT_PIXEL[19]~DUPLICATE_q  & ( (!\vga|sync|h_signal|CURRENT_PIXEL [23] & (!\vga|sync|h_signal|CURRENT_PIXEL [21] & 
// (!\vga|sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE_q  & !\vga|sync|h_signal|CURRENT_PIXEL [20]))) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [23]),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [21]),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[24]~DUPLICATE_q ),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [20]),
	.datae(!\vga|sync|h_signal|CURRENT_PIXEL [22]),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|h_signal|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Equal0~1 .extended_lut = "off";
defparam \vga|sync|h_signal|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \vga|sync|h_signal|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N42
cyclonev_lcell_comb \vga|sync|h_signal|Equal0~4 (
// Equation(s):
// \vga|sync|h_signal|Equal0~4_combout  = ( \vga|sync|h_signal|Equal0~2_combout  & ( \vga|sync|h_signal|Equal0~1_combout  & ( (\vga|sync|h_signal|Equal0~3_combout  & (!\vga|sync|h_signal|CURRENT_PIXEL [30] & (!\vga|sync|h_signal|CURRENT_PIXEL [25] & 
// \vga|sync|h_signal|Equal0~0_combout ))) ) ) )

	.dataa(!\vga|sync|h_signal|Equal0~3_combout ),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [30]),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [25]),
	.datad(!\vga|sync|h_signal|Equal0~0_combout ),
	.datae(!\vga|sync|h_signal|Equal0~2_combout ),
	.dataf(!\vga|sync|h_signal|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|h_signal|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Equal0~4 .extended_lut = "off";
defparam \vga|sync|h_signal|Equal0~4 .lut_mask = 64'h0000000000000040;
defparam \vga|sync|h_signal|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N54
cyclonev_lcell_comb \vga|sync|h_signal|Equal0~7 (
// Equation(s):
// \vga|sync|h_signal|Equal0~7_combout  = ( \vga|sync|h_signal|Equal0~4_combout  & ( (\vga|sync|h_signal|Equal0~5_combout  & (!\vga|sync|h_signal|CURRENT_PIXEL [31] & (\vga|sync|h_signal|CURRENT_PIXEL [9] & \vga|sync|h_signal|Equal0~6_combout ))) ) )

	.dataa(!\vga|sync|h_signal|Equal0~5_combout ),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [31]),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [9]),
	.datad(!\vga|sync|h_signal|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\vga|sync|h_signal|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|h_signal|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|Equal0~7 .extended_lut = "off";
defparam \vga|sync|h_signal|Equal0~7 .lut_mask = 64'h0000000000040004;
defparam \vga|sync|h_signal|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N23
dffeas \vga|sync|h_signal|CURRENT_PIXEL[7] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[7] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y79_N22
dffeas \vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N27
cyclonev_lcell_comb \vga|sync|LessThan0~0 (
// Equation(s):
// \vga|sync|LessThan0~0_combout  = ( \vga|sync|h_signal|CURRENT_PIXEL [9] & ( \vga|sync|h_signal|CURRENT_PIXEL [8] ) ) # ( \vga|sync|h_signal|CURRENT_PIXEL [9] & ( !\vga|sync|h_signal|CURRENT_PIXEL [8] & ( \vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga|sync|h_signal|CURRENT_PIXEL [9]),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|LessThan0~0 .extended_lut = "off";
defparam \vga|sync|LessThan0~0 .lut_mask = 64'h00000F0F0000FFFF;
defparam \vga|sync|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N0
cyclonev_lcell_comb \vga|sync|v_signal|Add0~125 (
// Equation(s):
// \vga|sync|v_signal|Add0~125_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \vga|sync|v_signal|Add0~126  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~125_sumout ),
	.cout(\vga|sync|v_signal|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~125 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~125 .lut_mask = 64'h0000000000005555;
defparam \vga|sync|v_signal|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y78_N53
dffeas \vga|sync|h_signal|END_LINE (
	.clk(\vga|testclk|out_clk~q ),
	.d(gnd),
	.asdata(\vga|sync|h_signal|Equal0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|END_LINE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|END_LINE .is_wysiwyg = "true";
defparam \vga|sync|h_signal|END_LINE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y77_N2
dffeas \vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N3
cyclonev_lcell_comb \vga|sync|v_signal|Add0~117 (
// Equation(s):
// \vga|sync|v_signal|Add0~117_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [1] ) + ( GND ) + ( \vga|sync|v_signal|Add0~126  ))
// \vga|sync|v_signal|Add0~118  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [1] ) + ( GND ) + ( \vga|sync|v_signal|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~117_sumout ),
	.cout(\vga|sync|v_signal|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~117 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N4
dffeas \vga|sync|v_signal|CURRENT_PIXEL[1] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[1] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y77_N8
dffeas \vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N6
cyclonev_lcell_comb \vga|sync|v_signal|Add0~121 (
// Equation(s):
// \vga|sync|v_signal|Add0~121_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~118  ))
// \vga|sync|v_signal|Add0~122  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~118  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~121_sumout ),
	.cout(\vga|sync|v_signal|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~121 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~121 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N7
dffeas \vga|sync|v_signal|CURRENT_PIXEL[2] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[2] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N9
cyclonev_lcell_comb \vga|sync|v_signal|Add0~113 (
// Equation(s):
// \vga|sync|v_signal|Add0~113_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~122  ))
// \vga|sync|v_signal|Add0~114  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~113_sumout ),
	.cout(\vga|sync|v_signal|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~113 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|sync|v_signal|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N11
dffeas \vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N12
cyclonev_lcell_comb \vga|sync|v_signal|Add0~109 (
// Equation(s):
// \vga|sync|v_signal|Add0~109_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~114  ))
// \vga|sync|v_signal|Add0~110  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~114  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~109_sumout ),
	.cout(\vga|sync|v_signal|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~109 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N14
dffeas \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N15
cyclonev_lcell_comb \vga|sync|v_signal|Add0~105 (
// Equation(s):
// \vga|sync|v_signal|Add0~105_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [5] ) + ( GND ) + ( \vga|sync|v_signal|Add0~110  ))
// \vga|sync|v_signal|Add0~106  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [5] ) + ( GND ) + ( \vga|sync|v_signal|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~105_sumout ),
	.cout(\vga|sync|v_signal|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~105 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N16
dffeas \vga|sync|v_signal|CURRENT_PIXEL[5] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[5] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N18
cyclonev_lcell_comb \vga|sync|v_signal|Add0~101 (
// Equation(s):
// \vga|sync|v_signal|Add0~101_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~106  ))
// \vga|sync|v_signal|Add0~102  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~106  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~101_sumout ),
	.cout(\vga|sync|v_signal|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~101 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N19
dffeas \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N21
cyclonev_lcell_comb \vga|sync|v_signal|Add0~97 (
// Equation(s):
// \vga|sync|v_signal|Add0~97_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [7] ) + ( GND ) + ( \vga|sync|v_signal|Add0~102  ))
// \vga|sync|v_signal|Add0~98  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [7] ) + ( GND ) + ( \vga|sync|v_signal|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~97_sumout ),
	.cout(\vga|sync|v_signal|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~97 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|sync|v_signal|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N22
dffeas \vga|sync|v_signal|CURRENT_PIXEL[7] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[7] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N24
cyclonev_lcell_comb \vga|sync|v_signal|Add0~93 (
// Equation(s):
// \vga|sync|v_signal|Add0~93_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [8] ) + ( GND ) + ( \vga|sync|v_signal|Add0~98  ))
// \vga|sync|v_signal|Add0~94  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [8] ) + ( GND ) + ( \vga|sync|v_signal|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~93_sumout ),
	.cout(\vga|sync|v_signal|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~93 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|sync|v_signal|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N26
dffeas \vga|sync|v_signal|CURRENT_PIXEL[8] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[8] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y77_N17
dffeas \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y77_N29
dffeas \vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N27
cyclonev_lcell_comb \vga|sync|v_signal|Add0~89 (
// Equation(s):
// \vga|sync|v_signal|Add0~89_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~94  ))
// \vga|sync|v_signal|Add0~90  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~94  ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~89_sumout ),
	.cout(\vga|sync|v_signal|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~89 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|v_signal|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N28
dffeas \vga|sync|v_signal|CURRENT_PIXEL[9] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[9] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y77_N20
dffeas \vga|sync|v_signal|CURRENT_PIXEL[6] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[6] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N12
cyclonev_lcell_comb \vga|sync|v_signal|Equal0~5 (
// Equation(s):
// \vga|sync|v_signal|Equal0~5_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL [9] & ( !\vga|sync|v_signal|CURRENT_PIXEL [6] & ( (!\vga|sync|v_signal|CURRENT_PIXEL [8] & (!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & !\vga|sync|v_signal|CURRENT_PIXEL 
// [7])) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [8]),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [7]),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL [9]),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|v_signal|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Equal0~5 .extended_lut = "off";
defparam \vga|sync|v_signal|Equal0~5 .lut_mask = 64'h0000A00000000000;
defparam \vga|sync|v_signal|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N42
cyclonev_lcell_comb \vga|sync|v_signal|Equal0~6 (
// Equation(s):
// \vga|sync|v_signal|Equal0~6_combout  = ( \vga|sync|v_signal|Equal0~5_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL [1] & (\vga|sync|v_signal|CURRENT_PIXEL [2] & (\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q  & 
// \vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ))) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [2]),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga|sync|v_signal|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|v_signal|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Equal0~6 .extended_lut = "off";
defparam \vga|sync|v_signal|Equal0~6 .lut_mask = 64'h0000000000020002;
defparam \vga|sync|v_signal|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N13
dffeas \vga|sync|v_signal|CURRENT_PIXEL[4] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[4] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y76_N19
dffeas \vga|sync|v_signal|CURRENT_PIXEL[26]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[26]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N30
cyclonev_lcell_comb \vga|sync|v_signal|Add0~49 (
// Equation(s):
// \vga|sync|v_signal|Add0~49_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~90  ))
// \vga|sync|v_signal|Add0~50  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~90  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~49_sumout ),
	.cout(\vga|sync|v_signal|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~49 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N32
dffeas \vga|sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N33
cyclonev_lcell_comb \vga|sync|v_signal|Add0~53 (
// Equation(s):
// \vga|sync|v_signal|Add0~53_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [11] ) + ( GND ) + ( \vga|sync|v_signal|Add0~50  ))
// \vga|sync|v_signal|Add0~54  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [11] ) + ( GND ) + ( \vga|sync|v_signal|Add0~50  ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~53_sumout ),
	.cout(\vga|sync|v_signal|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~53 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|v_signal|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N35
dffeas \vga|sync|v_signal|CURRENT_PIXEL[11] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[11] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N36
cyclonev_lcell_comb \vga|sync|v_signal|Add0~21 (
// Equation(s):
// \vga|sync|v_signal|Add0~21_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~54  ))
// \vga|sync|v_signal|Add0~22  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~21_sumout ),
	.cout(\vga|sync|v_signal|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~21 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N38
dffeas \vga|sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N39
cyclonev_lcell_comb \vga|sync|v_signal|Add0~61 (
// Equation(s):
// \vga|sync|v_signal|Add0~61_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~22  ))
// \vga|sync|v_signal|Add0~62  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~22  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~61_sumout ),
	.cout(\vga|sync|v_signal|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~61 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N40
dffeas \vga|sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N42
cyclonev_lcell_comb \vga|sync|v_signal|Add0~17 (
// Equation(s):
// \vga|sync|v_signal|Add0~17_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [14] ) + ( GND ) + ( \vga|sync|v_signal|Add0~62  ))
// \vga|sync|v_signal|Add0~18  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [14] ) + ( GND ) + ( \vga|sync|v_signal|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~17_sumout ),
	.cout(\vga|sync|v_signal|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~17 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N43
dffeas \vga|sync|v_signal|CURRENT_PIXEL[14] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[14] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N45
cyclonev_lcell_comb \vga|sync|v_signal|Add0~13 (
// Equation(s):
// \vga|sync|v_signal|Add0~13_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [15] ) + ( GND ) + ( \vga|sync|v_signal|Add0~18  ))
// \vga|sync|v_signal|Add0~14  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [15] ) + ( GND ) + ( \vga|sync|v_signal|Add0~18  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~13_sumout ),
	.cout(\vga|sync|v_signal|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~13 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N46
dffeas \vga|sync|v_signal|CURRENT_PIXEL[15] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[15] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N48
cyclonev_lcell_comb \vga|sync|v_signal|Add0~57 (
// Equation(s):
// \vga|sync|v_signal|Add0~57_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[16]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~14  ))
// \vga|sync|v_signal|Add0~58  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[16]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~57_sumout ),
	.cout(\vga|sync|v_signal|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~57 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N50
dffeas \vga|sync|v_signal|CURRENT_PIXEL[16]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[16]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N51
cyclonev_lcell_comb \vga|sync|v_signal|Add0~41 (
// Equation(s):
// \vga|sync|v_signal|Add0~41_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[17]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~58  ))
// \vga|sync|v_signal|Add0~42  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[17]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~58  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[17]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~41_sumout ),
	.cout(\vga|sync|v_signal|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~41 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N52
dffeas \vga|sync|v_signal|CURRENT_PIXEL[17]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[17]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N54
cyclonev_lcell_comb \vga|sync|v_signal|Add0~37 (
// Equation(s):
// \vga|sync|v_signal|Add0~37_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[18]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~42  ))
// \vga|sync|v_signal|Add0~38  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[18]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~42  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[18]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~37_sumout ),
	.cout(\vga|sync|v_signal|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~37 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N55
dffeas \vga|sync|v_signal|CURRENT_PIXEL[18]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[18]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y77_N57
cyclonev_lcell_comb \vga|sync|v_signal|Add0~33 (
// Equation(s):
// \vga|sync|v_signal|Add0~33_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[19]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~38  ))
// \vga|sync|v_signal|Add0~34  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[19]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~38  ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[19]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~33_sumout ),
	.cout(\vga|sync|v_signal|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~33 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|v_signal|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N58
dffeas \vga|sync|v_signal|CURRENT_PIXEL[19]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[19]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N0
cyclonev_lcell_comb \vga|sync|v_signal|Add0~29 (
// Equation(s):
// \vga|sync|v_signal|Add0~29_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [20] ) + ( GND ) + ( \vga|sync|v_signal|Add0~34  ))
// \vga|sync|v_signal|Add0~30  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [20] ) + ( GND ) + ( \vga|sync|v_signal|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~29_sumout ),
	.cout(\vga|sync|v_signal|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~29 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N1
dffeas \vga|sync|v_signal|CURRENT_PIXEL[20] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [20]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[20] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N3
cyclonev_lcell_comb \vga|sync|v_signal|Add0~25 (
// Equation(s):
// \vga|sync|v_signal|Add0~25_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [21] ) + ( GND ) + ( \vga|sync|v_signal|Add0~30  ))
// \vga|sync|v_signal|Add0~26  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [21] ) + ( GND ) + ( \vga|sync|v_signal|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~25_sumout ),
	.cout(\vga|sync|v_signal|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~25 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N4
dffeas \vga|sync|v_signal|CURRENT_PIXEL[21] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [21]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[21] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N6
cyclonev_lcell_comb \vga|sync|v_signal|Add0~45 (
// Equation(s):
// \vga|sync|v_signal|Add0~45_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [22] ) + ( GND ) + ( \vga|sync|v_signal|Add0~26  ))
// \vga|sync|v_signal|Add0~46  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [22] ) + ( GND ) + ( \vga|sync|v_signal|Add0~26  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~45_sumout ),
	.cout(\vga|sync|v_signal|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~45 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N8
dffeas \vga|sync|v_signal|CURRENT_PIXEL[22] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [22]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[22] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N9
cyclonev_lcell_comb \vga|sync|v_signal|Add0~9 (
// Equation(s):
// \vga|sync|v_signal|Add0~9_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [23] ) + ( GND ) + ( \vga|sync|v_signal|Add0~46  ))
// \vga|sync|v_signal|Add0~10  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [23] ) + ( GND ) + ( \vga|sync|v_signal|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~9_sumout ),
	.cout(\vga|sync|v_signal|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~9 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N10
dffeas \vga|sync|v_signal|CURRENT_PIXEL[23] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [23]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[23] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N12
cyclonev_lcell_comb \vga|sync|v_signal|Add0~85 (
// Equation(s):
// \vga|sync|v_signal|Add0~85_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~10  ))
// \vga|sync|v_signal|Add0~86  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~10  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~85_sumout ),
	.cout(\vga|sync|v_signal|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~85 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N14
dffeas \vga|sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N15
cyclonev_lcell_comb \vga|sync|v_signal|Add0~81 (
// Equation(s):
// \vga|sync|v_signal|Add0~81_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [25] ) + ( GND ) + ( \vga|sync|v_signal|Add0~86  ))
// \vga|sync|v_signal|Add0~82  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [25] ) + ( GND ) + ( \vga|sync|v_signal|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~81_sumout ),
	.cout(\vga|sync|v_signal|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~81 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N17
dffeas \vga|sync|v_signal|CURRENT_PIXEL[25] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [25]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[25] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N18
cyclonev_lcell_comb \vga|sync|v_signal|Add0~77 (
// Equation(s):
// \vga|sync|v_signal|Add0~77_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[26]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~82  ))
// \vga|sync|v_signal|Add0~78  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[26]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~77_sumout ),
	.cout(\vga|sync|v_signal|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~77 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N20
dffeas \vga|sync|v_signal|CURRENT_PIXEL[26] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [26]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[26] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N21
cyclonev_lcell_comb \vga|sync|v_signal|Add0~73 (
// Equation(s):
// \vga|sync|v_signal|Add0~73_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [27] ) + ( GND ) + ( \vga|sync|v_signal|Add0~78  ))
// \vga|sync|v_signal|Add0~74  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [27] ) + ( GND ) + ( \vga|sync|v_signal|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~73_sumout ),
	.cout(\vga|sync|v_signal|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~73 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|sync|v_signal|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N22
dffeas \vga|sync|v_signal|CURRENT_PIXEL[27] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [27]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[27] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y76_N25
dffeas \vga|sync|v_signal|CURRENT_PIXEL[28]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[28]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N24
cyclonev_lcell_comb \vga|sync|v_signal|Add0~69 (
// Equation(s):
// \vga|sync|v_signal|Add0~69_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[28]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~74  ))
// \vga|sync|v_signal|Add0~70  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[28]~DUPLICATE_q  ) + ( GND ) + ( \vga|sync|v_signal|Add0~74  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[28]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~69_sumout ),
	.cout(\vga|sync|v_signal|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~69 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|sync|v_signal|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N26
dffeas \vga|sync|v_signal|CURRENT_PIXEL[28] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [28]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[28] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y76_N13
dffeas \vga|sync|v_signal|CURRENT_PIXEL[24] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [24]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[24] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N48
cyclonev_lcell_comb \vga|sync|v_signal|Equal0~3 (
// Equation(s):
// \vga|sync|v_signal|Equal0~3_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL [24] & ( (!\vga|sync|v_signal|CURRENT_PIXEL [26] & (!\vga|sync|v_signal|CURRENT_PIXEL [25] & (!\vga|sync|v_signal|CURRENT_PIXEL [27] & !\vga|sync|v_signal|CURRENT_PIXEL [28]))) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [26]),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [25]),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [27]),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [28]),
	.datae(gnd),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|v_signal|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Equal0~3 .extended_lut = "off";
defparam \vga|sync|v_signal|Equal0~3 .lut_mask = 64'h8000800000000000;
defparam \vga|sync|v_signal|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N41
dffeas \vga|sync|v_signal|CURRENT_PIXEL[13] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[13] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N27
cyclonev_lcell_comb \vga|sync|v_signal|Add0~5 (
// Equation(s):
// \vga|sync|v_signal|Add0~5_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [29] ) + ( GND ) + ( \vga|sync|v_signal|Add0~70  ))
// \vga|sync|v_signal|Add0~6  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [29] ) + ( GND ) + ( \vga|sync|v_signal|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~5_sumout ),
	.cout(\vga|sync|v_signal|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~5 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N28
dffeas \vga|sync|v_signal|CURRENT_PIXEL[29] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [29]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[29] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N30
cyclonev_lcell_comb \vga|sync|v_signal|Add0~65 (
// Equation(s):
// \vga|sync|v_signal|Add0~65_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [30] ) + ( GND ) + ( \vga|sync|v_signal|Add0~6  ))
// \vga|sync|v_signal|Add0~66  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [30] ) + ( GND ) + ( \vga|sync|v_signal|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~65_sumout ),
	.cout(\vga|sync|v_signal|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~65 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|sync|v_signal|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N31
dffeas \vga|sync|v_signal|CURRENT_PIXEL[30] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [30]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[30] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y77_N49
dffeas \vga|sync|v_signal|CURRENT_PIXEL[16] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[16] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y77_N31
dffeas \vga|sync|v_signal|CURRENT_PIXEL[10] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[10] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N36
cyclonev_lcell_comb \vga|sync|v_signal|Equal0~2 (
// Equation(s):
// \vga|sync|v_signal|Equal0~2_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL [11] & ( !\vga|sync|v_signal|CURRENT_PIXEL [10] & ( (!\vga|sync|v_signal|CURRENT_PIXEL [13] & (!\vga|sync|v_signal|CURRENT_PIXEL [30] & !\vga|sync|v_signal|CURRENT_PIXEL [16])) ) ) 
// )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [13]),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [30]),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [16]),
	.datad(gnd),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL [11]),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|v_signal|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Equal0~2 .extended_lut = "off";
defparam \vga|sync|v_signal|Equal0~2 .lut_mask = 64'h8080000000000000;
defparam \vga|sync|v_signal|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N56
dffeas \vga|sync|v_signal|CURRENT_PIXEL[18] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[18] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y77_N59
dffeas \vga|sync|v_signal|CURRENT_PIXEL[19] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [19]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[19] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y77_N53
dffeas \vga|sync|v_signal|CURRENT_PIXEL[17] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[17] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N42
cyclonev_lcell_comb \vga|sync|v_signal|Equal0~1 (
// Equation(s):
// \vga|sync|v_signal|Equal0~1_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL [19] & ( !\vga|sync|v_signal|CURRENT_PIXEL [17] & ( (!\vga|sync|v_signal|CURRENT_PIXEL [20] & (!\vga|sync|v_signal|CURRENT_PIXEL [22] & (!\vga|sync|v_signal|CURRENT_PIXEL [18] & 
// !\vga|sync|v_signal|CURRENT_PIXEL [21]))) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [20]),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [22]),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [18]),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [21]),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL [19]),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|v_signal|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Equal0~1 .extended_lut = "off";
defparam \vga|sync|v_signal|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \vga|sync|v_signal|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N37
dffeas \vga|sync|v_signal|CURRENT_PIXEL[12] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[12] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N51
cyclonev_lcell_comb \vga|sync|v_signal|Equal0~0 (
// Equation(s):
// \vga|sync|v_signal|Equal0~0_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL [15] & ( (!\vga|sync|v_signal|CURRENT_PIXEL [14] & !\vga|sync|v_signal|CURRENT_PIXEL [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [14]),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [12]),
	.datae(gnd),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|v_signal|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Equal0~0 .extended_lut = "off";
defparam \vga|sync|v_signal|Equal0~0 .lut_mask = 64'hF000F00000000000;
defparam \vga|sync|v_signal|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N29
dffeas \vga|sync|v_signal|CURRENT_PIXEL[29]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[29]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N54
cyclonev_lcell_comb \vga|sync|v_signal|Equal0~4 (
// Equation(s):
// \vga|sync|v_signal|Equal0~4_combout  = ( \vga|sync|v_signal|Equal0~0_combout  & ( !\vga|sync|v_signal|CURRENT_PIXEL[29]~DUPLICATE_q  & ( (\vga|sync|v_signal|Equal0~3_combout  & (!\vga|sync|v_signal|CURRENT_PIXEL [23] & (\vga|sync|v_signal|Equal0~2_combout 
//  & \vga|sync|v_signal|Equal0~1_combout ))) ) ) )

	.dataa(!\vga|sync|v_signal|Equal0~3_combout ),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [23]),
	.datac(!\vga|sync|v_signal|Equal0~2_combout ),
	.datad(!\vga|sync|v_signal|Equal0~1_combout ),
	.datae(!\vga|sync|v_signal|Equal0~0_combout ),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|v_signal|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Equal0~4 .extended_lut = "off";
defparam \vga|sync|v_signal|Equal0~4 .lut_mask = 64'h0000000400000000;
defparam \vga|sync|v_signal|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N51
cyclonev_lcell_comb \vga|sync|v_signal|Equal0~7 (
// Equation(s):
// \vga|sync|v_signal|Equal0~7_combout  = ( \vga|sync|v_signal|Equal0~4_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q  & (\vga|sync|v_signal|Equal0~6_combout  & !\vga|sync|v_signal|CURRENT_PIXEL [4])) ) )

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.datac(!\vga|sync|v_signal|Equal0~6_combout ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [4]),
	.datae(gnd),
	.dataf(!\vga|sync|v_signal|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|v_signal|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Equal0~7 .extended_lut = "off";
defparam \vga|sync|v_signal|Equal0~7 .lut_mask = 64'h000000000C000C00;
defparam \vga|sync|v_signal|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N35
dffeas \vga|sync|v_signal|CURRENT_PIXEL[31] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [31]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[31] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y76_N33
cyclonev_lcell_comb \vga|sync|v_signal|Add0~1 (
// Equation(s):
// \vga|sync|v_signal|Add0~1_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [31] ) + ( GND ) + ( \vga|sync|v_signal|Add0~66  ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|sync|v_signal|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|sync|v_signal|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|Add0~1 .extended_lut = "off";
defparam \vga|sync|v_signal|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|sync|v_signal|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y76_N34
dffeas \vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N9
cyclonev_lcell_comb \vga|sync|LessThan1~0 (
// Equation(s):
// \vga|sync|LessThan1~0_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL [6] & ( \vga|sync|v_signal|CURRENT_PIXEL [7] & ( (!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q  & ((!\vga|sync|v_signal|CURRENT_PIXEL [8]) # 
// (!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ))) ) ) ) # ( !\vga|sync|v_signal|CURRENT_PIXEL [6] & ( \vga|sync|v_signal|CURRENT_PIXEL [7] & ( !\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q  ) ) ) # ( \vga|sync|v_signal|CURRENT_PIXEL [6] & ( 
// !\vga|sync|v_signal|CURRENT_PIXEL [7] & ( !\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q  ) ) ) # ( !\vga|sync|v_signal|CURRENT_PIXEL [6] & ( !\vga|sync|v_signal|CURRENT_PIXEL [7] & ( !\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q  ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [8]),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL [6]),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|LessThan1~0 .extended_lut = "off";
defparam \vga|sync|LessThan1~0 .lut_mask = 64'hAAAAAAAAAAAAA8A8;
defparam \vga|sync|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N0
cyclonev_lcell_comb \vga|sync|V_EN~0 (
// Equation(s):
// \vga|sync|V_EN~0_combout  = ( \vga|sync|h_signal|Equal0~4_combout  & ( \vga|sync|LessThan1~0_combout  & ( (!\vga|sync|LessThan0~0_combout  & (((\vga|sync|v_signal|Equal0~4_combout ) # (\vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q )))) # 
// (\vga|sync|LessThan0~0_combout  & (\vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q  & ((\vga|sync|v_signal|Equal0~4_combout ) # (\vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q )))) ) ) ) # ( !\vga|sync|h_signal|Equal0~4_combout  & ( 
// \vga|sync|LessThan1~0_combout  & ( (\vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q  & ((\vga|sync|v_signal|Equal0~4_combout ) # (\vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ))) ) ) ) # ( \vga|sync|h_signal|Equal0~4_combout  & ( 
// !\vga|sync|LessThan1~0_combout  & ( (\vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q  & ((!\vga|sync|LessThan0~0_combout ) # (\vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q ))) ) ) ) # ( !\vga|sync|h_signal|Equal0~4_combout  & ( 
// !\vga|sync|LessThan1~0_combout  & ( (\vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q  & \vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ) ) ) )

	.dataa(!\vga|sync|LessThan0~0_combout ),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.datad(!\vga|sync|v_signal|Equal0~4_combout ),
	.datae(!\vga|sync|h_signal|Equal0~4_combout ),
	.dataf(!\vga|sync|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|V_EN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|V_EN~0 .extended_lut = "off";
defparam \vga|sync|V_EN~0 .lut_mask = 64'h03030B0B03330BBB;
defparam \vga|sync|V_EN~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N0
cyclonev_lcell_comb \vga|ds|Add2~1 (
// Equation(s):
// \vga|ds|Add2~1_sumout  = SUM(( \vga|ds|fade [0] ) + ( VCC ) + ( !VCC ))
// \vga|ds|Add2~2  = CARRY(( \vga|ds|fade [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga|ds|fade [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add2~1_sumout ),
	.cout(\vga|ds|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add2~1 .extended_lut = "off";
defparam \vga|ds|Add2~1 .lut_mask = 64'h0000000000003333;
defparam \vga|ds|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y80_N11
dffeas \vga|ds|cont[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[1] .is_wysiwyg = "true";
defparam \vga|ds|cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N30
cyclonev_lcell_comb \vga|ds|Add0~17 (
// Equation(s):
// \vga|ds|Add0~17_sumout  = SUM(( \vga|ds|cont [0] ) + ( VCC ) + ( !VCC ))
// \vga|ds|Add0~18  = CARRY(( \vga|ds|cont [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|cont [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~17_sumout ),
	.cout(\vga|ds|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~17 .extended_lut = "off";
defparam \vga|ds|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \vga|ds|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N3
cyclonev_lcell_comb \vga|ds|cont[0]~feeder (
// Equation(s):
// \vga|ds|cont[0]~feeder_combout  = ( \vga|ds|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|cont[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|cont[0]~feeder .extended_lut = "off";
defparam \vga|ds|cont[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|ds|cont[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y80_N5
dffeas \vga|ds|cont[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|cont[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[0] .is_wysiwyg = "true";
defparam \vga|ds|cont[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N33
cyclonev_lcell_comb \vga|ds|Add0~5 (
// Equation(s):
// \vga|ds|Add0~5_sumout  = SUM(( \vga|ds|cont [1] ) + ( GND ) + ( \vga|ds|Add0~18  ))
// \vga|ds|Add0~6  = CARRY(( \vga|ds|cont [1] ) + ( GND ) + ( \vga|ds|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|cont [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~5_sumout ),
	.cout(\vga|ds|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~5 .extended_lut = "off";
defparam \vga|ds|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|ds|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y80_N0
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~9 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~9_sumout  = SUM(( \vga|ds|Add0~5_sumout  ) + ( !VCC ) + ( !VCC ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~10  = CARRY(( \vga|ds|Add0~5_sumout  ) + ( !VCC ) + ( !VCC ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~11  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~9_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~10 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~11 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~9 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X24_Y80_N23
dffeas \vga|ds|cont[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[3] .is_wysiwyg = "true";
defparam \vga|ds|cont[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N36
cyclonev_lcell_comb \vga|ds|Add0~77 (
// Equation(s):
// \vga|ds|Add0~77_sumout  = SUM(( \vga|ds|cont [2] ) + ( GND ) + ( \vga|ds|Add0~6  ))
// \vga|ds|Add0~78  = CARRY(( \vga|ds|cont [2] ) + ( GND ) + ( \vga|ds|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|cont [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~77_sumout ),
	.cout(\vga|ds|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~77 .extended_lut = "off";
defparam \vga|ds|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y80_N29
dffeas \vga|ds|cont[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|Add0~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[2] .is_wysiwyg = "true";
defparam \vga|ds|cont[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N39
cyclonev_lcell_comb \vga|ds|Add0~1 (
// Equation(s):
// \vga|ds|Add0~1_sumout  = SUM(( \vga|ds|cont [3] ) + ( GND ) + ( \vga|ds|Add0~78  ))
// \vga|ds|Add0~2  = CARRY(( \vga|ds|cont [3] ) + ( GND ) + ( \vga|ds|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|cont [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~1_sumout ),
	.cout(\vga|ds|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~1 .extended_lut = "off";
defparam \vga|ds|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y80_N3
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~77 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~77_sumout  = SUM(( !\vga|ds|Add0~77_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~11  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~10  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~78  = CARRY(( !\vga|ds|Add0~77_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~11  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~10  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~79  = SHARE(\vga|ds|Add0~77_sumout )

	.dataa(!\vga|ds|Add0~77_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~10 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~11 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~77_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~78 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~79 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~77 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~77 .lut_mask = 64'h000055550000AAAA;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~77 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y80_N6
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~5_sumout  = SUM(( !\vga|ds|Add0~1_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~79  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~78  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~6  = CARRY(( !\vga|ds|Add0~1_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~79  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~78  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~7  = SHARE(\vga|ds|Add0~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~78 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~79 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~5_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~6 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~7 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X24_Y79_N29
dffeas \vga|ds|cont[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|Add0~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [20]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[20] .is_wysiwyg = "true";
defparam \vga|ds|cont[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N42
cyclonev_lcell_comb \vga|ds|Add0~25 (
// Equation(s):
// \vga|ds|Add0~25_sumout  = SUM(( \vga|ds|cont [4] ) + ( GND ) + ( \vga|ds|Add0~2  ))
// \vga|ds|Add0~26  = CARRY(( \vga|ds|cont [4] ) + ( GND ) + ( \vga|ds|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|cont [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~25_sumout ),
	.cout(\vga|ds|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~25 .extended_lut = "off";
defparam \vga|ds|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N0
cyclonev_lcell_comb \vga|ds|cont[4]~feeder (
// Equation(s):
// \vga|ds|cont[4]~feeder_combout  = ( \vga|ds|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|cont[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|cont[4]~feeder .extended_lut = "off";
defparam \vga|ds|cont[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|ds|cont[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y80_N2
dffeas \vga|ds|cont[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|cont[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[4] .is_wysiwyg = "true";
defparam \vga|ds|cont[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N45
cyclonev_lcell_comb \vga|ds|Add0~57 (
// Equation(s):
// \vga|ds|Add0~57_sumout  = SUM(( \vga|ds|cont [5] ) + ( GND ) + ( \vga|ds|Add0~26  ))
// \vga|ds|Add0~58  = CARRY(( \vga|ds|cont [5] ) + ( GND ) + ( \vga|ds|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|cont [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~57_sumout ),
	.cout(\vga|ds|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~57 .extended_lut = "off";
defparam \vga|ds|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|ds|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N15
cyclonev_lcell_comb \vga|ds|cont[5]~feeder (
// Equation(s):
// \vga|ds|cont[5]~feeder_combout  = ( \vga|ds|Add0~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|cont[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|cont[5]~feeder .extended_lut = "off";
defparam \vga|ds|cont[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|ds|cont[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y80_N17
dffeas \vga|ds|cont[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|cont[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[5] .is_wysiwyg = "true";
defparam \vga|ds|cont[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N48
cyclonev_lcell_comb \vga|ds|Add0~21 (
// Equation(s):
// \vga|ds|Add0~21_sumout  = SUM(( \vga|ds|cont [6] ) + ( GND ) + ( \vga|ds|Add0~58  ))
// \vga|ds|Add0~22  = CARRY(( \vga|ds|cont [6] ) + ( GND ) + ( \vga|ds|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|cont [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~21_sumout ),
	.cout(\vga|ds|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~21 .extended_lut = "off";
defparam \vga|ds|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|ds|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y80_N20
dffeas \vga|ds|cont[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[6] .is_wysiwyg = "true";
defparam \vga|ds|cont[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N51
cyclonev_lcell_comb \vga|ds|Add0~53 (
// Equation(s):
// \vga|ds|Add0~53_sumout  = SUM(( \vga|ds|cont [7] ) + ( GND ) + ( \vga|ds|Add0~22  ))
// \vga|ds|Add0~54  = CARRY(( \vga|ds|cont [7] ) + ( GND ) + ( \vga|ds|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|cont [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~53_sumout ),
	.cout(\vga|ds|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~53 .extended_lut = "off";
defparam \vga|ds|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|ds|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N24
cyclonev_lcell_comb \vga|ds|cont[7]~feeder (
// Equation(s):
// \vga|ds|cont[7]~feeder_combout  = ( \vga|ds|Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|cont[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|cont[7]~feeder .extended_lut = "off";
defparam \vga|ds|cont[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|ds|cont[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y80_N25
dffeas \vga|ds|cont[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|cont[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[7] .is_wysiwyg = "true";
defparam \vga|ds|cont[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N54
cyclonev_lcell_comb \vga|ds|Add0~33 (
// Equation(s):
// \vga|ds|Add0~33_sumout  = SUM(( \vga|ds|cont [8] ) + ( GND ) + ( \vga|ds|Add0~54  ))
// \vga|ds|Add0~34  = CARRY(( \vga|ds|cont [8] ) + ( GND ) + ( \vga|ds|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|cont [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~33_sumout ),
	.cout(\vga|ds|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~33 .extended_lut = "off";
defparam \vga|ds|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y80_N7
dffeas \vga|ds|cont[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[8] .is_wysiwyg = "true";
defparam \vga|ds|cont[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N57
cyclonev_lcell_comb \vga|ds|Add0~65 (
// Equation(s):
// \vga|ds|Add0~65_sumout  = SUM(( \vga|ds|cont [9] ) + ( GND ) + ( \vga|ds|Add0~34  ))
// \vga|ds|Add0~66  = CARRY(( \vga|ds|cont [9] ) + ( GND ) + ( \vga|ds|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|cont [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~65_sumout ),
	.cout(\vga|ds|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~65 .extended_lut = "off";
defparam \vga|ds|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|ds|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y80_N14
dffeas \vga|ds|cont[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|Add0~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[9] .is_wysiwyg = "true";
defparam \vga|ds|cont[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N0
cyclonev_lcell_comb \vga|ds|Add0~29 (
// Equation(s):
// \vga|ds|Add0~29_sumout  = SUM(( \vga|ds|cont [10] ) + ( GND ) + ( \vga|ds|Add0~66  ))
// \vga|ds|Add0~30  = CARRY(( \vga|ds|cont [10] ) + ( GND ) + ( \vga|ds|Add0~66  ))

	.dataa(gnd),
	.datab(!\vga|ds|cont [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~29_sumout ),
	.cout(\vga|ds|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~29 .extended_lut = "off";
defparam \vga|ds|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|ds|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N32
dffeas \vga|ds|cont[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[10] .is_wysiwyg = "true";
defparam \vga|ds|cont[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N3
cyclonev_lcell_comb \vga|ds|Add0~61 (
// Equation(s):
// \vga|ds|Add0~61_sumout  = SUM(( \vga|ds|cont [11] ) + ( GND ) + ( \vga|ds|Add0~30  ))
// \vga|ds|Add0~62  = CARRY(( \vga|ds|cont [11] ) + ( GND ) + ( \vga|ds|Add0~30  ))

	.dataa(!\vga|ds|cont [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~61_sumout ),
	.cout(\vga|ds|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~61 .extended_lut = "off";
defparam \vga|ds|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|ds|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N26
dffeas \vga|ds|cont[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[11] .is_wysiwyg = "true";
defparam \vga|ds|cont[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N6
cyclonev_lcell_comb \vga|ds|Add0~49 (
// Equation(s):
// \vga|ds|Add0~49_sumout  = SUM(( \vga|ds|cont [12] ) + ( GND ) + ( \vga|ds|Add0~62  ))
// \vga|ds|Add0~50  = CARRY(( \vga|ds|cont [12] ) + ( GND ) + ( \vga|ds|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|cont [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~49_sumout ),
	.cout(\vga|ds|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~49 .extended_lut = "off";
defparam \vga|ds|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N47
dffeas \vga|ds|cont[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|Add0~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[12] .is_wysiwyg = "true";
defparam \vga|ds|cont[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N9
cyclonev_lcell_comb \vga|ds|Add0~73 (
// Equation(s):
// \vga|ds|Add0~73_sumout  = SUM(( \vga|ds|cont [13] ) + ( GND ) + ( \vga|ds|Add0~50  ))
// \vga|ds|Add0~74  = CARRY(( \vga|ds|cont [13] ) + ( GND ) + ( \vga|ds|Add0~50  ))

	.dataa(!\vga|ds|cont [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~73_sumout ),
	.cout(\vga|ds|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~73 .extended_lut = "off";
defparam \vga|ds|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|ds|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N50
dffeas \vga|ds|cont[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|Add0~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[13] .is_wysiwyg = "true";
defparam \vga|ds|cont[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N12
cyclonev_lcell_comb \vga|ds|Add0~45 (
// Equation(s):
// \vga|ds|Add0~45_sumout  = SUM(( \vga|ds|cont [14] ) + ( GND ) + ( \vga|ds|Add0~74  ))
// \vga|ds|Add0~46  = CARRY(( \vga|ds|cont [14] ) + ( GND ) + ( \vga|ds|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|cont [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~45_sumout ),
	.cout(\vga|ds|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~45 .extended_lut = "off";
defparam \vga|ds|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N40
dffeas \vga|ds|cont[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[14] .is_wysiwyg = "true";
defparam \vga|ds|cont[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N15
cyclonev_lcell_comb \vga|ds|Add0~69 (
// Equation(s):
// \vga|ds|Add0~69_sumout  = SUM(( \vga|ds|cont [15] ) + ( GND ) + ( \vga|ds|Add0~46  ))
// \vga|ds|Add0~70  = CARRY(( \vga|ds|cont [15] ) + ( GND ) + ( \vga|ds|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|cont [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~69_sumout ),
	.cout(\vga|ds|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~69 .extended_lut = "off";
defparam \vga|ds|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N55
dffeas \vga|ds|cont[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|Add0~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[15] .is_wysiwyg = "true";
defparam \vga|ds|cont[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N18
cyclonev_lcell_comb \vga|ds|Add0~41 (
// Equation(s):
// \vga|ds|Add0~41_sumout  = SUM(( \vga|ds|cont [16] ) + ( GND ) + ( \vga|ds|Add0~70  ))
// \vga|ds|Add0~42  = CARRY(( \vga|ds|cont [16] ) + ( GND ) + ( \vga|ds|Add0~70  ))

	.dataa(gnd),
	.datab(!\vga|ds|cont [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~41_sumout ),
	.cout(\vga|ds|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~41 .extended_lut = "off";
defparam \vga|ds|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|ds|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N44
dffeas \vga|ds|cont[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[16] .is_wysiwyg = "true";
defparam \vga|ds|cont[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N21
cyclonev_lcell_comb \vga|ds|Add0~13 (
// Equation(s):
// \vga|ds|Add0~13_sumout  = SUM(( \vga|ds|cont [17] ) + ( GND ) + ( \vga|ds|Add0~42  ))
// \vga|ds|Add0~14  = CARRY(( \vga|ds|cont [17] ) + ( GND ) + ( \vga|ds|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|cont [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~13_sumout ),
	.cout(\vga|ds|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~13 .extended_lut = "off";
defparam \vga|ds|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N38
dffeas \vga|ds|cont[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[17] .is_wysiwyg = "true";
defparam \vga|ds|cont[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N24
cyclonev_lcell_comb \vga|ds|Add0~37 (
// Equation(s):
// \vga|ds|Add0~37_sumout  = SUM(( \vga|ds|cont [18] ) + ( GND ) + ( \vga|ds|Add0~14  ))
// \vga|ds|Add0~38  = CARRY(( \vga|ds|cont [18] ) + ( GND ) + ( \vga|ds|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|cont [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~37_sumout ),
	.cout(\vga|ds|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~37 .extended_lut = "off";
defparam \vga|ds|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N59
dffeas \vga|ds|cont[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[18] .is_wysiwyg = "true";
defparam \vga|ds|cont[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N27
cyclonev_lcell_comb \vga|ds|Add0~9 (
// Equation(s):
// \vga|ds|Add0~9_sumout  = SUM(( \vga|ds|cont [19] ) + ( GND ) + ( \vga|ds|Add0~38  ))
// \vga|ds|Add0~10  = CARRY(( \vga|ds|cont [19] ) + ( GND ) + ( \vga|ds|Add0~38  ))

	.dataa(!\vga|ds|cont [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~9_sumout ),
	.cout(\vga|ds|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~9 .extended_lut = "off";
defparam \vga|ds|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|ds|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N53
dffeas \vga|ds|cont[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|cont[19] .is_wysiwyg = "true";
defparam \vga|ds|cont[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N30
cyclonev_lcell_comb \vga|ds|Add0~81 (
// Equation(s):
// \vga|ds|Add0~81_sumout  = SUM(( \vga|ds|cont [20] ) + ( GND ) + ( \vga|ds|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|cont [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add0~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add0~81 .extended_lut = "off";
defparam \vga|ds|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y80_N9
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~25 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~25_sumout  = SUM(( !\vga|ds|Add0~25_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~7  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~6  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~26  = CARRY(( !\vga|ds|Add0~25_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~7  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~6  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~27  = SHARE(\vga|ds|Add0~25_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~6 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~7 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~25_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~26 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~27 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~25 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~25 .lut_mask = 64'h000000FF0000FF00;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y80_N12
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~57 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~57_sumout  = SUM(( !\vga|ds|Add0~57_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~27  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~26  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~58  = CARRY(( !\vga|ds|Add0~57_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~27  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~26  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~59  = SHARE(\vga|ds|Add0~57_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|Add0~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~26 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~27 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~57_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~58 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~59 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~57 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~57 .lut_mask = 64'h00000F0F0000F0F0;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~57 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y80_N15
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~21 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~21_sumout  = SUM(( !\vga|ds|Add0~21_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~59  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~58  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~22  = CARRY(( !\vga|ds|Add0~21_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~59  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~58  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~23  = SHARE(\vga|ds|Add0~21_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~58 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~59 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~21_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~22 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~23 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~21 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~21 .lut_mask = 64'h000000FF0000FF00;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y80_N18
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~53 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~53_sumout  = SUM(( \vga|ds|Add0~53_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~23  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~22  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~54  = CARRY(( \vga|ds|Add0~53_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~23  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~22  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~55  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~22 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~23 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~53_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~54 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~55 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~53 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~53 .lut_mask = 64'h0000000000000F0F;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y80_N21
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~33 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~33_sumout  = SUM(( !\vga|ds|Add0~33_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~55  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~54  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~34  = CARRY(( !\vga|ds|Add0~33_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~55  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~54  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~35  = SHARE(\vga|ds|Add0~33_sumout )

	.dataa(!\vga|ds|Add0~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~54 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~55 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~33_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~34 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~35 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~33 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~33 .lut_mask = 64'h000055550000AAAA;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y80_N24
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~65 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~65_sumout  = SUM(( !\vga|ds|Add0~65_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~35  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~34  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~66  = CARRY(( !\vga|ds|Add0~65_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~35  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~34  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~67  = SHARE(\vga|ds|Add0~65_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Add0~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~34 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~35 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~65_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~66 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~67 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~65 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~65 .lut_mask = 64'h000000FF0000FF00;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~65 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y80_N27
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~29 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~29_sumout  = SUM(( \vga|ds|Add0~29_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~67  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~66  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~30  = CARRY(( \vga|ds|Add0~29_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~67  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~66  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~31  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~66 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~67 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~29_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~30 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~31 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~29 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~29 .lut_mask = 64'h00000000000000FF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N0
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~61 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~61_sumout  = SUM(( !\vga|ds|Add0~61_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~31  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~30  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~62  = CARRY(( !\vga|ds|Add0~61_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~31  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~30  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~63  = SHARE(\vga|ds|Add0~61_sumout )

	.dataa(gnd),
	.datab(!\vga|ds|Add0~61_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~30 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~31 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~61_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~62 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~63 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~61 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~61 .lut_mask = 64'h000033330000CCCC;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N3
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~49 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~49_sumout  = SUM(( !\vga|ds|Add0~49_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~63  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~62  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~50  = CARRY(( !\vga|ds|Add0~49_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~63  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~62  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~51  = SHARE(\vga|ds|Add0~49_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Add0~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~62 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~63 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~49_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~50 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~51 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~49 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~49 .lut_mask = 64'h000000FF0000FF00;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N6
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~73 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~73_sumout  = SUM(( !\vga|ds|Add0~73_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~51  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~50  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~74  = CARRY(( !\vga|ds|Add0~73_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~51  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~50  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~75  = SHARE(\vga|ds|Add0~73_sumout )

	.dataa(gnd),
	.datab(!\vga|ds|Add0~73_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~50 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~51 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~73_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~74 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~75 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~73 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~73 .lut_mask = 64'h000033330000CCCC;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~73 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N9
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~45 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~45_sumout  = SUM(( !\vga|ds|Add0~45_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~75  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~74  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~46  = CARRY(( !\vga|ds|Add0~45_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~75  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~74  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~47  = SHARE(\vga|ds|Add0~45_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Add0~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~74 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~75 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~45_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~46 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~47 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~45 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~45 .lut_mask = 64'h000000FF0000FF00;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N12
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~69 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~69_sumout  = SUM(( \vga|ds|Add0~69_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~47  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~46  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~70  = CARRY(( \vga|ds|Add0~69_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~47  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~46  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~71  = SHARE(GND)

	.dataa(gnd),
	.datab(!\vga|ds|Add0~69_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~46 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~47 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~69_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~70 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~71 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~69 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~69 .lut_mask = 64'h0000000000003333;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~69 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N15
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~41 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~41_sumout  = SUM(( !\vga|ds|Add0~41_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~71  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~70  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~42  = CARRY(( !\vga|ds|Add0~41_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~71  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~70  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~43  = SHARE(\vga|ds|Add0~41_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~70 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~71 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~41_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~42 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~43 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~41 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~41 .lut_mask = 64'h00000F0F0000F0F0;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N18
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~17 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~17_sumout  = SUM(( \vga|ds|Add0~13_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~43  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~42  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~18  = CARRY(( \vga|ds|Add0~13_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~43  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~42  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~42 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~43 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~17_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~18 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~19 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~17 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~17 .lut_mask = 64'h00000000000000FF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N21
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~37 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~37_sumout  = SUM(( \vga|ds|Add0~37_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~19  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~18  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~38  = CARRY(( \vga|ds|Add0~37_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~19  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~18  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~18 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~19 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~37_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~38 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~39 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~37 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~37 .lut_mask = 64'h0000000000000F0F;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N24
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~13 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~13_sumout  = SUM(( \vga|ds|Add0~9_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~39  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~38  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~14  = CARRY(( \vga|ds|Add0~9_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~39  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~38  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~38 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~39 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~13_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~14 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~15 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~13 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~13 .lut_mask = 64'h00000000000000FF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N27
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~81 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~81_sumout  = SUM(( \vga|ds|Add0~81_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~15  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~14  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~82  = CARRY(( \vga|ds|Add0~81_sumout  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~15  ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~14  ))
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~83  = SHARE(GND)

	.dataa(!\vga|ds|Add0~81_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~14 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~15 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~81_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~82 ),
	.shareout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~83 ));
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~81 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~81 .lut_mask = 64'h0000000000005555;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~81 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N30
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  = SUM(( VCC ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~83  ) + ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~82 ),
	.sharein(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~83 ),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1 .lut_mask = 64'h000000000000FFFF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N39
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~18 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~18_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~81_sumout  & ( !\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datae(gnd),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~18 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~18 .lut_mask = 64'h00000000FF00FF00;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N48
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~19 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~19_combout  = ( \vga|ds|Add0~81_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~19 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~19 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N51
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~8 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~8_combout  = ( !\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~37_sumout ),
	.datae(gnd),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~8 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~8 .lut_mask = 64'h00FF00FF00000000;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N57
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~9 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~9_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ( \vga|ds|Add0~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~9 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N54
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~10 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~10_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~41_sumout  & ( !\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~10 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~10 .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N51
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~11 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~11_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ( \vga|ds|Add0~41_sumout  ) )

	.dataa(!\vga|ds|Add0~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~11 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~11 .lut_mask = 64'h0000000055555555;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N39
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~12 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~12_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~45_sumout  & ( !\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~12 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~12 .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N45
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~13 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~13_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ( \vga|ds|Add0~45_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~13 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~13 .lut_mask = 64'h0000000000FF00FF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N42
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~14 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~14_combout  = ( !\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~49_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~49_sumout ),
	.datae(gnd),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~14 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~14 .lut_mask = 64'h00FF00FF00000000;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N42
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~15 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~15_combout  = ( \vga|ds|Add0~49_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~15 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y80_N48
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~4 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~4_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~29_sumout  & ( !\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~29_sumout ),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~4 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~4 .lut_mask = 64'h0000FFFF00000000;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N36
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~5 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~5_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ( \vga|ds|Add0~29_sumout  ) )

	.dataa(gnd),
	.datab(!\vga|ds|Add0~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~5 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~5 .lut_mask = 64'h0000000033333333;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y80_N42
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~6 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~6_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~33_sumout  & ( !\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~33_sumout ),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~6 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~6 .lut_mask = 64'h0000FFFF00000000;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N15
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~7 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~7_combout  = ( \vga|ds|Add0~33_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datae(gnd),
	.dataf(!\vga|ds|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~7 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~7 .lut_mask = 64'h0000000000FF00FF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N3
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~0 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~0_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~21_sumout  & ( !\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datae(gnd),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~0 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~0 .lut_mask = 64'h00000000FF00FF00;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N21
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~1 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~1_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ( \vga|ds|Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~1 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~1 .lut_mask = 64'h0000000000FF00FF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N12
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~2 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~2_combout  = ( !\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~25_sumout ),
	.datae(gnd),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~2 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~2 .lut_mask = 64'h00FF00FF00000000;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y80_N9
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~3 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~3_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ( \vga|ds|Add0~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~3 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N9
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~16 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~16_combout  = ( !\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~77_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~16 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~16 .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N0
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~17 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~17_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ( \vga|ds|Add0~77_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Add0~77_sumout ),
	.datae(gnd),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~17 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~17 .lut_mask = 64'h0000000000FF00FF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N24
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~90 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~90_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~90_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~90 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~90 .lut_mask = 64'h000000000000FFFF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N27
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~13 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~13_sumout  = SUM(( \vga|ds|Add0~17_sumout  ) + ( VCC ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~90_cout  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~14  = CARRY(( \vga|ds|Add0~17_sumout  ) + ( VCC ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~90_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~13_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~13 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~13 .lut_mask = 64'h00000000000000FF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N30
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~9 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~9_sumout  = SUM(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~9_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~5_sumout )) ) + ( VCC ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~14  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~10  = CARRY(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~9_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~5_sumout )) ) + ( VCC ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~14  ))

	.dataa(!\vga|ds|Add0~5_sumout ),
	.datab(gnd),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~9_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~9 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~9 .lut_mask = 64'h00000000000005F5;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N33
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~5 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~5_sumout  = SUM(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~17_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~16_combout ) ) + ( VCC ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~10  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~6  = CARRY(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~17_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~16_combout ) ) + ( VCC ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~16_combout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~5_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~5 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~5 .lut_mask = 64'h0000000000000FFF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N36
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~49 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~49_sumout  = SUM(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~5_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~1_sumout )) ) + ( VCC ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~6  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~50  = CARRY(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~5_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~1_sumout )) ) + ( VCC ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~6  ))

	.dataa(gnd),
	.datab(!\vga|ds|Add0~1_sumout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~49_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~49 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~49 .lut_mask = 64'h00000000000003F3;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N39
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~45 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~45_sumout  = SUM(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~3_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~2_combout ) ) + ( VCC ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~50  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~46  = CARRY(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~3_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~2_combout ) ) + ( VCC ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~2_combout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~45_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~45 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~45 .lut_mask = 64'h0000000000000FFF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N42
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~41 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~41_sumout  = SUM(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~57_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~57_sumout )) ) + ( VCC ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~46  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~42  = CARRY(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~57_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~57_sumout )) ) + ( VCC ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~46  ))

	.dataa(gnd),
	.datab(!\vga|ds|Add0~57_sumout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~41_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~41 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~41 .lut_mask = 64'h00000000000003F3;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N45
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~37 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~37_sumout  = SUM(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~1_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~0_combout ) ) + ( GND ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~42  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~38  = CARRY(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~1_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~0_combout ) ) + ( GND ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~42  ))

	.dataa(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~0_combout ),
	.datab(gnd),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~37_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~37 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~37 .lut_mask = 64'h0000FFFF00005F5F;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N48
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~33 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~33_sumout  = SUM(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~53_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~53_sumout )) ) + ( VCC ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~38  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~34  = CARRY(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~53_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~53_sumout )) ) + ( VCC ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~38  ))

	.dataa(!\vga|ds|Add0~53_sumout ),
	.datab(gnd),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~33_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~33 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~33 .lut_mask = 64'h00000000000005F5;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N51
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~81 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~81_sumout  = SUM(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~7_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~6_combout ) ) + ( VCC ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~34  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~82  = CARRY(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~7_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~6_combout ) ) + ( VCC ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~34  ))

	.dataa(gnd),
	.datab(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~6_combout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~81_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~82 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~81 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~81 .lut_mask = 64'h0000000000003F3F;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N54
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~77 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~77_sumout  = SUM(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~65_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~65_sumout )) ) + ( GND ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~82  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~78  = CARRY(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~65_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~65_sumout )) ) + ( GND ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~82  ))

	.dataa(gnd),
	.datab(!\vga|ds|Add0~65_sumout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~77_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~78 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~77 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~77 .lut_mask = 64'h0000FFFF000003F3;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N57
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~73 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~73_sumout  = SUM(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~5_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~4_combout ) ) + ( VCC ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~78  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~74  = CARRY(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~5_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~4_combout ) ) + ( VCC ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~4_combout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~73_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~74 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~73 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~73 .lut_mask = 64'h0000000000000FFF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N0
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~69 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~69_sumout  = SUM(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~61_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~61_sumout )) ) + ( VCC ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~74  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~70  = CARRY(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~61_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~61_sumout )) ) + ( VCC ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~74  ))

	.dataa(gnd),
	.datab(!\vga|ds|Add0~61_sumout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~69_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~70 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~69 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~69 .lut_mask = 64'h00000000000003F3;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N3
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~65 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~65_sumout  = SUM(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~15_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~14_combout ) ) + ( VCC ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~70  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~66  = CARRY(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~15_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~14_combout ) ) + ( VCC ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~70  ))

	.dataa(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~65_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~66 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~65 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~65 .lut_mask = 64'h00000000000055FF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N6
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~61 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~61_sumout  = SUM(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~73_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~73_sumout )) ) + ( VCC ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~66  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~62  = CARRY(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~73_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~73_sumout )) ) + ( VCC ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~66  ))

	.dataa(gnd),
	.datab(!\vga|ds|Add0~73_sumout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~61_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~62 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~61 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~61 .lut_mask = 64'h00000000000003F3;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N9
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~57 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~57_sumout  = SUM(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~13_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~12_combout ) ) + ( GND ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~62  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~58  = CARRY(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~13_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~12_combout ) ) + ( GND ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~62  ))

	.dataa(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~57_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~58 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~57 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~57 .lut_mask = 64'h0000FFFF000055FF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N12
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~53 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~53_sumout  = SUM(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~69_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~69_sumout )) ) + ( VCC ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~58  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~54  = CARRY(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~69_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~69_sumout )) ) + ( VCC ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~58  ))

	.dataa(gnd),
	.datab(!\vga|ds|Add0~69_sumout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~53_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~53 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~53 .lut_mask = 64'h00000000000003F3;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N15
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~17 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~17_sumout  = SUM(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~11_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~10_combout ) ) + ( GND ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~54  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~18  = CARRY(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~11_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~10_combout ) ) + ( GND ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~54  ))

	.dataa(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~17_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~17 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~17 .lut_mask = 64'h0000FFFF000055FF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N18
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~21 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~21_sumout  = SUM(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~17_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~13_sumout )) ) + ( GND ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~18  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~22  = CARRY(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~17_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~13_sumout )) ) + ( GND ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~18  ))

	.dataa(gnd),
	.datab(!\vga|ds|Add0~13_sumout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~21_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~21 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~21 .lut_mask = 64'h0000FFFF000003F3;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N21
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~29 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~29_sumout  = SUM(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~9_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~8_combout ) ) + ( GND ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~22  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~30  = CARRY(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~9_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~8_combout ) ) + ( GND ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~8_combout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~29_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~29 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~29 .lut_mask = 64'h0000FFFF00000FFF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N24
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~25 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~25_sumout  = SUM(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~13_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~9_sumout )) ) + ( GND ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~30  ))
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~26  = CARRY(( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~13_sumout ))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (\vga|ds|Add0~9_sumout )) ) + ( GND ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~30  ))

	.dataa(gnd),
	.datab(!\vga|ds|Add0~9_sumout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~25_sumout ),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~25 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~25 .lut_mask = 64'h0000FFFF000003F3;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N27
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~86 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~86_cout  = CARRY(( (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~19_combout ) # (\vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~18_combout ) ) + ( VCC ) + ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~18_combout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[418]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~86_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~86 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~86 .lut_mask = 64'h0000000000000FFF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N30
cyclonev_lcell_comb \vga|ds|Mod0|auto_generated|divider|divider|op_14~1 (
// Equation(s):
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~86_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Mod0|auto_generated|divider|divider|op_14~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~1 .extended_lut = "off";
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga|ds|Mod0|auto_generated|divider|divider|op_14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N54
cyclonev_lcell_comb \vga|ds|Equal0~0 (
// Equation(s):
// \vga|ds|Equal0~0_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (\vga|ds|Add0~1_sumout ) # (\vga|ds|Add0~5_sumout ) ) ) ) # ( 
// !\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~5_sumout ) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~9_sumout ) ) ) )

	.dataa(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[0]~9_sumout ),
	.datab(!\vga|ds|Add0~5_sumout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~5_sumout ),
	.datad(!\vga|ds|Add0~1_sumout ),
	.datae(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal0~0 .extended_lut = "off";
defparam \vga|ds|Equal0~0 .lut_mask = 64'h000000005F5F33FF;
defparam \vga|ds|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N42
cyclonev_lcell_comb \vga|ds|Equal0~1 (
// Equation(s):
// \vga|ds|Equal0~1_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~17_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( 
// (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ) # ((\vga|ds|Add0~13_sumout ) # (\vga|ds|Add0~9_sumout )) ) ) ) # ( !\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~17_sumout  & ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~13_sumout )))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (((\vga|ds|Add0~13_sumout )) # (\vga|ds|Add0~9_sumout ))) ) ) )

	.dataa(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datab(!\vga|ds|Add0~9_sumout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~13_sumout ),
	.datad(!\vga|ds|Add0~13_sumout ),
	.datae(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~17_sumout ),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal0~1 .extended_lut = "off";
defparam \vga|ds|Equal0~1 .lut_mask = 64'h000000001B5FBBFF;
defparam \vga|ds|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N54
cyclonev_lcell_comb \vga|ds|Equal0~9 (
// Equation(s):
// \vga|ds|Equal0~9_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~61_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( 
// (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ) # ((\vga|ds|Add0~65_sumout ) # (\vga|ds|Add0~61_sumout )) ) ) ) # ( !\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~61_sumout  & ( 
// \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (((\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~65_sumout )))) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & (((\vga|ds|Add0~65_sumout )) # (\vga|ds|Add0~61_sumout ))) ) ) )

	.dataa(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.datab(!\vga|ds|Add0~61_sumout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~65_sumout ),
	.datad(!\vga|ds|Add0~65_sumout ),
	.datae(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~61_sumout ),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal0~9 .extended_lut = "off";
defparam \vga|ds|Equal0~9 .lut_mask = 64'h000000001B5FBBFF;
defparam \vga|ds|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N36
cyclonev_lcell_comb \vga|ds|Equal0~12 (
// Equation(s):
// \vga|ds|Equal0~12_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~57_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~17_combout  & 
// !\vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~16_combout ) ) ) ) # ( !\vga|ds|Mod0|auto_generated|divider|divider|op_14~57_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( 
// (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~17_combout  & !\vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~16_combout ) ) ) ) # ( !\vga|ds|Mod0|auto_generated|divider|divider|op_14~57_sumout  & ( 
// !\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (!\vga|ds|Mod0|auto_generated|divider|divider|op_14~61_sumout  & !\vga|ds|Mod0|auto_generated|divider|divider|op_14~53_sumout ) ) ) )

	.dataa(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~17_combout ),
	.datab(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~61_sumout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[400]~16_combout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~53_sumout ),
	.datae(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~57_sumout ),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal0~12 .extended_lut = "off";
defparam \vga|ds|Equal0~12 .lut_mask = 64'hCC000000A0A0A0A0;
defparam \vga|ds|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N21
cyclonev_lcell_comb \vga|ds|Equal0~8 (
// Equation(s):
// \vga|ds|Equal0~8_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (\vga|ds|Add0~53_sumout ) # (\vga|ds|Add0~57_sumout ) ) ) ) # ( 
// !\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~53_sumout ) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~57_sumout ) ) ) )

	.dataa(!\vga|ds|Add0~57_sumout ),
	.datab(!\vga|ds|Add0~53_sumout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~57_sumout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~53_sumout ),
	.datae(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal0~8 .extended_lut = "off";
defparam \vga|ds|Equal0~8 .lut_mask = 64'h000000000FFF7777;
defparam \vga|ds|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N42
cyclonev_lcell_comb \vga|ds|Equal0~13 (
// Equation(s):
// \vga|ds|Equal0~13_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~69_sumout  & ( !\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  ) ) # ( !\vga|ds|Mod0|auto_generated|divider|divider|op_14~69_sumout  & ( 
// !\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (((\vga|ds|Mod0|auto_generated|divider|divider|op_14~81_sumout ) # (\vga|ds|Mod0|auto_generated|divider|divider|op_14~77_sumout )) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|op_14~73_sumout )) # (\vga|ds|Mod0|auto_generated|divider|divider|op_14~65_sumout ) ) ) )

	.dataa(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~65_sumout ),
	.datab(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~73_sumout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~77_sumout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~81_sumout ),
	.datae(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~69_sumout ),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal0~13 .extended_lut = "off";
defparam \vga|ds|Equal0~13 .lut_mask = 64'h7FFFFFFF00000000;
defparam \vga|ds|Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N51
cyclonev_lcell_comb \vga|ds|Equal0~10 (
// Equation(s):
// \vga|ds|Equal0~10_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (\vga|ds|Add0~73_sumout ) # (\vga|ds|Add0~69_sumout ) ) ) ) # ( 
// !\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~73_sumout ) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~69_sumout ) ) ) )

	.dataa(!\vga|ds|Add0~69_sumout ),
	.datab(!\vga|ds|Add0~73_sumout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~69_sumout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~73_sumout ),
	.datae(!\vga|ds|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~1_sumout ),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal0~10 .extended_lut = "off";
defparam \vga|ds|Equal0~10 .lut_mask = 64'h000000000FFF7777;
defparam \vga|ds|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N18
cyclonev_lcell_comb \vga|ds|Equal0~11 (
// Equation(s):
// \vga|ds|Equal0~11_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~37_sumout  & ( !\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  ) ) # ( !\vga|ds|Mod0|auto_generated|divider|divider|op_14~37_sumout  & ( 
// !\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (((\vga|ds|Mod0|auto_generated|divider|divider|op_14~41_sumout ) # (\vga|ds|Mod0|auto_generated|divider|divider|op_14~49_sumout )) # 
// (\vga|ds|Mod0|auto_generated|divider|divider|op_14~45_sumout )) # (\vga|ds|Mod0|auto_generated|divider|divider|op_14~33_sumout ) ) ) )

	.dataa(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~33_sumout ),
	.datab(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~45_sumout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~49_sumout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~41_sumout ),
	.datae(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~37_sumout ),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal0~11 .extended_lut = "off";
defparam \vga|ds|Equal0~11 .lut_mask = 64'h7FFFFFFF00000000;
defparam \vga|ds|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N48
cyclonev_lcell_comb \vga|ds|Equal0~14 (
// Equation(s):
// \vga|ds|Equal0~14_combout  = ( !\vga|ds|Equal0~10_combout  & ( !\vga|ds|Equal0~11_combout  & ( (!\vga|ds|Equal0~9_combout  & (\vga|ds|Equal0~12_combout  & (!\vga|ds|Equal0~8_combout  & !\vga|ds|Equal0~13_combout ))) ) ) )

	.dataa(!\vga|ds|Equal0~9_combout ),
	.datab(!\vga|ds|Equal0~12_combout ),
	.datac(!\vga|ds|Equal0~8_combout ),
	.datad(!\vga|ds|Equal0~13_combout ),
	.datae(!\vga|ds|Equal0~10_combout ),
	.dataf(!\vga|ds|Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal0~14 .extended_lut = "off";
defparam \vga|ds|Equal0~14 .lut_mask = 64'h2000000000000000;
defparam \vga|ds|Equal0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N54
cyclonev_lcell_comb \vga|ds|Equal0~5 (
// Equation(s):
// \vga|ds|Equal0~5_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~25_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~11_combout  & 
// (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~9_combout  & (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~8_combout  & !\vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~10_combout ))) ) ) ) # ( 
// !\vga|ds|Mod0|auto_generated|divider|divider|op_14~25_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~11_combout  & 
// (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~9_combout  & (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~8_combout  & !\vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~10_combout ))) ) ) ) # ( 
// !\vga|ds|Mod0|auto_generated|divider|divider|op_14~25_sumout  & ( !\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  ) )

	.dataa(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~11_combout ),
	.datab(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~9_combout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[416]~8_combout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[414]~10_combout ),
	.datae(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~25_sumout ),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal0~5 .extended_lut = "off";
defparam \vga|ds|Equal0~5 .lut_mask = 64'hFFFF000080008000;
defparam \vga|ds|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N48
cyclonev_lcell_comb \vga|ds|Equal0~3 (
// Equation(s):
// \vga|ds|Equal0~3_combout  = ( !\vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~0_combout  & ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~1_combout  & 
// (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~2_combout  & !\vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~3_combout )) ) ) ) # ( \vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~0_combout  & ( 
// !\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( !\vga|ds|Mod0|auto_generated|divider|divider|op_14~17_sumout  ) ) ) # ( !\vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~0_combout  & ( 
// !\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( !\vga|ds|Mod0|auto_generated|divider|divider|op_14~17_sumout  ) ) )

	.dataa(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~1_combout ),
	.datab(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~2_combout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[402]~3_combout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~17_sumout ),
	.datae(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[404]~0_combout ),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal0~3 .extended_lut = "off";
defparam \vga|ds|Equal0~3 .lut_mask = 64'hFF00FF0080800000;
defparam \vga|ds|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N39
cyclonev_lcell_comb \vga|ds|Equal0~6 (
// Equation(s):
// \vga|ds|Equal0~6_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~29_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~13_combout  & 
// (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~14_combout  & (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~15_combout  & !\vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~12_combout ))) ) ) ) # ( 
// !\vga|ds|Mod0|auto_generated|divider|divider|op_14~29_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~13_combout  & 
// (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~14_combout  & (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~15_combout  & !\vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~12_combout ))) ) ) ) # ( 
// !\vga|ds|Mod0|auto_generated|divider|divider|op_14~29_sumout  & ( !\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  ) )

	.dataa(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~13_combout ),
	.datab(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~14_combout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[410]~15_combout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[412]~12_combout ),
	.datae(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~29_sumout ),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal0~6 .extended_lut = "off";
defparam \vga|ds|Equal0~6 .lut_mask = 64'hFFFF000080008000;
defparam \vga|ds|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y80_N36
cyclonev_lcell_comb \vga|ds|Equal0~4 (
// Equation(s):
// \vga|ds|Equal0~4_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~21_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~7_combout  & 
// (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~5_combout  & (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~4_combout  & !\vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~6_combout ))) ) ) ) # ( 
// !\vga|ds|Mod0|auto_generated|divider|divider|op_14~21_sumout  & ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~7_combout  & 
// (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~5_combout  & (!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~4_combout  & !\vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~6_combout ))) ) ) ) # ( 
// !\vga|ds|Mod0|auto_generated|divider|divider|op_14~21_sumout  & ( !\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  ) )

	.dataa(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~7_combout ),
	.datab(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~5_combout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[408]~4_combout ),
	.datad(!\vga|ds|Mod0|auto_generated|divider|divider|StageOut[406]~6_combout ),
	.datae(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~21_sumout ),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal0~4 .extended_lut = "off";
defparam \vga|ds|Equal0~4 .lut_mask = 64'hFFFF000080008000;
defparam \vga|ds|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N6
cyclonev_lcell_comb \vga|ds|Equal0~2 (
// Equation(s):
// \vga|ds|Equal0~2_combout  = ( \vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( !\vga|ds|Add0~17_sumout  ) ) # ( !\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout  & ( (!\vga|ds|Mod0|auto_generated|divider|divider|op_14~13_sumout  
// & (!\vga|ds|Mod0|auto_generated|divider|divider|op_14~9_sumout  & !\vga|ds|Mod0|auto_generated|divider|divider|op_14~5_sumout )) ) )

	.dataa(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~13_sumout ),
	.datab(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~9_sumout ),
	.datac(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~5_sumout ),
	.datad(!\vga|ds|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\vga|ds|Mod0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal0~2 .extended_lut = "off";
defparam \vga|ds|Equal0~2 .lut_mask = 64'h80808080FF00FF00;
defparam \vga|ds|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N45
cyclonev_lcell_comb \vga|ds|Equal0~7 (
// Equation(s):
// \vga|ds|Equal0~7_combout  = ( \vga|ds|Equal0~2_combout  & ( (\vga|ds|Equal0~5_combout  & (\vga|ds|Equal0~3_combout  & (\vga|ds|Equal0~6_combout  & \vga|ds|Equal0~4_combout ))) ) )

	.dataa(!\vga|ds|Equal0~5_combout ),
	.datab(!\vga|ds|Equal0~3_combout ),
	.datac(!\vga|ds|Equal0~6_combout ),
	.datad(!\vga|ds|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\vga|ds|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal0~7 .extended_lut = "off";
defparam \vga|ds|Equal0~7 .lut_mask = 64'h0000000000010001;
defparam \vga|ds|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N57
cyclonev_lcell_comb \vga|ds|Equal0~15 (
// Equation(s):
// \vga|ds|Equal0~15_combout  = ( \vga|ds|Equal0~7_combout  & ( (!\vga|ds|Equal0~0_combout  & (!\vga|ds|Equal0~1_combout  & \vga|ds|Equal0~14_combout )) ) )

	.dataa(!\vga|ds|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\vga|ds|Equal0~1_combout ),
	.datad(!\vga|ds|Equal0~14_combout ),
	.datae(gnd),
	.dataf(!\vga|ds|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal0~15 .extended_lut = "off";
defparam \vga|ds|Equal0~15 .lut_mask = 64'h0000000000A000A0;
defparam \vga|ds|Equal0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N2
dffeas \vga|ds|fade[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|fade [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|fade[0] .is_wysiwyg = "true";
defparam \vga|ds|fade[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N42
cyclonev_lcell_comb \vga|ds|fade~0 (
// Equation(s):
// \vga|ds|fade~0_combout  = ( \vga|ds|Equal0~7_combout  & ( \vga|ds|Equal0~0_combout  & ( \vga|ds|fade [0] ) ) ) # ( !\vga|ds|Equal0~7_combout  & ( \vga|ds|Equal0~0_combout  & ( \vga|ds|fade [0] ) ) ) # ( \vga|ds|Equal0~7_combout  & ( 
// !\vga|ds|Equal0~0_combout  & ( (!\vga|ds|Equal0~1_combout  & ((!\vga|ds|Equal0~14_combout  & (\vga|ds|fade [0])) # (\vga|ds|Equal0~14_combout  & ((\vga|ds|Add2~1_sumout ))))) # (\vga|ds|Equal0~1_combout  & (\vga|ds|fade [0])) ) ) ) # ( 
// !\vga|ds|Equal0~7_combout  & ( !\vga|ds|Equal0~0_combout  & ( \vga|ds|fade [0] ) ) )

	.dataa(!\vga|ds|fade [0]),
	.datab(!\vga|ds|Add2~1_sumout ),
	.datac(!\vga|ds|Equal0~1_combout ),
	.datad(!\vga|ds|Equal0~14_combout ),
	.datae(!\vga|ds|Equal0~7_combout ),
	.dataf(!\vga|ds|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|fade~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|fade~0 .extended_lut = "off";
defparam \vga|ds|fade~0 .lut_mask = 64'h5555553555555555;
defparam \vga|ds|fade~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N15
cyclonev_lcell_comb \vga|ds|R[0]~feeder (
// Equation(s):
// \vga|ds|R[0]~feeder_combout  = ( \vga|ds|fade~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|fade~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|R[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|R[0]~feeder .extended_lut = "off";
defparam \vga|ds|R[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|ds|R[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N0
cyclonev_lcell_comb \vga|ds|Add1~29 (
// Equation(s):
// \vga|ds|Add1~29_sumout  = SUM(( \vga|ds|pos [0] ) + ( VCC ) + ( !VCC ))
// \vga|ds|Add1~30  = CARRY(( \vga|ds|pos [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|pos [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add1~29_sumout ),
	.cout(\vga|ds|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add1~29 .extended_lut = "off";
defparam \vga|ds|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \vga|ds|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N54
cyclonev_lcell_comb \vga|ds|pos[8]~9 (
// Equation(s):
// \vga|ds|pos[8]~9_combout  = ( \vga|ds|LessThan0~0_combout  ) # ( !\vga|ds|LessThan0~0_combout  & ( \vga|ds|Equal0~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Equal0~15_combout ),
	.datae(gnd),
	.dataf(!\vga|ds|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|pos[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|pos[8]~9 .extended_lut = "off";
defparam \vga|ds|pos[8]~9 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \vga|ds|pos[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N1
dffeas \vga|ds|pos[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|ds|LessThan0~0_combout ),
	.sload(gnd),
	.ena(\vga|ds|pos[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|pos[0] .is_wysiwyg = "true";
defparam \vga|ds|pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N3
cyclonev_lcell_comb \vga|ds|Add1~25 (
// Equation(s):
// \vga|ds|Add1~25_sumout  = SUM(( \vga|ds|pos [1] ) + ( GND ) + ( \vga|ds|Add1~30  ))
// \vga|ds|Add1~26  = CARRY(( \vga|ds|pos [1] ) + ( GND ) + ( \vga|ds|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|pos [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add1~25_sumout ),
	.cout(\vga|ds|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add1~25 .extended_lut = "off";
defparam \vga|ds|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N5
dffeas \vga|ds|pos[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|ds|LessThan0~0_combout ),
	.sload(gnd),
	.ena(\vga|ds|pos[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|pos[1] .is_wysiwyg = "true";
defparam \vga|ds|pos[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N6
cyclonev_lcell_comb \vga|ds|Add1~21 (
// Equation(s):
// \vga|ds|Add1~21_sumout  = SUM(( \vga|ds|pos [2] ) + ( GND ) + ( \vga|ds|Add1~26  ))
// \vga|ds|Add1~22  = CARRY(( \vga|ds|pos [2] ) + ( GND ) + ( \vga|ds|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|pos [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add1~21_sumout ),
	.cout(\vga|ds|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add1~21 .extended_lut = "off";
defparam \vga|ds|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N7
dffeas \vga|ds|pos[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|ds|LessThan0~0_combout ),
	.sload(gnd),
	.ena(\vga|ds|pos[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|pos[2] .is_wysiwyg = "true";
defparam \vga|ds|pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N9
cyclonev_lcell_comb \vga|ds|Add1~37 (
// Equation(s):
// \vga|ds|Add1~37_sumout  = SUM(( \vga|ds|pos [3] ) + ( GND ) + ( \vga|ds|Add1~22  ))
// \vga|ds|Add1~38  = CARRY(( \vga|ds|pos [3] ) + ( GND ) + ( \vga|ds|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|pos [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add1~37_sumout ),
	.cout(\vga|ds|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add1~37 .extended_lut = "off";
defparam \vga|ds|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N10
dffeas \vga|ds|pos[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|ds|LessThan0~0_combout ),
	.sload(gnd),
	.ena(\vga|ds|pos[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|pos[3] .is_wysiwyg = "true";
defparam \vga|ds|pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N12
cyclonev_lcell_comb \vga|ds|Add1~33 (
// Equation(s):
// \vga|ds|Add1~33_sumout  = SUM(( \vga|ds|pos [4] ) + ( GND ) + ( \vga|ds|Add1~38  ))
// \vga|ds|Add1~34  = CARRY(( \vga|ds|pos [4] ) + ( GND ) + ( \vga|ds|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|pos [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add1~33_sumout ),
	.cout(\vga|ds|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add1~33 .extended_lut = "off";
defparam \vga|ds|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N13
dffeas \vga|ds|pos[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|ds|LessThan0~0_combout ),
	.sload(gnd),
	.ena(\vga|ds|pos[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|pos[4] .is_wysiwyg = "true";
defparam \vga|ds|pos[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N15
cyclonev_lcell_comb \vga|ds|Add1~5 (
// Equation(s):
// \vga|ds|Add1~5_sumout  = SUM(( \vga|ds|pos [5] ) + ( GND ) + ( \vga|ds|Add1~34  ))
// \vga|ds|Add1~6  = CARRY(( \vga|ds|pos [5] ) + ( GND ) + ( \vga|ds|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|pos [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add1~5_sumout ),
	.cout(\vga|ds|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add1~5 .extended_lut = "off";
defparam \vga|ds|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N17
dffeas \vga|ds|pos[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|ds|LessThan0~0_combout ),
	.sload(gnd),
	.ena(\vga|ds|pos[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|pos[5] .is_wysiwyg = "true";
defparam \vga|ds|pos[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N18
cyclonev_lcell_comb \vga|ds|Add1~1 (
// Equation(s):
// \vga|ds|Add1~1_sumout  = SUM(( \vga|ds|pos [6] ) + ( GND ) + ( \vga|ds|Add1~6  ))
// \vga|ds|Add1~2  = CARRY(( \vga|ds|pos [6] ) + ( GND ) + ( \vga|ds|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|pos [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add1~1_sumout ),
	.cout(\vga|ds|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add1~1 .extended_lut = "off";
defparam \vga|ds|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N21
cyclonev_lcell_comb \vga|ds|Add1~9 (
// Equation(s):
// \vga|ds|Add1~9_sumout  = SUM(( \vga|ds|pos [7] ) + ( GND ) + ( \vga|ds|Add1~2  ))
// \vga|ds|Add1~10  = CARRY(( \vga|ds|pos [7] ) + ( GND ) + ( \vga|ds|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|pos [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add1~9_sumout ),
	.cout(\vga|ds|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add1~9 .extended_lut = "off";
defparam \vga|ds|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N23
dffeas \vga|ds|pos[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|ds|LessThan0~0_combout ),
	.sload(gnd),
	.ena(\vga|ds|pos[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|pos[7] .is_wysiwyg = "true";
defparam \vga|ds|pos[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N24
cyclonev_lcell_comb \vga|ds|Add1~13 (
// Equation(s):
// \vga|ds|Add1~13_sumout  = SUM(( \vga|ds|pos [8] ) + ( GND ) + ( \vga|ds|Add1~10  ))
// \vga|ds|Add1~14  = CARRY(( \vga|ds|pos [8] ) + ( GND ) + ( \vga|ds|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|pos [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add1~13_sumout ),
	.cout(\vga|ds|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add1~13 .extended_lut = "off";
defparam \vga|ds|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N26
dffeas \vga|ds|pos[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|ds|LessThan0~0_combout ),
	.sload(gnd),
	.ena(\vga|ds|pos[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|pos[8] .is_wysiwyg = "true";
defparam \vga|ds|pos[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N27
cyclonev_lcell_comb \vga|ds|Add1~17 (
// Equation(s):
// \vga|ds|Add1~17_sumout  = SUM(( GND ) + ( GND ) + ( \vga|ds|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add1~17 .extended_lut = "off";
defparam \vga|ds|Add1~17 .lut_mask = 64'h0000FFFF00000000;
defparam \vga|ds|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N42
cyclonev_lcell_comb \vga|ds|pos~2 (
// Equation(s):
// \vga|ds|pos~2_combout  = ( \vga|ds|pos [7] & ( \vga|ds|Add1~9_sumout  ) ) # ( !\vga|ds|pos [7] & ( \vga|ds|Add1~9_sumout  & ( (!\vga|ds|Equal0~0_combout  & (!\vga|ds|Equal0~1_combout  & (\vga|ds|Equal0~7_combout  & \vga|ds|Equal0~14_combout ))) ) ) ) # ( 
// \vga|ds|pos [7] & ( !\vga|ds|Add1~9_sumout  & ( (((!\vga|ds|Equal0~7_combout ) # (!\vga|ds|Equal0~14_combout )) # (\vga|ds|Equal0~1_combout )) # (\vga|ds|Equal0~0_combout ) ) ) )

	.dataa(!\vga|ds|Equal0~0_combout ),
	.datab(!\vga|ds|Equal0~1_combout ),
	.datac(!\vga|ds|Equal0~7_combout ),
	.datad(!\vga|ds|Equal0~14_combout ),
	.datae(!\vga|ds|pos [7]),
	.dataf(!\vga|ds|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|pos~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|pos~2 .extended_lut = "off";
defparam \vga|ds|pos~2 .lut_mask = 64'h0000FFF70008FFFF;
defparam \vga|ds|pos~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N33
cyclonev_lcell_comb \vga|ds|pos~3 (
// Equation(s):
// \vga|ds|pos~3_combout  = ( \vga|ds|pos [8] & ( \vga|ds|Add1~13_sumout  ) ) # ( !\vga|ds|pos [8] & ( \vga|ds|Add1~13_sumout  & ( (!\vga|ds|Equal0~0_combout  & (!\vga|ds|Equal0~1_combout  & (\vga|ds|Equal0~14_combout  & \vga|ds|Equal0~7_combout ))) ) ) ) # 
// ( \vga|ds|pos [8] & ( !\vga|ds|Add1~13_sumout  & ( (((!\vga|ds|Equal0~14_combout ) # (!\vga|ds|Equal0~7_combout )) # (\vga|ds|Equal0~1_combout )) # (\vga|ds|Equal0~0_combout ) ) ) )

	.dataa(!\vga|ds|Equal0~0_combout ),
	.datab(!\vga|ds|Equal0~1_combout ),
	.datac(!\vga|ds|Equal0~14_combout ),
	.datad(!\vga|ds|Equal0~7_combout ),
	.datae(!\vga|ds|pos [8]),
	.dataf(!\vga|ds|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|pos~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|pos~3 .extended_lut = "off";
defparam \vga|ds|pos~3 .lut_mask = 64'h0000FFF70008FFFF;
defparam \vga|ds|pos~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N30
cyclonev_lcell_comb \vga|ds|pos~0 (
// Equation(s):
// \vga|ds|pos~0_combout  = ( \vga|ds|pos [6] & ( \vga|ds|Add1~1_sumout  ) ) # ( !\vga|ds|pos [6] & ( \vga|ds|Add1~1_sumout  & ( (!\vga|ds|Equal0~0_combout  & (!\vga|ds|Equal0~1_combout  & (\vga|ds|Equal0~7_combout  & \vga|ds|Equal0~14_combout ))) ) ) ) # ( 
// \vga|ds|pos [6] & ( !\vga|ds|Add1~1_sumout  & ( (((!\vga|ds|Equal0~7_combout ) # (!\vga|ds|Equal0~14_combout )) # (\vga|ds|Equal0~1_combout )) # (\vga|ds|Equal0~0_combout ) ) ) )

	.dataa(!\vga|ds|Equal0~0_combout ),
	.datab(!\vga|ds|Equal0~1_combout ),
	.datac(!\vga|ds|Equal0~7_combout ),
	.datad(!\vga|ds|Equal0~14_combout ),
	.datae(!\vga|ds|pos [6]),
	.dataf(!\vga|ds|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|pos~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|pos~0 .extended_lut = "off";
defparam \vga|ds|pos~0 .lut_mask = 64'h0000FFF70008FFFF;
defparam \vga|ds|pos~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N45
cyclonev_lcell_comb \vga|ds|pos~1 (
// Equation(s):
// \vga|ds|pos~1_combout  = ( \vga|ds|pos [5] & ( \vga|ds|Add1~5_sumout  ) ) # ( !\vga|ds|pos [5] & ( \vga|ds|Add1~5_sumout  & ( (!\vga|ds|Equal0~0_combout  & (!\vga|ds|Equal0~1_combout  & (\vga|ds|Equal0~14_combout  & \vga|ds|Equal0~7_combout ))) ) ) ) # ( 
// \vga|ds|pos [5] & ( !\vga|ds|Add1~5_sumout  & ( (((!\vga|ds|Equal0~14_combout ) # (!\vga|ds|Equal0~7_combout )) # (\vga|ds|Equal0~1_combout )) # (\vga|ds|Equal0~0_combout ) ) ) )

	.dataa(!\vga|ds|Equal0~0_combout ),
	.datab(!\vga|ds|Equal0~1_combout ),
	.datac(!\vga|ds|Equal0~14_combout ),
	.datad(!\vga|ds|Equal0~7_combout ),
	.datae(!\vga|ds|pos [5]),
	.dataf(!\vga|ds|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|pos~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|pos~1 .extended_lut = "off";
defparam \vga|ds|pos~1 .lut_mask = 64'h0000FFF70008FFFF;
defparam \vga|ds|pos~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N36
cyclonev_lcell_comb \vga|ds|LessThan0~0 (
// Equation(s):
// \vga|ds|LessThan0~0_combout  = ( \vga|ds|Equal0~15_combout  & ( \vga|ds|pos~1_combout  & ( ((\vga|ds|pos~2_combout  & (\vga|ds|pos~3_combout  & \vga|ds|pos~0_combout ))) # (\vga|ds|Add1~17_sumout ) ) ) ) # ( !\vga|ds|Equal0~15_combout  & ( 
// \vga|ds|pos~1_combout  & ( (\vga|ds|pos~2_combout  & (\vga|ds|pos~3_combout  & \vga|ds|pos~0_combout )) ) ) ) # ( \vga|ds|Equal0~15_combout  & ( !\vga|ds|pos~1_combout  & ( \vga|ds|Add1~17_sumout  ) ) )

	.dataa(!\vga|ds|Add1~17_sumout ),
	.datab(!\vga|ds|pos~2_combout ),
	.datac(!\vga|ds|pos~3_combout ),
	.datad(!\vga|ds|pos~0_combout ),
	.datae(!\vga|ds|Equal0~15_combout ),
	.dataf(!\vga|ds|pos~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan0~0 .extended_lut = "off";
defparam \vga|ds|LessThan0~0 .lut_mask = 64'h0000555500035557;
defparam \vga|ds|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y77_N20
dffeas \vga|ds|pos[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|ds|LessThan0~0_combout ),
	.sload(gnd),
	.ena(\vga|ds|pos[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|pos[6] .is_wysiwyg = "true";
defparam \vga|ds|pos[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N36
cyclonev_lcell_comb \vga|ds|LessThan0~1 (
// Equation(s):
// \vga|ds|LessThan0~1_combout  = ( \vga|ds|pos [6] & ( (!\vga|ds|Equal0~15_combout  & (((!\vga|ds|pos [5])))) # (\vga|ds|Equal0~15_combout  & ((!\vga|ds|Add1~1_sumout ) # ((!\vga|ds|Add1~5_sumout )))) ) ) # ( !\vga|ds|pos [6] & ( (!\vga|ds|Add1~1_sumout ) # 
// ((!\vga|ds|Add1~5_sumout ) # (!\vga|ds|Equal0~15_combout )) ) )

	.dataa(!\vga|ds|Add1~1_sumout ),
	.datab(!\vga|ds|Add1~5_sumout ),
	.datac(!\vga|ds|pos [5]),
	.datad(!\vga|ds|Equal0~15_combout ),
	.datae(gnd),
	.dataf(!\vga|ds|pos [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan0~1 .extended_lut = "off";
defparam \vga|ds|LessThan0~1 .lut_mask = 64'hFFEEFFEEF0EEF0EE;
defparam \vga|ds|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N6
cyclonev_lcell_comb \vga|ds|pos~6 (
// Equation(s):
// \vga|ds|pos~6_combout  = ( \vga|ds|Equal0~14_combout  & ( !\vga|ds|Equal0~1_combout  & ( (\vga|ds|Add1~17_sumout  & (\vga|ds|Equal0~7_combout  & !\vga|ds|Equal0~0_combout )) ) ) )

	.dataa(!\vga|ds|Add1~17_sumout ),
	.datab(gnd),
	.datac(!\vga|ds|Equal0~7_combout ),
	.datad(!\vga|ds|Equal0~0_combout ),
	.datae(!\vga|ds|Equal0~14_combout ),
	.dataf(!\vga|ds|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|pos~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|pos~6 .extended_lut = "off";
defparam \vga|ds|pos~6 .lut_mask = 64'h0000050000000000;
defparam \vga|ds|pos~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y77_N48
cyclonev_lcell_comb \vga|ds|LessThan0~2 (
// Equation(s):
// \vga|ds|LessThan0~2_combout  = ( \vga|ds|pos~1_combout  & ( \vga|ds|pos~0_combout  & ( (!\vga|ds|pos~2_combout ) # ((!\vga|ds|Equal0~15_combout  & ((!\vga|ds|pos [8]))) # (\vga|ds|Equal0~15_combout  & (!\vga|ds|Add1~13_sumout ))) ) ) ) # ( 
// !\vga|ds|pos~1_combout  & ( \vga|ds|pos~0_combout  ) ) # ( \vga|ds|pos~1_combout  & ( !\vga|ds|pos~0_combout  ) ) # ( !\vga|ds|pos~1_combout  & ( !\vga|ds|pos~0_combout  ) )

	.dataa(!\vga|ds|Add1~13_sumout ),
	.datab(!\vga|ds|pos~2_combout ),
	.datac(!\vga|ds|pos [8]),
	.datad(!\vga|ds|Equal0~15_combout ),
	.datae(!\vga|ds|pos~1_combout ),
	.dataf(!\vga|ds|pos~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan0~2 .extended_lut = "off";
defparam \vga|ds|LessThan0~2 .lut_mask = 64'hFFFFFFFFFFFFFCEE;
defparam \vga|ds|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N0
cyclonev_lcell_comb \vga|ds|pos~7 (
// Equation(s):
// \vga|ds|pos~7_combout  = ( \vga|ds|pos [4] & ( \vga|ds|Add1~33_sumout  ) ) # ( !\vga|ds|pos [4] & ( \vga|ds|Add1~33_sumout  & ( (!\vga|ds|Equal0~1_combout  & (!\vga|ds|Equal0~0_combout  & (\vga|ds|Equal0~7_combout  & \vga|ds|Equal0~14_combout ))) ) ) ) # 
// ( \vga|ds|pos [4] & ( !\vga|ds|Add1~33_sumout  & ( (((!\vga|ds|Equal0~7_combout ) # (!\vga|ds|Equal0~14_combout )) # (\vga|ds|Equal0~0_combout )) # (\vga|ds|Equal0~1_combout ) ) ) )

	.dataa(!\vga|ds|Equal0~1_combout ),
	.datab(!\vga|ds|Equal0~0_combout ),
	.datac(!\vga|ds|Equal0~7_combout ),
	.datad(!\vga|ds|Equal0~14_combout ),
	.datae(!\vga|ds|pos [4]),
	.dataf(!\vga|ds|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|pos~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|pos~7 .extended_lut = "off";
defparam \vga|ds|pos~7 .lut_mask = 64'h0000FFF70008FFFF;
defparam \vga|ds|pos~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N10
dffeas \vga|sync|v_signal|CURRENT_PIXEL[3] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[3] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N48
cyclonev_lcell_comb \vga|ds|pos~8 (
// Equation(s):
// \vga|ds|pos~8_combout  = ( \vga|ds|Equal0~14_combout  & ( \vga|ds|Equal0~1_combout  & ( \vga|ds|pos [3] ) ) ) # ( !\vga|ds|Equal0~14_combout  & ( \vga|ds|Equal0~1_combout  & ( \vga|ds|pos [3] ) ) ) # ( \vga|ds|Equal0~14_combout  & ( 
// !\vga|ds|Equal0~1_combout  & ( (!\vga|ds|Equal0~0_combout  & ((!\vga|ds|Equal0~7_combout  & (\vga|ds|pos [3])) # (\vga|ds|Equal0~7_combout  & ((\vga|ds|Add1~37_sumout ))))) # (\vga|ds|Equal0~0_combout  & (\vga|ds|pos [3])) ) ) ) # ( 
// !\vga|ds|Equal0~14_combout  & ( !\vga|ds|Equal0~1_combout  & ( \vga|ds|pos [3] ) ) )

	.dataa(!\vga|ds|pos [3]),
	.datab(!\vga|ds|Equal0~0_combout ),
	.datac(!\vga|ds|Add1~37_sumout ),
	.datad(!\vga|ds|Equal0~7_combout ),
	.datae(!\vga|ds|Equal0~14_combout ),
	.dataf(!\vga|ds|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|pos~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|pos~8 .extended_lut = "off";
defparam \vga|ds|pos~8 .lut_mask = 64'h5555551D55555555;
defparam \vga|ds|pos~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N3
cyclonev_lcell_comb \vga|ds|pos~4 (
// Equation(s):
// \vga|ds|pos~4_combout  = ( \vga|ds|pos [2] & ( \vga|ds|Add1~21_sumout  ) ) # ( !\vga|ds|pos [2] & ( \vga|ds|Add1~21_sumout  & ( (!\vga|ds|Equal0~1_combout  & (!\vga|ds|Equal0~0_combout  & (\vga|ds|Equal0~14_combout  & \vga|ds|Equal0~7_combout ))) ) ) ) # 
// ( \vga|ds|pos [2] & ( !\vga|ds|Add1~21_sumout  & ( (((!\vga|ds|Equal0~14_combout ) # (!\vga|ds|Equal0~7_combout )) # (\vga|ds|Equal0~0_combout )) # (\vga|ds|Equal0~1_combout ) ) ) )

	.dataa(!\vga|ds|Equal0~1_combout ),
	.datab(!\vga|ds|Equal0~0_combout ),
	.datac(!\vga|ds|Equal0~14_combout ),
	.datad(!\vga|ds|Equal0~7_combout ),
	.datae(!\vga|ds|pos [2]),
	.dataf(!\vga|ds|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|pos~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|pos~4 .extended_lut = "off";
defparam \vga|ds|pos~4 .lut_mask = 64'h0000FFF70008FFFF;
defparam \vga|ds|pos~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N5
dffeas \vga|sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N51
cyclonev_lcell_comb \vga|ds|pos~10 (
// Equation(s):
// \vga|ds|pos~10_combout  = ( \vga|ds|Equal0~0_combout  & ( \vga|ds|Equal0~7_combout  & ( \vga|ds|pos [1] ) ) ) # ( !\vga|ds|Equal0~0_combout  & ( \vga|ds|Equal0~7_combout  & ( (!\vga|ds|Equal0~14_combout  & (((\vga|ds|pos [1])))) # 
// (\vga|ds|Equal0~14_combout  & ((!\vga|ds|Equal0~1_combout  & (\vga|ds|Add1~25_sumout )) # (\vga|ds|Equal0~1_combout  & ((\vga|ds|pos [1]))))) ) ) ) # ( \vga|ds|Equal0~0_combout  & ( !\vga|ds|Equal0~7_combout  & ( \vga|ds|pos [1] ) ) ) # ( 
// !\vga|ds|Equal0~0_combout  & ( !\vga|ds|Equal0~7_combout  & ( \vga|ds|pos [1] ) ) )

	.dataa(!\vga|ds|Add1~25_sumout ),
	.datab(!\vga|ds|Equal0~14_combout ),
	.datac(!\vga|ds|pos [1]),
	.datad(!\vga|ds|Equal0~1_combout ),
	.datae(!\vga|ds|Equal0~0_combout ),
	.dataf(!\vga|ds|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|pos~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|pos~10 .extended_lut = "off";
defparam \vga|ds|pos~10 .lut_mask = 64'h0F0F0F0F1D0F0F0F;
defparam \vga|ds|pos~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N21
cyclonev_lcell_comb \vga|ds|pos~5 (
// Equation(s):
// \vga|ds|pos~5_combout  = ( \vga|ds|Equal0~14_combout  & ( \vga|ds|Equal0~7_combout  & ( (!\vga|ds|Equal0~1_combout  & ((!\vga|ds|Equal0~0_combout  & ((\vga|ds|Add1~29_sumout ))) # (\vga|ds|Equal0~0_combout  & (\vga|ds|pos [0])))) # 
// (\vga|ds|Equal0~1_combout  & (\vga|ds|pos [0])) ) ) ) # ( !\vga|ds|Equal0~14_combout  & ( \vga|ds|Equal0~7_combout  & ( \vga|ds|pos [0] ) ) ) # ( \vga|ds|Equal0~14_combout  & ( !\vga|ds|Equal0~7_combout  & ( \vga|ds|pos [0] ) ) ) # ( 
// !\vga|ds|Equal0~14_combout  & ( !\vga|ds|Equal0~7_combout  & ( \vga|ds|pos [0] ) ) )

	.dataa(!\vga|ds|pos [0]),
	.datab(!\vga|ds|Add1~29_sumout ),
	.datac(!\vga|ds|Equal0~1_combout ),
	.datad(!\vga|ds|Equal0~0_combout ),
	.datae(!\vga|ds|Equal0~14_combout ),
	.dataf(!\vga|ds|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|pos~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|pos~5 .extended_lut = "off";
defparam \vga|ds|pos~5 .lut_mask = 64'h5555555555553555;
defparam \vga|ds|pos~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N0
cyclonev_lcell_comb \vga|ds|Add7~58 (
// Equation(s):
// \vga|ds|Add7~58_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|ds|Add7~58_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add7~58 .extended_lut = "off";
defparam \vga|ds|Add7~58 .lut_mask = 64'h000000000000FFFF;
defparam \vga|ds|Add7~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N3
cyclonev_lcell_comb \vga|ds|Add7~5 (
// Equation(s):
// \vga|ds|Add7~5_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q  ) + ( (!\vga|ds|LessThan0~2_combout ) # ((!\vga|ds|pos~5_combout ) # ((\vga|ds|Add1~17_sumout  & \vga|ds|Equal0~15_combout ))) ) + ( \vga|ds|Add7~58_cout  ))
// \vga|ds|Add7~6  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q  ) + ( (!\vga|ds|LessThan0~2_combout ) # ((!\vga|ds|pos~5_combout ) # ((\vga|ds|Add1~17_sumout  & \vga|ds|Equal0~15_combout ))) ) + ( \vga|ds|Add7~58_cout  ))

	.dataa(!\vga|ds|LessThan0~2_combout ),
	.datab(!\vga|ds|Add1~17_sumout ),
	.datac(!\vga|ds|Equal0~15_combout ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga|ds|pos~5_combout ),
	.datag(gnd),
	.cin(\vga|ds|Add7~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add7~5_sumout ),
	.cout(\vga|ds|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add7~5 .extended_lut = "off";
defparam \vga|ds|Add7~5 .lut_mask = 64'h00000054000000FF;
defparam \vga|ds|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N6
cyclonev_lcell_comb \vga|ds|Add7~9 (
// Equation(s):
// \vga|ds|Add7~9_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE_q  ) + ( (!\vga|ds|LessThan0~2_combout ) # ((!\vga|ds|pos~10_combout ) # ((\vga|ds|Add1~17_sumout  & \vga|ds|Equal0~15_combout ))) ) + ( \vga|ds|Add7~6  ))
// \vga|ds|Add7~10  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE_q  ) + ( (!\vga|ds|LessThan0~2_combout ) # ((!\vga|ds|pos~10_combout ) # ((\vga|ds|Add1~17_sumout  & \vga|ds|Equal0~15_combout ))) ) + ( \vga|ds|Add7~6  ))

	.dataa(!\vga|ds|LessThan0~2_combout ),
	.datab(!\vga|ds|Add1~17_sumout ),
	.datac(!\vga|ds|Equal0~15_combout ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga|ds|pos~10_combout ),
	.datag(gnd),
	.cin(\vga|ds|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add7~9_sumout ),
	.cout(\vga|ds|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add7~9 .extended_lut = "off";
defparam \vga|ds|Add7~9 .lut_mask = 64'h00000054000000FF;
defparam \vga|ds|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N9
cyclonev_lcell_comb \vga|ds|Add7~13 (
// Equation(s):
// \vga|ds|Add7~13_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [2] ) + ( (!\vga|ds|LessThan0~2_combout ) # ((!\vga|ds|pos~4_combout ) # ((\vga|ds|Add1~17_sumout  & \vga|ds|Equal0~15_combout ))) ) + ( \vga|ds|Add7~10  ))
// \vga|ds|Add7~14  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [2] ) + ( (!\vga|ds|LessThan0~2_combout ) # ((!\vga|ds|pos~4_combout ) # ((\vga|ds|Add1~17_sumout  & \vga|ds|Equal0~15_combout ))) ) + ( \vga|ds|Add7~10  ))

	.dataa(!\vga|ds|LessThan0~2_combout ),
	.datab(!\vga|ds|Add1~17_sumout ),
	.datac(!\vga|ds|Equal0~15_combout ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [2]),
	.datae(gnd),
	.dataf(!\vga|ds|pos~4_combout ),
	.datag(gnd),
	.cin(\vga|ds|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add7~13_sumout ),
	.cout(\vga|ds|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add7~13 .extended_lut = "off";
defparam \vga|ds|Add7~13 .lut_mask = 64'h00000054000000FF;
defparam \vga|ds|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N12
cyclonev_lcell_comb \vga|ds|Add7~17 (
// Equation(s):
// \vga|ds|Add7~17_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [3] ) + ( (!\vga|ds|LessThan0~2_combout ) # ((!\vga|ds|pos~8_combout ) # ((\vga|ds|Add1~17_sumout  & \vga|ds|Equal0~15_combout ))) ) + ( \vga|ds|Add7~14  ))
// \vga|ds|Add7~18  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [3] ) + ( (!\vga|ds|LessThan0~2_combout ) # ((!\vga|ds|pos~8_combout ) # ((\vga|ds|Add1~17_sumout  & \vga|ds|Equal0~15_combout ))) ) + ( \vga|ds|Add7~14  ))

	.dataa(!\vga|ds|LessThan0~2_combout ),
	.datab(!\vga|ds|Add1~17_sumout ),
	.datac(!\vga|ds|Equal0~15_combout ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [3]),
	.datae(gnd),
	.dataf(!\vga|ds|pos~8_combout ),
	.datag(gnd),
	.cin(\vga|ds|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add7~17_sumout ),
	.cout(\vga|ds|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add7~17 .extended_lut = "off";
defparam \vga|ds|Add7~17 .lut_mask = 64'h00000054000000FF;
defparam \vga|ds|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N15
cyclonev_lcell_comb \vga|ds|Add7~21 (
// Equation(s):
// \vga|ds|Add7~21_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) + ( (!\vga|ds|LessThan0~2_combout ) # ((!\vga|ds|pos~7_combout ) # ((\vga|ds|Add1~17_sumout  & \vga|ds|Equal0~15_combout ))) ) + ( \vga|ds|Add7~18  ))
// \vga|ds|Add7~22  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) + ( (!\vga|ds|LessThan0~2_combout ) # ((!\vga|ds|pos~7_combout ) # ((\vga|ds|Add1~17_sumout  & \vga|ds|Equal0~15_combout ))) ) + ( \vga|ds|Add7~18  ))

	.dataa(!\vga|ds|LessThan0~2_combout ),
	.datab(!\vga|ds|Add1~17_sumout ),
	.datac(!\vga|ds|Equal0~15_combout ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga|ds|pos~7_combout ),
	.datag(gnd),
	.cin(\vga|ds|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add7~21_sumout ),
	.cout(\vga|ds|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add7~21 .extended_lut = "off";
defparam \vga|ds|Add7~21 .lut_mask = 64'h00000054000000FF;
defparam \vga|ds|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N18
cyclonev_lcell_comb \vga|ds|Add7~25 (
// Equation(s):
// \vga|ds|Add7~25_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  ) + ( (!\vga|ds|LessThan0~2_combout ) # ((!\vga|ds|pos~1_combout ) # ((\vga|ds|Add1~17_sumout  & \vga|ds|Equal0~15_combout ))) ) + ( \vga|ds|Add7~22  ))
// \vga|ds|Add7~26  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  ) + ( (!\vga|ds|LessThan0~2_combout ) # ((!\vga|ds|pos~1_combout ) # ((\vga|ds|Add1~17_sumout  & \vga|ds|Equal0~15_combout ))) ) + ( \vga|ds|Add7~22  ))

	.dataa(!\vga|ds|LessThan0~2_combout ),
	.datab(!\vga|ds|Add1~17_sumout ),
	.datac(!\vga|ds|Equal0~15_combout ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga|ds|pos~1_combout ),
	.datag(gnd),
	.cin(\vga|ds|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add7~25_sumout ),
	.cout(\vga|ds|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add7~25 .extended_lut = "off";
defparam \vga|ds|Add7~25 .lut_mask = 64'h00000054000000FF;
defparam \vga|ds|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N21
cyclonev_lcell_comb \vga|ds|Add7~29 (
// Equation(s):
// \vga|ds|Add7~29_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  ) + ( (!\vga|ds|LessThan0~2_combout ) # ((!\vga|ds|pos~0_combout ) # ((\vga|ds|Add1~17_sumout  & \vga|ds|Equal0~15_combout ))) ) + ( \vga|ds|Add7~26  ))
// \vga|ds|Add7~30  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  ) + ( (!\vga|ds|LessThan0~2_combout ) # ((!\vga|ds|pos~0_combout ) # ((\vga|ds|Add1~17_sumout  & \vga|ds|Equal0~15_combout ))) ) + ( \vga|ds|Add7~26  ))

	.dataa(!\vga|ds|LessThan0~2_combout ),
	.datab(!\vga|ds|Add1~17_sumout ),
	.datac(!\vga|ds|Equal0~15_combout ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga|ds|pos~0_combout ),
	.datag(gnd),
	.cin(\vga|ds|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add7~29_sumout ),
	.cout(\vga|ds|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add7~29 .extended_lut = "off";
defparam \vga|ds|Add7~29 .lut_mask = 64'h00000054000000FF;
defparam \vga|ds|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N24
cyclonev_lcell_comb \vga|ds|Add7~33 (
// Equation(s):
// \vga|ds|Add7~33_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [7] ) + ( (!\vga|ds|pos~2_combout ) # (((!\vga|ds|LessThan0~1_combout  & \vga|ds|pos~3_combout )) # (\vga|ds|pos~6_combout )) ) + ( \vga|ds|Add7~30  ))
// \vga|ds|Add7~34  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [7] ) + ( (!\vga|ds|pos~2_combout ) # (((!\vga|ds|LessThan0~1_combout  & \vga|ds|pos~3_combout )) # (\vga|ds|pos~6_combout )) ) + ( \vga|ds|Add7~30  ))

	.dataa(!\vga|ds|LessThan0~1_combout ),
	.datab(!\vga|ds|pos~2_combout ),
	.datac(!\vga|ds|pos~6_combout ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [7]),
	.datae(gnd),
	.dataf(!\vga|ds|pos~3_combout ),
	.datag(gnd),
	.cin(\vga|ds|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add7~33_sumout ),
	.cout(\vga|ds|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add7~33 .extended_lut = "off";
defparam \vga|ds|Add7~33 .lut_mask = 64'h00003010000000FF;
defparam \vga|ds|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N27
cyclonev_lcell_comb \vga|ds|Add7~37 (
// Equation(s):
// \vga|ds|Add7~37_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [8] ) + ( (!\vga|ds|pos~3_combout ) # (((!\vga|ds|LessThan0~1_combout  & \vga|ds|pos~2_combout )) # (\vga|ds|pos~6_combout )) ) + ( \vga|ds|Add7~34  ))
// \vga|ds|Add7~38  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [8] ) + ( (!\vga|ds|pos~3_combout ) # (((!\vga|ds|LessThan0~1_combout  & \vga|ds|pos~2_combout )) # (\vga|ds|pos~6_combout )) ) + ( \vga|ds|Add7~34  ))

	.dataa(!\vga|ds|LessThan0~1_combout ),
	.datab(!\vga|ds|pos~2_combout ),
	.datac(!\vga|ds|pos~3_combout ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [8]),
	.datae(gnd),
	.dataf(!\vga|ds|pos~6_combout ),
	.datag(gnd),
	.cin(\vga|ds|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add7~37_sumout ),
	.cout(\vga|ds|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add7~37 .extended_lut = "off";
defparam \vga|ds|Add7~37 .lut_mask = 64'h00000D00000000FF;
defparam \vga|ds|Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N30
cyclonev_lcell_comb \vga|ds|Add7~41 (
// Equation(s):
// \vga|ds|Add7~41_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add7~38  ))
// \vga|ds|Add7~42  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add7~38  ))

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add7~41_sumout ),
	.cout(\vga|ds|Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add7~41 .extended_lut = "off";
defparam \vga|ds|Add7~41 .lut_mask = 64'h0000000000003333;
defparam \vga|ds|Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N33
cyclonev_lcell_comb \vga|ds|Add7~45 (
// Equation(s):
// \vga|ds|Add7~45_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add7~42  ))
// \vga|ds|Add7~46  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add7~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add7~45_sumout ),
	.cout(\vga|ds|Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add7~45 .extended_lut = "off";
defparam \vga|ds|Add7~45 .lut_mask = 64'h0000000000000F0F;
defparam \vga|ds|Add7~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N36
cyclonev_lcell_comb \vga|ds|Add7~49 (
// Equation(s):
// \vga|ds|Add7~49_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL [11] ) + ( VCC ) + ( \vga|ds|Add7~46  ))
// \vga|ds|Add7~50  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL [11] ) + ( VCC ) + ( \vga|ds|Add7~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add7~49_sumout ),
	.cout(\vga|ds|Add7~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add7~49 .extended_lut = "off";
defparam \vga|ds|Add7~49 .lut_mask = 64'h00000000000000FF;
defparam \vga|ds|Add7~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N39
cyclonev_lcell_comb \vga|ds|Add7~53 (
// Equation(s):
// \vga|ds|Add7~53_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add7~50  ))
// \vga|ds|Add7~54  = CARRY(( \vga|sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add7~50  ))

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add7~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add7~53_sumout ),
	.cout(\vga|ds|Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add7~53 .extended_lut = "off";
defparam \vga|ds|Add7~53 .lut_mask = 64'h0000000000005555;
defparam \vga|ds|Add7~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N42
cyclonev_lcell_comb \vga|ds|Add7~1 (
// Equation(s):
// \vga|ds|Add7~1_sumout  = SUM(( \vga|sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add7~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add7~1 .extended_lut = "off";
defparam \vga|ds|Add7~1 .lut_mask = 64'h0000000000000F0F;
defparam \vga|ds|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N30
cyclonev_lcell_comb \vga|ds|Add5~9 (
// Equation(s):
// \vga|ds|Add5~9_sumout  = SUM(( (\vga|ds|LessThan0~2_combout  & (\vga|ds|pos~4_combout  & ((!\vga|ds|Equal0~15_combout ) # (!\vga|ds|Add1~17_sumout )))) ) + ( (\vga|ds|LessThan0~2_combout  & (\vga|ds|pos~8_combout  & ((!\vga|ds|Equal0~15_combout ) # 
// (!\vga|ds|Add1~17_sumout )))) ) + ( !VCC ))
// \vga|ds|Add5~10  = CARRY(( (\vga|ds|LessThan0~2_combout  & (\vga|ds|pos~4_combout  & ((!\vga|ds|Equal0~15_combout ) # (!\vga|ds|Add1~17_sumout )))) ) + ( (\vga|ds|LessThan0~2_combout  & (\vga|ds|pos~8_combout  & ((!\vga|ds|Equal0~15_combout ) # 
// (!\vga|ds|Add1~17_sumout )))) ) + ( !VCC ))

	.dataa(!\vga|ds|LessThan0~2_combout ),
	.datab(!\vga|ds|Equal0~15_combout ),
	.datac(!\vga|ds|Add1~17_sumout ),
	.datad(!\vga|ds|pos~4_combout ),
	.datae(gnd),
	.dataf(!\vga|ds|pos~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add5~9_sumout ),
	.cout(\vga|ds|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add5~9 .extended_lut = "off";
defparam \vga|ds|Add5~9 .lut_mask = 64'h0000FFAB00000054;
defparam \vga|ds|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N33
cyclonev_lcell_comb \vga|ds|Add5~13 (
// Equation(s):
// \vga|ds|Add5~13_sumout  = SUM(( (\vga|ds|LessThan0~2_combout  & (\vga|ds|pos~7_combout  & ((!\vga|ds|Equal0~15_combout ) # (!\vga|ds|Add1~17_sumout )))) ) + ( GND ) + ( \vga|ds|Add5~10  ))
// \vga|ds|Add5~14  = CARRY(( (\vga|ds|LessThan0~2_combout  & (\vga|ds|pos~7_combout  & ((!\vga|ds|Equal0~15_combout ) # (!\vga|ds|Add1~17_sumout )))) ) + ( GND ) + ( \vga|ds|Add5~10  ))

	.dataa(!\vga|ds|LessThan0~2_combout ),
	.datab(!\vga|ds|Equal0~15_combout ),
	.datac(!\vga|ds|pos~7_combout ),
	.datad(!\vga|ds|Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add5~13_sumout ),
	.cout(\vga|ds|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add5~13 .extended_lut = "off";
defparam \vga|ds|Add5~13 .lut_mask = 64'h0000FFFF00000504;
defparam \vga|ds|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N36
cyclonev_lcell_comb \vga|ds|Add5~5 (
// Equation(s):
// \vga|ds|Add5~5_sumout  = SUM(( (\vga|ds|LessThan0~2_combout  & (\vga|ds|pos~1_combout  & ((!\vga|ds|Add1~17_sumout ) # (!\vga|ds|Equal0~15_combout )))) ) + ( VCC ) + ( \vga|ds|Add5~14  ))
// \vga|ds|Add5~6  = CARRY(( (\vga|ds|LessThan0~2_combout  & (\vga|ds|pos~1_combout  & ((!\vga|ds|Add1~17_sumout ) # (!\vga|ds|Equal0~15_combout )))) ) + ( VCC ) + ( \vga|ds|Add5~14  ))

	.dataa(!\vga|ds|Add1~17_sumout ),
	.datab(!\vga|ds|Equal0~15_combout ),
	.datac(!\vga|ds|LessThan0~2_combout ),
	.datad(!\vga|ds|pos~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add5~5_sumout ),
	.cout(\vga|ds|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add5~5 .extended_lut = "off";
defparam \vga|ds|Add5~5 .lut_mask = 64'h000000000000000E;
defparam \vga|ds|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N39
cyclonev_lcell_comb \vga|ds|Add5~25 (
// Equation(s):
// \vga|ds|Add5~25_sumout  = SUM(( (\vga|ds|LessThan0~2_combout  & (\vga|ds|pos~0_combout  & ((!\vga|ds|Add1~17_sumout ) # (!\vga|ds|Equal0~15_combout )))) ) + ( VCC ) + ( \vga|ds|Add5~6  ))
// \vga|ds|Add5~26  = CARRY(( (\vga|ds|LessThan0~2_combout  & (\vga|ds|pos~0_combout  & ((!\vga|ds|Add1~17_sumout ) # (!\vga|ds|Equal0~15_combout )))) ) + ( VCC ) + ( \vga|ds|Add5~6  ))

	.dataa(!\vga|ds|Add1~17_sumout ),
	.datab(!\vga|ds|Equal0~15_combout ),
	.datac(!\vga|ds|LessThan0~2_combout ),
	.datad(!\vga|ds|pos~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add5~25_sumout ),
	.cout(\vga|ds|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add5~25 .extended_lut = "off";
defparam \vga|ds|Add5~25 .lut_mask = 64'h000000000000000E;
defparam \vga|ds|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N42
cyclonev_lcell_comb \vga|ds|Add5~21 (
// Equation(s):
// \vga|ds|Add5~21_sumout  = SUM(( (\vga|ds|pos~2_combout  & (!\vga|ds|pos~6_combout  & ((!\vga|ds|pos~3_combout ) # (\vga|ds|LessThan0~1_combout )))) ) + ( GND ) + ( \vga|ds|Add5~26  ))
// \vga|ds|Add5~22  = CARRY(( (\vga|ds|pos~2_combout  & (!\vga|ds|pos~6_combout  & ((!\vga|ds|pos~3_combout ) # (\vga|ds|LessThan0~1_combout )))) ) + ( GND ) + ( \vga|ds|Add5~26  ))

	.dataa(!\vga|ds|LessThan0~1_combout ),
	.datab(!\vga|ds|pos~2_combout ),
	.datac(!\vga|ds|pos~6_combout ),
	.datad(!\vga|ds|pos~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add5~21_sumout ),
	.cout(\vga|ds|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add5~21 .extended_lut = "off";
defparam \vga|ds|Add5~21 .lut_mask = 64'h0000FFFF00003010;
defparam \vga|ds|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N45
cyclonev_lcell_comb \vga|ds|Add5~17 (
// Equation(s):
// \vga|ds|Add5~17_sumout  = SUM(( (\vga|ds|pos~3_combout  & (!\vga|ds|pos~6_combout  & ((!\vga|ds|pos~2_combout ) # (\vga|ds|LessThan0~1_combout )))) ) + ( GND ) + ( \vga|ds|Add5~22  ))
// \vga|ds|Add5~18  = CARRY(( (\vga|ds|pos~3_combout  & (!\vga|ds|pos~6_combout  & ((!\vga|ds|pos~2_combout ) # (\vga|ds|LessThan0~1_combout )))) ) + ( GND ) + ( \vga|ds|Add5~22  ))

	.dataa(!\vga|ds|LessThan0~1_combout ),
	.datab(!\vga|ds|pos~2_combout ),
	.datac(!\vga|ds|pos~3_combout ),
	.datad(!\vga|ds|pos~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add5~17_sumout ),
	.cout(\vga|ds|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add5~17 .extended_lut = "off";
defparam \vga|ds|Add5~17 .lut_mask = 64'h0000FFFF00000D00;
defparam \vga|ds|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N57
cyclonev_lcell_comb \vga|ds|LessThan6~2 (
// Equation(s):
// \vga|ds|LessThan6~2_combout  = ( \vga|ds|Add5~17_sumout  & ( \vga|ds|Add5~21_sumout  & ( (\vga|sync|v_signal|CURRENT_PIXEL [7] & (\vga|sync|v_signal|CURRENT_PIXEL [8] & (!\vga|ds|Add5~25_sumout  $ (\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q )))) ) ) 
// ) # ( !\vga|ds|Add5~17_sumout  & ( \vga|ds|Add5~21_sumout  & ( (\vga|sync|v_signal|CURRENT_PIXEL [7] & (!\vga|sync|v_signal|CURRENT_PIXEL [8] & (!\vga|ds|Add5~25_sumout  $ (\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q )))) ) ) ) # ( 
// \vga|ds|Add5~17_sumout  & ( !\vga|ds|Add5~21_sumout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL [7] & (\vga|sync|v_signal|CURRENT_PIXEL [8] & (!\vga|ds|Add5~25_sumout  $ (\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q )))) ) ) ) # ( !\vga|ds|Add5~17_sumout  
// & ( !\vga|ds|Add5~21_sumout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL [7] & (!\vga|sync|v_signal|CURRENT_PIXEL [8] & (!\vga|ds|Add5~25_sumout  $ (\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [7]),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [8]),
	.datac(!\vga|ds|Add5~25_sumout ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datae(!\vga|ds|Add5~17_sumout ),
	.dataf(!\vga|ds|Add5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan6~2 .extended_lut = "off";
defparam \vga|ds|LessThan6~2 .lut_mask = 64'h8008200240041001;
defparam \vga|ds|LessThan6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N12
cyclonev_lcell_comb \vga|ds|LessThan6~3 (
// Equation(s):
// \vga|ds|LessThan6~3_combout  = ( \vga|ds|Add5~17_sumout  & ( \vga|ds|Add5~25_sumout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL [8]) # ((!\vga|sync|v_signal|CURRENT_PIXEL [7] & ((!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ) # (\vga|ds|Add5~21_sumout ))) 
// # (\vga|sync|v_signal|CURRENT_PIXEL [7] & (!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & \vga|ds|Add5~21_sumout ))) ) ) ) # ( !\vga|ds|Add5~17_sumout  & ( \vga|ds|Add5~25_sumout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL [8] & 
// ((!\vga|sync|v_signal|CURRENT_PIXEL [7] & ((!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ) # (\vga|ds|Add5~21_sumout ))) # (\vga|sync|v_signal|CURRENT_PIXEL [7] & (!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  & \vga|ds|Add5~21_sumout )))) ) ) ) # 
// ( \vga|ds|Add5~17_sumout  & ( !\vga|ds|Add5~25_sumout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL [8]) # ((!\vga|sync|v_signal|CURRENT_PIXEL [7] & \vga|ds|Add5~21_sumout )) ) ) ) # ( !\vga|ds|Add5~17_sumout  & ( !\vga|ds|Add5~25_sumout  & ( 
// (!\vga|sync|v_signal|CURRENT_PIXEL [7] & (!\vga|sync|v_signal|CURRENT_PIXEL [8] & \vga|ds|Add5~21_sumout )) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [7]),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [8]),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datad(!\vga|ds|Add5~21_sumout ),
	.datae(!\vga|ds|Add5~17_sumout ),
	.dataf(!\vga|ds|Add5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan6~3 .extended_lut = "off";
defparam \vga|ds|LessThan6~3 .lut_mask = 64'h0088CCEE80C8ECFE;
defparam \vga|ds|LessThan6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y77_N1
dffeas \vga|sync|v_signal|CURRENT_PIXEL[0] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|v_signal|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|v_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(\vga|sync|h_signal|END_LINE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|v_signal|CURRENT_PIXEL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|v_signal|CURRENT_PIXEL[0] .is_wysiwyg = "true";
defparam \vga|sync|v_signal|CURRENT_PIXEL[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N42
cyclonev_lcell_comb \vga|ds|LessThan5~0 (
// Equation(s):
// \vga|ds|LessThan5~0_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL [1] & ( \vga|sync|v_signal|CURRENT_PIXEL [0] & ( (!\vga|ds|Equal0~15_combout  & ((\vga|ds|pos [1]))) # (\vga|ds|Equal0~15_combout  & (\vga|ds|Add1~25_sumout )) ) ) ) # ( 
// \vga|sync|v_signal|CURRENT_PIXEL [1] & ( !\vga|sync|v_signal|CURRENT_PIXEL [0] & ( (\vga|ds|pos~5_combout  & ((!\vga|ds|Equal0~15_combout  & ((\vga|ds|pos [1]))) # (\vga|ds|Equal0~15_combout  & (\vga|ds|Add1~25_sumout )))) ) ) ) # ( 
// !\vga|sync|v_signal|CURRENT_PIXEL [1] & ( !\vga|sync|v_signal|CURRENT_PIXEL [0] & ( ((!\vga|ds|Equal0~15_combout  & ((\vga|ds|pos [1]))) # (\vga|ds|Equal0~15_combout  & (\vga|ds|Add1~25_sumout ))) # (\vga|ds|pos~5_combout ) ) ) )

	.dataa(!\vga|ds|pos~5_combout ),
	.datab(!\vga|ds|Add1~25_sumout ),
	.datac(!\vga|ds|Equal0~15_combout ),
	.datad(!\vga|ds|pos [1]),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan5~0 .extended_lut = "off";
defparam \vga|ds|LessThan5~0 .lut_mask = 64'h57F7015103F30000;
defparam \vga|ds|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N6
cyclonev_lcell_comb \vga|ds|LessThan6~0 (
// Equation(s):
// \vga|ds|LessThan6~0_combout  = ( \vga|ds|LessThan0~0_combout  & ( \vga|ds|Add5~9_sumout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL [3]) # (!\vga|sync|v_signal|CURRENT_PIXEL [2]) ) ) ) # ( !\vga|ds|LessThan0~0_combout  & ( \vga|ds|Add5~9_sumout  & ( 
// (!\vga|sync|v_signal|CURRENT_PIXEL [3]) # ((!\vga|ds|LessThan5~0_combout  & (!\vga|ds|pos~4_combout  & !\vga|sync|v_signal|CURRENT_PIXEL [2])) # (\vga|ds|LessThan5~0_combout  & ((!\vga|ds|pos~4_combout ) # (!\vga|sync|v_signal|CURRENT_PIXEL [2])))) ) ) ) 
// # ( \vga|ds|LessThan0~0_combout  & ( !\vga|ds|Add5~9_sumout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL [3] & !\vga|sync|v_signal|CURRENT_PIXEL [2]) ) ) ) # ( !\vga|ds|LessThan0~0_combout  & ( !\vga|ds|Add5~9_sumout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL [3] 
// & ((!\vga|ds|LessThan5~0_combout  & (!\vga|ds|pos~4_combout  & !\vga|sync|v_signal|CURRENT_PIXEL [2])) # (\vga|ds|LessThan5~0_combout  & ((!\vga|ds|pos~4_combout ) # (!\vga|sync|v_signal|CURRENT_PIXEL [2]))))) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [3]),
	.datab(!\vga|ds|LessThan5~0_combout ),
	.datac(!\vga|ds|pos~4_combout ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [2]),
	.datae(!\vga|ds|LessThan0~0_combout ),
	.dataf(!\vga|ds|Add5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan6~0 .extended_lut = "off";
defparam \vga|ds|LessThan6~0 .lut_mask = 64'hA220AA00FBBAFFAA;
defparam \vga|ds|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N24
cyclonev_lcell_comb \vga|ds|LessThan6~1 (
// Equation(s):
// \vga|ds|LessThan6~1_combout  = ( \vga|ds|Add5~13_sumout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & ((!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ) # ((\vga|ds|Add5~5_sumout ) # (\vga|ds|LessThan6~0_combout )))) # 
// (\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & (\vga|ds|Add5~5_sumout  & ((!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ) # (\vga|ds|LessThan6~0_combout )))) ) ) # ( !\vga|ds|Add5~13_sumout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  
// & (((!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & \vga|ds|LessThan6~0_combout )) # (\vga|ds|Add5~5_sumout ))) # (\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & (!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & (\vga|ds|LessThan6~0_combout  & 
// \vga|ds|Add5~5_sumout ))) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datab(!\vga|ds|LessThan6~0_combout ),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datad(!\vga|ds|Add5~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|ds|Add5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan6~1 .extended_lut = "off";
defparam \vga|ds|LessThan6~1 .lut_mask = 64'h20F220F2B0FBB0FB;
defparam \vga|ds|LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N48
cyclonev_lcell_comb \vga|ds|Add5~1 (
// Equation(s):
// \vga|ds|Add5~1_sumout  = SUM(( GND ) + ( GND ) + ( \vga|ds|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add5~1 .extended_lut = "off";
defparam \vga|ds|Add5~1 .lut_mask = 64'h0000FFFF00000000;
defparam \vga|ds|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N42
cyclonev_lcell_comb \vga|ds|LessThan5~7 (
// Equation(s):
// \vga|ds|LessThan5~7_combout  = ( \vga|ds|pos~1_combout  & ( \vga|ds|pos~2_combout  & ( !\vga|sync|v_signal|CURRENT_PIXEL [5] $ ((((\vga|ds|pos~0_combout  & \vga|ds|pos~3_combout )) # (\vga|ds|pos~6_combout ))) ) ) ) # ( !\vga|ds|pos~1_combout  & ( 
// \vga|ds|pos~2_combout  & ( \vga|sync|v_signal|CURRENT_PIXEL [5] ) ) ) # ( \vga|ds|pos~1_combout  & ( !\vga|ds|pos~2_combout  & ( !\vga|sync|v_signal|CURRENT_PIXEL [5] $ (\vga|ds|pos~6_combout ) ) ) ) # ( !\vga|ds|pos~1_combout  & ( !\vga|ds|pos~2_combout  
// & ( \vga|sync|v_signal|CURRENT_PIXEL [5] ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [5]),
	.datab(!\vga|ds|pos~6_combout ),
	.datac(!\vga|ds|pos~0_combout ),
	.datad(!\vga|ds|pos~3_combout ),
	.datae(!\vga|ds|pos~1_combout ),
	.dataf(!\vga|ds|pos~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan5~7 .extended_lut = "off";
defparam \vga|ds|LessThan5~7 .lut_mask = 64'h5555999955559995;
defparam \vga|ds|LessThan5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N12
cyclonev_lcell_comb \vga|ds|LessThan5~6 (
// Equation(s):
// \vga|ds|LessThan5~6_combout  = ( \vga|ds|pos~1_combout  & ( \vga|ds|pos~2_combout  & ( !\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  $ ((((!\vga|ds|pos~0_combout ) # (\vga|ds|pos~3_combout )) # (\vga|ds|pos~6_combout ))) ) ) ) # ( 
// !\vga|ds|pos~1_combout  & ( \vga|ds|pos~2_combout  & ( !\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  $ (((!\vga|ds|pos~0_combout ) # (\vga|ds|pos~6_combout ))) ) ) ) # ( \vga|ds|pos~1_combout  & ( !\vga|ds|pos~2_combout  & ( 
// !\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  $ (((!\vga|ds|pos~0_combout ) # (\vga|ds|pos~6_combout ))) ) ) ) # ( !\vga|ds|pos~1_combout  & ( !\vga|ds|pos~2_combout  & ( !\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q  $ (((!\vga|ds|pos~0_combout ) 
// # (\vga|ds|pos~6_combout ))) ) ) )

	.dataa(!\vga|ds|pos~6_combout ),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datac(!\vga|ds|pos~0_combout ),
	.datad(!\vga|ds|pos~3_combout ),
	.datae(!\vga|ds|pos~1_combout ),
	.dataf(!\vga|ds|pos~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan5~6 .extended_lut = "off";
defparam \vga|ds|LessThan5~6 .lut_mask = 64'h3939393939393933;
defparam \vga|ds|LessThan5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N9
cyclonev_lcell_comb \vga|ds|LessThan5~5 (
// Equation(s):
// \vga|ds|LessThan5~5_combout  = ( \vga|ds|pos~1_combout  & ( \vga|ds|pos~2_combout  & ( !\vga|sync|v_signal|CURRENT_PIXEL [8] $ ((((!\vga|ds|pos~3_combout ) # (\vga|ds|pos~0_combout )) # (\vga|ds|pos~6_combout ))) ) ) ) # ( !\vga|ds|pos~1_combout  & ( 
// \vga|ds|pos~2_combout  & ( !\vga|sync|v_signal|CURRENT_PIXEL [8] $ (((!\vga|ds|pos~3_combout ) # (\vga|ds|pos~6_combout ))) ) ) ) # ( \vga|ds|pos~1_combout  & ( !\vga|ds|pos~2_combout  & ( !\vga|sync|v_signal|CURRENT_PIXEL [8] $ (((!\vga|ds|pos~3_combout 
// ) # (\vga|ds|pos~6_combout ))) ) ) ) # ( !\vga|ds|pos~1_combout  & ( !\vga|ds|pos~2_combout  & ( !\vga|sync|v_signal|CURRENT_PIXEL [8] $ (((!\vga|ds|pos~3_combout ) # (\vga|ds|pos~6_combout ))) ) ) )

	.dataa(!\vga|ds|pos~6_combout ),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [8]),
	.datac(!\vga|ds|pos~3_combout ),
	.datad(!\vga|ds|pos~0_combout ),
	.datae(!\vga|ds|pos~1_combout ),
	.dataf(!\vga|ds|pos~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan5~5 .extended_lut = "off";
defparam \vga|ds|LessThan5~5 .lut_mask = 64'h3939393939393933;
defparam \vga|ds|LessThan5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N30
cyclonev_lcell_comb \vga|ds|LessThan5~8 (
// Equation(s):
// \vga|ds|LessThan5~8_combout  = ( \vga|ds|LessThan0~0_combout  & ( !\vga|ds|LessThan5~5_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL [7] & (!\vga|ds|LessThan5~7_combout  & !\vga|ds|LessThan5~6_combout )) ) ) ) # ( !\vga|ds|LessThan0~0_combout  & ( 
// !\vga|ds|LessThan5~5_combout  & ( (!\vga|ds|LessThan5~7_combout  & (!\vga|ds|LessThan5~6_combout  & (!\vga|sync|v_signal|CURRENT_PIXEL [7] $ (\vga|ds|pos~2_combout )))) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [7]),
	.datab(!\vga|ds|LessThan5~7_combout ),
	.datac(!\vga|ds|pos~2_combout ),
	.datad(!\vga|ds|LessThan5~6_combout ),
	.datae(!\vga|ds|LessThan0~0_combout ),
	.dataf(!\vga|ds|LessThan5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan5~8 .extended_lut = "off";
defparam \vga|ds|LessThan5~8 .lut_mask = 64'h8400880000000000;
defparam \vga|ds|LessThan5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N36
cyclonev_lcell_comb \vga|ds|LessThan5~10 (
// Equation(s):
// \vga|ds|LessThan5~10_combout  = ( \vga|ds|pos~0_combout  & ( \vga|ds|pos~3_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & (\vga|ds|pos~1_combout  & (!\vga|ds|pos~6_combout  & !\vga|ds|pos~2_combout ))) ) ) ) # ( !\vga|ds|pos~0_combout  
// & ( \vga|ds|pos~3_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & (\vga|ds|pos~1_combout  & !\vga|ds|pos~6_combout )) ) ) ) # ( \vga|ds|pos~0_combout  & ( !\vga|ds|pos~3_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & 
// (\vga|ds|pos~1_combout  & !\vga|ds|pos~6_combout )) ) ) ) # ( !\vga|ds|pos~0_combout  & ( !\vga|ds|pos~3_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & (\vga|ds|pos~1_combout  & !\vga|ds|pos~6_combout )) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datab(!\vga|ds|pos~1_combout ),
	.datac(!\vga|ds|pos~6_combout ),
	.datad(!\vga|ds|pos~2_combout ),
	.datae(!\vga|ds|pos~0_combout ),
	.dataf(!\vga|ds|pos~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan5~10 .extended_lut = "off";
defparam \vga|ds|LessThan5~10 .lut_mask = 64'h2020202020202000;
defparam \vga|ds|LessThan5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N30
cyclonev_lcell_comb \vga|ds|LessThan5~11 (
// Equation(s):
// \vga|ds|LessThan5~11_combout  = ( \vga|ds|LessThan0~1_combout  & ( \vga|ds|pos~3_combout  & ( (!\vga|ds|pos~6_combout  & ((!\vga|sync|v_signal|CURRENT_PIXEL [8]) # ((!\vga|sync|v_signal|CURRENT_PIXEL [7] & \vga|ds|pos~2_combout )))) ) ) ) # ( 
// !\vga|ds|LessThan0~1_combout  & ( \vga|ds|pos~3_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL [8] & (!\vga|ds|pos~6_combout  & !\vga|ds|pos~2_combout )) ) ) ) # ( \vga|ds|LessThan0~1_combout  & ( !\vga|ds|pos~3_combout  & ( 
// (!\vga|sync|v_signal|CURRENT_PIXEL [8] & (!\vga|sync|v_signal|CURRENT_PIXEL [7] & (!\vga|ds|pos~6_combout  & \vga|ds|pos~2_combout ))) ) ) ) # ( !\vga|ds|LessThan0~1_combout  & ( !\vga|ds|pos~3_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL [8] & 
// (!\vga|sync|v_signal|CURRENT_PIXEL [7] & (!\vga|ds|pos~6_combout  & \vga|ds|pos~2_combout ))) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [8]),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [7]),
	.datac(!\vga|ds|pos~6_combout ),
	.datad(!\vga|ds|pos~2_combout ),
	.datae(!\vga|ds|LessThan0~1_combout ),
	.dataf(!\vga|ds|pos~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan5~11 .extended_lut = "off";
defparam \vga|ds|LessThan5~11 .lut_mask = 64'h00800080A000A0E0;
defparam \vga|ds|LessThan5~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N24
cyclonev_lcell_comb \vga|ds|LessThan5~9 (
// Equation(s):
// \vga|ds|LessThan5~9_combout  = ( \vga|ds|LessThan0~1_combout  & ( \vga|ds|pos~3_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL [8] & (!\vga|sync|v_signal|CURRENT_PIXEL [7] & (\vga|ds|pos~6_combout ))) # (\vga|sync|v_signal|CURRENT_PIXEL [8] & 
// (!\vga|ds|pos~6_combout  & (!\vga|sync|v_signal|CURRENT_PIXEL [7] $ (\vga|ds|pos~2_combout )))) ) ) ) # ( !\vga|ds|LessThan0~1_combout  & ( \vga|ds|pos~3_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL [7] & (!\vga|sync|v_signal|CURRENT_PIXEL [8] $ 
// (((!\vga|ds|pos~6_combout  & !\vga|ds|pos~2_combout ))))) ) ) ) # ( \vga|ds|LessThan0~1_combout  & ( !\vga|ds|pos~3_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL [8] & (!\vga|sync|v_signal|CURRENT_PIXEL [7] $ (((!\vga|ds|pos~6_combout  & 
// \vga|ds|pos~2_combout ))))) ) ) ) # ( !\vga|ds|LessThan0~1_combout  & ( !\vga|ds|pos~3_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL [8] & (!\vga|sync|v_signal|CURRENT_PIXEL [7] $ (((!\vga|ds|pos~6_combout  & \vga|ds|pos~2_combout ))))) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [8]),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [7]),
	.datac(!\vga|ds|pos~6_combout ),
	.datad(!\vga|ds|pos~2_combout ),
	.datae(!\vga|ds|LessThan0~1_combout ),
	.dataf(!\vga|ds|pos~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan5~9 .extended_lut = "off";
defparam \vga|ds|LessThan5~9 .lut_mask = 64'h8828882848884818;
defparam \vga|ds|LessThan5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N54
cyclonev_lcell_comb \vga|ds|LessThan5~12 (
// Equation(s):
// \vga|ds|LessThan5~12_combout  = ( \vga|ds|LessThan0~0_combout  & ( \vga|ds|LessThan5~9_combout  & ( (!\vga|ds|LessThan5~11_combout  & ((!\vga|ds|LessThan5~10_combout ) # (\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ))) ) ) ) # ( 
// !\vga|ds|LessThan0~0_combout  & ( \vga|ds|LessThan5~9_combout  & ( (!\vga|ds|LessThan5~11_combout  & ((!\vga|ds|LessThan5~10_combout  & ((!\vga|ds|pos~0_combout ) # (\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ))) # (\vga|ds|LessThan5~10_combout  & 
// (!\vga|ds|pos~0_combout  & \vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q )))) ) ) ) # ( \vga|ds|LessThan0~0_combout  & ( !\vga|ds|LessThan5~9_combout  & ( !\vga|ds|LessThan5~11_combout  ) ) ) # ( !\vga|ds|LessThan0~0_combout  & ( 
// !\vga|ds|LessThan5~9_combout  & ( !\vga|ds|LessThan5~11_combout  ) ) )

	.dataa(!\vga|ds|LessThan5~10_combout ),
	.datab(!\vga|ds|LessThan5~11_combout ),
	.datac(!\vga|ds|pos~0_combout ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datae(!\vga|ds|LessThan0~0_combout ),
	.dataf(!\vga|ds|LessThan5~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan5~12 .extended_lut = "off";
defparam \vga|ds|LessThan5~12 .lut_mask = 64'hCCCCCCCC80C888CC;
defparam \vga|ds|LessThan5~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N24
cyclonev_lcell_comb \vga|ds|LessThan5~4 (
// Equation(s):
// \vga|ds|LessThan5~4_combout  = ( \vga|ds|pos~7_combout  & ( \vga|ds|LessThan0~2_combout  & ( (!\vga|ds|pos~6_combout  & ((!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ) # ((!\vga|sync|v_signal|CURRENT_PIXEL [3] & \vga|ds|pos~8_combout )))) ) ) ) # ( 
// !\vga|ds|pos~7_combout  & ( \vga|ds|LessThan0~2_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & (!\vga|sync|v_signal|CURRENT_PIXEL [3] & (\vga|ds|pos~8_combout  & !\vga|ds|pos~6_combout ))) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [3]),
	.datac(!\vga|ds|pos~8_combout ),
	.datad(!\vga|ds|pos~6_combout ),
	.datae(!\vga|ds|pos~7_combout ),
	.dataf(!\vga|ds|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan5~4 .extended_lut = "off";
defparam \vga|ds|LessThan5~4 .lut_mask = 64'h000000000800AE00;
defparam \vga|ds|LessThan5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y79_N13
dffeas \vga|sync|h_signal|CURRENT_PIXEL[4] (
	.clk(\vga|testclk|out_clk~q ),
	.d(\vga|sync|h_signal|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|sync|h_signal|Equal0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|sync|h_signal|CURRENT_PIXEL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|sync|h_signal|CURRENT_PIXEL[4] .is_wysiwyg = "true";
defparam \vga|sync|h_signal|CURRENT_PIXEL[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N42
cyclonev_lcell_comb \vga|ds|always0~0 (
// Equation(s):
// \vga|ds|always0~0_combout  = ( \vga|sync|h_signal|CURRENT_PIXEL [7] & ( \vga|sync|h_signal|CURRENT_PIXEL [4] & ( !\vga|sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q  ) ) ) # ( !\vga|sync|h_signal|CURRENT_PIXEL [7] & ( \vga|sync|h_signal|CURRENT_PIXEL [4] & ( 
// (\vga|sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & \vga|sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q ) ) ) ) # ( \vga|sync|h_signal|CURRENT_PIXEL [7] & ( !\vga|sync|h_signal|CURRENT_PIXEL [4] & ( (!\vga|sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q ) # 
// ((!\vga|sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & !\vga|sync|h_signal|CURRENT_PIXEL [3])) ) ) ) # ( !\vga|sync|h_signal|CURRENT_PIXEL [7] & ( !\vga|sync|h_signal|CURRENT_PIXEL [4] & ( (\vga|sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & 
// \vga|sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q ) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [3]),
	.datad(gnd),
	.datae(!\vga|sync|h_signal|CURRENT_PIXEL [7]),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|always0~0 .extended_lut = "off";
defparam \vga|ds|always0~0 .lut_mask = 64'h1111ECEC1111CCCC;
defparam \vga|ds|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y78_N39
cyclonev_lcell_comb \vga|ds|always0~1 (
// Equation(s):
// \vga|ds|always0~1_combout  = ( \vga|ds|always0~0_combout  & ( (!\vga|sync|h_signal|CURRENT_PIXEL [9] & (!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  & !\vga|sync|h_signal|Equal0~5_combout )) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [9]),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datad(!\vga|sync|h_signal|Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\vga|ds|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|always0~1 .extended_lut = "off";
defparam \vga|ds|always0~1 .lut_mask = 64'h00000000A000A000;
defparam \vga|ds|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N48
cyclonev_lcell_comb \vga|ds|always0~2 (
// Equation(s):
// \vga|ds|always0~2_combout  = ( \vga|sync|h_signal|Equal0~4_combout  & ( (\vga|sync|v_signal|Equal0~4_combout  & (!\vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q  & (!\vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q  & \vga|ds|always0~1_combout ))) ) )

	.dataa(!\vga|sync|v_signal|Equal0~4_combout ),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.datad(!\vga|ds|always0~1_combout ),
	.datae(gnd),
	.dataf(!\vga|sync|h_signal|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|always0~2 .extended_lut = "off";
defparam \vga|ds|always0~2 .lut_mask = 64'h0000000000400040;
defparam \vga|ds|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N30
cyclonev_lcell_comb \vga|ds|LessThan5~1 (
// Equation(s):
// \vga|ds|LessThan5~1_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & ( \vga|ds|pos~7_combout  & ( ((!\vga|ds|LessThan0~1_combout  & (\vga|ds|pos~3_combout  & \vga|ds|pos~2_combout ))) # (\vga|ds|pos~6_combout ) ) ) ) # ( 
// !\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & ( \vga|ds|pos~7_combout  & ( (!\vga|ds|pos~6_combout  & (((!\vga|ds|pos~3_combout ) # (!\vga|ds|pos~2_combout )) # (\vga|ds|LessThan0~1_combout ))) ) ) ) # ( 
// \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & ( !\vga|ds|pos~7_combout  ) )

	.dataa(!\vga|ds|LessThan0~1_combout ),
	.datab(!\vga|ds|pos~3_combout ),
	.datac(!\vga|ds|pos~2_combout ),
	.datad(!\vga|ds|pos~6_combout ),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.dataf(!\vga|ds|pos~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan5~1 .extended_lut = "off";
defparam \vga|ds|LessThan5~1 .lut_mask = 64'h0000FFFFFD0002FF;
defparam \vga|ds|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N33
cyclonev_lcell_comb \vga|ds|LessThan5~2 (
// Equation(s):
// \vga|ds|LessThan5~2_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL [3] & ( \vga|ds|pos~8_combout  & ( ((!\vga|ds|LessThan0~1_combout  & (\vga|ds|pos~3_combout  & \vga|ds|pos~2_combout ))) # (\vga|ds|pos~6_combout ) ) ) ) # ( 
// !\vga|sync|v_signal|CURRENT_PIXEL [3] & ( \vga|ds|pos~8_combout  & ( (!\vga|ds|pos~6_combout  & (((!\vga|ds|pos~3_combout ) # (!\vga|ds|pos~2_combout )) # (\vga|ds|LessThan0~1_combout ))) ) ) ) # ( \vga|sync|v_signal|CURRENT_PIXEL [3] & ( 
// !\vga|ds|pos~8_combout  ) )

	.dataa(!\vga|ds|LessThan0~1_combout ),
	.datab(!\vga|ds|pos~3_combout ),
	.datac(!\vga|ds|pos~6_combout ),
	.datad(!\vga|ds|pos~2_combout ),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL [3]),
	.dataf(!\vga|ds|pos~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan5~2 .extended_lut = "off";
defparam \vga|ds|LessThan5~2 .lut_mask = 64'h0000FFFFF0D00F2F;
defparam \vga|ds|LessThan5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N21
cyclonev_lcell_comb \vga|ds|LessThan5~3 (
// Equation(s):
// \vga|ds|LessThan5~3_combout  = ( !\vga|ds|LessThan0~0_combout  & ( \vga|ds|LessThan5~0_combout  & ( (!\vga|ds|LessThan5~1_combout  & (!\vga|ds|LessThan5~2_combout  & ((!\vga|sync|v_signal|CURRENT_PIXEL [2]) # (\vga|ds|pos~4_combout )))) ) ) ) # ( 
// !\vga|ds|LessThan0~0_combout  & ( !\vga|ds|LessThan5~0_combout  & ( (\vga|ds|pos~4_combout  & (!\vga|sync|v_signal|CURRENT_PIXEL [2] & (!\vga|ds|LessThan5~1_combout  & !\vga|ds|LessThan5~2_combout ))) ) ) )

	.dataa(!\vga|ds|pos~4_combout ),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [2]),
	.datac(!\vga|ds|LessThan5~1_combout ),
	.datad(!\vga|ds|LessThan5~2_combout ),
	.datae(!\vga|ds|LessThan0~0_combout ),
	.dataf(!\vga|ds|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan5~3 .extended_lut = "off";
defparam \vga|ds|LessThan5~3 .lut_mask = 64'h40000000D0000000;
defparam \vga|ds|LessThan5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N18
cyclonev_lcell_comb \vga|ds|always0~3 (
// Equation(s):
// \vga|ds|always0~3_combout  = ( \vga|ds|always0~2_combout  & ( \vga|ds|LessThan5~3_combout  & ( ((!\vga|ds|LessThan5~8_combout  & \vga|ds|LessThan5~12_combout )) # (\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ) ) ) ) # ( \vga|ds|always0~2_combout  & ( 
// !\vga|ds|LessThan5~3_combout  & ( ((\vga|ds|LessThan5~12_combout  & ((!\vga|ds|LessThan5~8_combout ) # (!\vga|ds|LessThan5~4_combout )))) # (\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ) ) ) )

	.dataa(!\vga|ds|LessThan5~8_combout ),
	.datab(!\vga|ds|LessThan5~12_combout ),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datad(!\vga|ds|LessThan5~4_combout ),
	.datae(!\vga|ds|always0~2_combout ),
	.dataf(!\vga|ds|LessThan5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|always0~3 .extended_lut = "off";
defparam \vga|ds|always0~3 .lut_mask = 64'h00003F2F00002F2F;
defparam \vga|ds|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N6
cyclonev_lcell_comb \vga|ds|always0~4 (
// Equation(s):
// \vga|ds|always0~4_combout  = ( \vga|ds|Add5~1_sumout  & ( \vga|ds|always0~3_combout  & ( ((!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ) # ((\vga|ds|LessThan6~2_combout  & \vga|ds|LessThan6~1_combout ))) # (\vga|ds|LessThan6~3_combout ) ) ) ) # ( 
// !\vga|ds|Add5~1_sumout  & ( \vga|ds|always0~3_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q  & (((\vga|ds|LessThan6~2_combout  & \vga|ds|LessThan6~1_combout )) # (\vga|ds|LessThan6~3_combout ))) ) ) )

	.dataa(!\vga|ds|LessThan6~2_combout ),
	.datab(!\vga|ds|LessThan6~3_combout ),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datad(!\vga|ds|LessThan6~1_combout ),
	.datae(!\vga|ds|Add5~1_sumout ),
	.dataf(!\vga|ds|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|always0~4 .extended_lut = "off";
defparam \vga|ds|always0~4 .lut_mask = 64'h000000003070F3F7;
defparam \vga|ds|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y75_N44
dffeas \vga|ds|sp_y[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add7~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|sp_y [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|sp_y[13] .is_wysiwyg = "true";
defparam \vga|ds|sp_y[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y75_N0
cyclonev_lcell_comb \vga|ds|Add6~62 (
// Equation(s):
// \vga|ds|Add6~62_cout  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga|ds|Add6~62_cout ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add6~62 .extended_lut = "off";
defparam \vga|ds|Add6~62 .lut_mask = 64'h00000000000000FF;
defparam \vga|ds|Add6~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y75_N3
cyclonev_lcell_comb \vga|ds|Add6~1 (
// Equation(s):
// \vga|ds|Add6~1_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add6~62_cout  ))
// \vga|ds|Add6~2  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add6~62_cout  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add6~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add6~1_sumout ),
	.cout(\vga|ds|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add6~1 .extended_lut = "off";
defparam \vga|ds|Add6~1 .lut_mask = 64'h0000000000003333;
defparam \vga|ds|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y75_N6
cyclonev_lcell_comb \vga|ds|Add6~5 (
// Equation(s):
// \vga|ds|Add6~5_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add6~2  ))
// \vga|ds|Add6~6  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add6~5_sumout ),
	.cout(\vga|ds|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add6~5 .extended_lut = "off";
defparam \vga|ds|Add6~5 .lut_mask = 64'h0000000000000F0F;
defparam \vga|ds|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y75_N9
cyclonev_lcell_comb \vga|ds|Add6~9 (
// Equation(s):
// \vga|ds|Add6~9_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [5] ) + ( GND ) + ( \vga|ds|Add6~6  ))
// \vga|ds|Add6~10  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [5] ) + ( GND ) + ( \vga|ds|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add6~9_sumout ),
	.cout(\vga|ds|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add6~9 .extended_lut = "off";
defparam \vga|ds|Add6~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y75_N12
cyclonev_lcell_comb \vga|ds|Add6~13 (
// Equation(s):
// \vga|ds|Add6~13_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [6] ) + ( GND ) + ( \vga|ds|Add6~10  ))
// \vga|ds|Add6~14  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [6] ) + ( GND ) + ( \vga|ds|Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add6~13_sumout ),
	.cout(\vga|ds|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add6~13 .extended_lut = "off";
defparam \vga|ds|Add6~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|ds|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y75_N15
cyclonev_lcell_comb \vga|ds|Add6~17 (
// Equation(s):
// \vga|ds|Add6~17_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [7] ) + ( VCC ) + ( \vga|ds|Add6~14  ))
// \vga|ds|Add6~18  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [7] ) + ( VCC ) + ( \vga|ds|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add6~17_sumout ),
	.cout(\vga|ds|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add6~17 .extended_lut = "off";
defparam \vga|ds|Add6~17 .lut_mask = 64'h00000000000000FF;
defparam \vga|ds|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y75_N18
cyclonev_lcell_comb \vga|ds|Add6~21 (
// Equation(s):
// \vga|ds|Add6~21_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add6~18  ))
// \vga|ds|Add6~22  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add6~18  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add6~21_sumout ),
	.cout(\vga|ds|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add6~21 .extended_lut = "off";
defparam \vga|ds|Add6~21 .lut_mask = 64'h0000000000003333;
defparam \vga|ds|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y75_N21
cyclonev_lcell_comb \vga|ds|Add6~25 (
// Equation(s):
// \vga|ds|Add6~25_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [9] ) + ( VCC ) + ( \vga|ds|Add6~22  ))
// \vga|ds|Add6~26  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [9] ) + ( VCC ) + ( \vga|ds|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add6~25_sumout ),
	.cout(\vga|ds|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add6~25 .extended_lut = "off";
defparam \vga|ds|Add6~25 .lut_mask = 64'h0000000000000F0F;
defparam \vga|ds|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y75_N24
cyclonev_lcell_comb \vga|ds|Add6~29 (
// Equation(s):
// \vga|ds|Add6~29_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [10] ) + ( VCC ) + ( \vga|ds|Add6~26  ))
// \vga|ds|Add6~30  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [10] ) + ( VCC ) + ( \vga|ds|Add6~26  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add6~29_sumout ),
	.cout(\vga|ds|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add6~29 .extended_lut = "off";
defparam \vga|ds|Add6~29 .lut_mask = 64'h0000000000003333;
defparam \vga|ds|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y75_N27
cyclonev_lcell_comb \vga|ds|Add6~33 (
// Equation(s):
// \vga|ds|Add6~33_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add6~30  ))
// \vga|ds|Add6~34  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add6~30  ))

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add6~33_sumout ),
	.cout(\vga|ds|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add6~33 .extended_lut = "off";
defparam \vga|ds|Add6~33 .lut_mask = 64'h0000000000005555;
defparam \vga|ds|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y75_N30
cyclonev_lcell_comb \vga|ds|Add6~37 (
// Equation(s):
// \vga|ds|Add6~37_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [12] ) + ( VCC ) + ( \vga|ds|Add6~34  ))
// \vga|ds|Add6~38  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [12] ) + ( VCC ) + ( \vga|ds|Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add6~37_sumout ),
	.cout(\vga|ds|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add6~37 .extended_lut = "off";
defparam \vga|ds|Add6~37 .lut_mask = 64'h00000000000000FF;
defparam \vga|ds|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y75_N33
cyclonev_lcell_comb \vga|ds|Add6~41 (
// Equation(s):
// \vga|ds|Add6~41_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add6~38  ))
// \vga|ds|Add6~42  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add6~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add6~41_sumout ),
	.cout(\vga|ds|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add6~41 .extended_lut = "off";
defparam \vga|ds|Add6~41 .lut_mask = 64'h00000000000000FF;
defparam \vga|ds|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y75_N36
cyclonev_lcell_comb \vga|ds|Add6~45 (
// Equation(s):
// \vga|ds|Add6~45_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add6~42  ))
// \vga|ds|Add6~46  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE_q  ) + ( VCC ) + ( \vga|ds|Add6~42  ))

	.dataa(gnd),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add6~45_sumout ),
	.cout(\vga|ds|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add6~45 .extended_lut = "off";
defparam \vga|ds|Add6~45 .lut_mask = 64'h0000000000003333;
defparam \vga|ds|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y75_N39
cyclonev_lcell_comb \vga|ds|Add6~49 (
// Equation(s):
// \vga|ds|Add6~49_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [15] ) + ( VCC ) + ( \vga|ds|Add6~46  ))
// \vga|ds|Add6~50  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [15] ) + ( VCC ) + ( \vga|ds|Add6~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add6~49_sumout ),
	.cout(\vga|ds|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add6~49 .extended_lut = "off";
defparam \vga|ds|Add6~49 .lut_mask = 64'h00000000000000FF;
defparam \vga|ds|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y75_N42
cyclonev_lcell_comb \vga|ds|Add6~53 (
// Equation(s):
// \vga|ds|Add6~53_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [16] ) + ( VCC ) + ( \vga|ds|Add6~50  ))
// \vga|ds|Add6~54  = CARRY(( \vga|sync|h_signal|CURRENT_PIXEL [16] ) + ( VCC ) + ( \vga|ds|Add6~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|CURRENT_PIXEL [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add6~53_sumout ),
	.cout(\vga|ds|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add6~53 .extended_lut = "off";
defparam \vga|ds|Add6~53 .lut_mask = 64'h00000000000000FF;
defparam \vga|ds|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y75_N45
cyclonev_lcell_comb \vga|ds|Add6~57 (
// Equation(s):
// \vga|ds|Add6~57_sumout  = SUM(( \vga|sync|h_signal|CURRENT_PIXEL [17] ) + ( VCC ) + ( \vga|ds|Add6~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add6~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add6~57 .extended_lut = "off";
defparam \vga|ds|Add6~57 .lut_mask = 64'h0000000000000F0F;
defparam \vga|ds|Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y75_N0
cyclonev_mac \vga|ds|sp|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\vga|ds|Add6~57_sumout ,\vga|ds|Add6~53_sumout ,\vga|ds|Add6~49_sumout ,\vga|ds|Add6~45_sumout ,\vga|ds|Add6~41_sumout ,\vga|ds|Add6~37_sumout ,\vga|ds|Add6~33_sumout ,\vga|ds|Add6~29_sumout ,\vga|ds|Add6~25_sumout ,\vga|ds|Add6~21_sumout ,\vga|ds|Add6~17_sumout ,
\vga|ds|Add6~13_sumout ,\vga|ds|Add6~9_sumout ,\vga|ds|Add6~5_sumout ,\vga|ds|Add6~1_sumout ,!\vga|sync|h_signal|CURRENT_PIXEL[2]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL[1]~DUPLICATE_q ,\vga|sync|h_signal|CURRENT_PIXEL [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,\vga|ds|always0~4_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\vga|ds|sp|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \vga|ds|sp|Mult0~8 .accumulate_clock = "none";
defparam \vga|ds|sp|Mult0~8 .ax_clock = "none";
defparam \vga|ds|sp|Mult0~8 .ax_width = 7;
defparam \vga|ds|sp|Mult0~8 .ay_scan_in_clock = "0";
defparam \vga|ds|sp|Mult0~8 .ay_scan_in_width = 18;
defparam \vga|ds|sp|Mult0~8 .ay_use_scan_in = "false";
defparam \vga|ds|sp|Mult0~8 .az_clock = "none";
defparam \vga|ds|sp|Mult0~8 .bx_clock = "none";
defparam \vga|ds|sp|Mult0~8 .by_clock = "none";
defparam \vga|ds|sp|Mult0~8 .by_use_scan_in = "false";
defparam \vga|ds|sp|Mult0~8 .bz_clock = "none";
defparam \vga|ds|sp|Mult0~8 .coef_a_0 = 0;
defparam \vga|ds|sp|Mult0~8 .coef_a_1 = 0;
defparam \vga|ds|sp|Mult0~8 .coef_a_2 = 0;
defparam \vga|ds|sp|Mult0~8 .coef_a_3 = 0;
defparam \vga|ds|sp|Mult0~8 .coef_a_4 = 0;
defparam \vga|ds|sp|Mult0~8 .coef_a_5 = 0;
defparam \vga|ds|sp|Mult0~8 .coef_a_6 = 0;
defparam \vga|ds|sp|Mult0~8 .coef_a_7 = 0;
defparam \vga|ds|sp|Mult0~8 .coef_b_0 = 0;
defparam \vga|ds|sp|Mult0~8 .coef_b_1 = 0;
defparam \vga|ds|sp|Mult0~8 .coef_b_2 = 0;
defparam \vga|ds|sp|Mult0~8 .coef_b_3 = 0;
defparam \vga|ds|sp|Mult0~8 .coef_b_4 = 0;
defparam \vga|ds|sp|Mult0~8 .coef_b_5 = 0;
defparam \vga|ds|sp|Mult0~8 .coef_b_6 = 0;
defparam \vga|ds|sp|Mult0~8 .coef_b_7 = 0;
defparam \vga|ds|sp|Mult0~8 .coef_sel_a_clock = "none";
defparam \vga|ds|sp|Mult0~8 .coef_sel_b_clock = "none";
defparam \vga|ds|sp|Mult0~8 .delay_scan_out_ay = "false";
defparam \vga|ds|sp|Mult0~8 .delay_scan_out_by = "false";
defparam \vga|ds|sp|Mult0~8 .enable_double_accum = "false";
defparam \vga|ds|sp|Mult0~8 .load_const_clock = "none";
defparam \vga|ds|sp|Mult0~8 .load_const_value = 0;
defparam \vga|ds|sp|Mult0~8 .mode_sub_location = 0;
defparam \vga|ds|sp|Mult0~8 .negate_clock = "none";
defparam \vga|ds|sp|Mult0~8 .operand_source_max = "input";
defparam \vga|ds|sp|Mult0~8 .operand_source_may = "input";
defparam \vga|ds|sp|Mult0~8 .operand_source_mbx = "input";
defparam \vga|ds|sp|Mult0~8 .operand_source_mby = "input";
defparam \vga|ds|sp|Mult0~8 .operation_mode = "m18x18_full";
defparam \vga|ds|sp|Mult0~8 .output_clock = "none";
defparam \vga|ds|sp|Mult0~8 .preadder_subtract_a = "false";
defparam \vga|ds|sp|Mult0~8 .preadder_subtract_b = "false";
defparam \vga|ds|sp|Mult0~8 .result_a_width = 64;
defparam \vga|ds|sp|Mult0~8 .signed_max = "false";
defparam \vga|ds|sp|Mult0~8 .signed_may = "false";
defparam \vga|ds|sp|Mult0~8 .signed_mbx = "false";
defparam \vga|ds|sp|Mult0~8 .signed_mby = "false";
defparam \vga|ds|sp|Mult0~8 .sub_clock = "none";
defparam \vga|ds|sp|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X24_Y75_N40
dffeas \vga|ds|sp_y[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add7~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|sp_y [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|sp_y[12] .is_wysiwyg = "true";
defparam \vga|ds|sp_y[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N38
dffeas \vga|ds|sp_y[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add7~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|sp_y [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|sp_y[11] .is_wysiwyg = "true";
defparam \vga|ds|sp_y[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N35
dffeas \vga|ds|sp_y[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add7~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|sp_y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|sp_y[10] .is_wysiwyg = "true";
defparam \vga|ds|sp_y[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N31
dffeas \vga|ds|sp_y[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add7~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|sp_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|sp_y[9] .is_wysiwyg = "true";
defparam \vga|ds|sp_y[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N29
dffeas \vga|ds|sp_y[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add7~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|sp_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|sp_y[8] .is_wysiwyg = "true";
defparam \vga|ds|sp_y[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N26
dffeas \vga|ds|sp_y[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add7~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|sp_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|sp_y[7] .is_wysiwyg = "true";
defparam \vga|ds|sp_y[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N22
dffeas \vga|ds|sp_y[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add7~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|sp_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|sp_y[6] .is_wysiwyg = "true";
defparam \vga|ds|sp_y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N19
dffeas \vga|ds|sp_y[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add7~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|sp_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|sp_y[5] .is_wysiwyg = "true";
defparam \vga|ds|sp_y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N17
dffeas \vga|ds|sp_y[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add7~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|sp_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|sp_y[4] .is_wysiwyg = "true";
defparam \vga|ds|sp_y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N14
dffeas \vga|ds|sp_y[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add7~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|sp_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|sp_y[3] .is_wysiwyg = "true";
defparam \vga|ds|sp_y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N11
dffeas \vga|ds|sp_y[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add7~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|sp_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|sp_y[2] .is_wysiwyg = "true";
defparam \vga|ds|sp_y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N8
dffeas \vga|ds|sp_y[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add7~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|sp_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|sp_y[1] .is_wysiwyg = "true";
defparam \vga|ds|sp_y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y75_N4
dffeas \vga|ds|sp_y[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add7~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|sp_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|sp_y[0] .is_wysiwyg = "true";
defparam \vga|ds|sp_y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N0
cyclonev_lcell_comb \vga|ds|sp|Add0~5 (
// Equation(s):
// \vga|ds|sp|Add0~5_sumout  = SUM(( \vga|ds|sp|Mult0~8_resulta  ) + ( \vga|ds|sp_y [0] ) + ( !VCC ))
// \vga|ds|sp|Add0~6  = CARRY(( \vga|ds|sp|Mult0~8_resulta  ) + ( \vga|ds|sp_y [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga|ds|sp_y [0]),
	.datac(!\vga|ds|sp|Mult0~8_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|sp|Add0~5_sumout ),
	.cout(\vga|ds|sp|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|Add0~5 .extended_lut = "off";
defparam \vga|ds|sp|Add0~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \vga|ds|sp|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N3
cyclonev_lcell_comb \vga|ds|sp|Add0~9 (
// Equation(s):
// \vga|ds|sp|Add0~9_sumout  = SUM(( \vga|ds|sp|Mult0~9  ) + ( \vga|ds|sp_y [1] ) + ( \vga|ds|sp|Add0~6  ))
// \vga|ds|sp|Add0~10  = CARRY(( \vga|ds|sp|Mult0~9  ) + ( \vga|ds|sp_y [1] ) + ( \vga|ds|sp|Add0~6  ))

	.dataa(!\vga|ds|sp_y [1]),
	.datab(gnd),
	.datac(!\vga|ds|sp|Mult0~9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|sp|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|sp|Add0~9_sumout ),
	.cout(\vga|ds|sp|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|Add0~9 .extended_lut = "off";
defparam \vga|ds|sp|Add0~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vga|ds|sp|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N6
cyclonev_lcell_comb \vga|ds|sp|Add0~13 (
// Equation(s):
// \vga|ds|sp|Add0~13_sumout  = SUM(( \vga|ds|sp|Mult0~10  ) + ( \vga|ds|sp_y [2] ) + ( \vga|ds|sp|Add0~10  ))
// \vga|ds|sp|Add0~14  = CARRY(( \vga|ds|sp|Mult0~10  ) + ( \vga|ds|sp_y [2] ) + ( \vga|ds|sp|Add0~10  ))

	.dataa(gnd),
	.datab(!\vga|ds|sp_y [2]),
	.datac(!\vga|ds|sp|Mult0~10 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|sp|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|sp|Add0~13_sumout ),
	.cout(\vga|ds|sp|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|Add0~13 .extended_lut = "off";
defparam \vga|ds|sp|Add0~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \vga|ds|sp|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N9
cyclonev_lcell_comb \vga|ds|sp|Add0~17 (
// Equation(s):
// \vga|ds|sp|Add0~17_sumout  = SUM(( \vga|ds|sp|Mult0~11  ) + ( \vga|ds|sp_y [3] ) + ( \vga|ds|sp|Add0~14  ))
// \vga|ds|sp|Add0~18  = CARRY(( \vga|ds|sp|Mult0~11  ) + ( \vga|ds|sp_y [3] ) + ( \vga|ds|sp|Add0~14  ))

	.dataa(!\vga|ds|sp_y [3]),
	.datab(gnd),
	.datac(!\vga|ds|sp|Mult0~11 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|sp|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|sp|Add0~17_sumout ),
	.cout(\vga|ds|sp|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|Add0~17 .extended_lut = "off";
defparam \vga|ds|sp|Add0~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vga|ds|sp|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N12
cyclonev_lcell_comb \vga|ds|sp|Add0~21 (
// Equation(s):
// \vga|ds|sp|Add0~21_sumout  = SUM(( \vga|ds|sp|Mult0~12  ) + ( \vga|ds|sp_y [4] ) + ( \vga|ds|sp|Add0~18  ))
// \vga|ds|sp|Add0~22  = CARRY(( \vga|ds|sp|Mult0~12  ) + ( \vga|ds|sp_y [4] ) + ( \vga|ds|sp|Add0~18  ))

	.dataa(gnd),
	.datab(!\vga|ds|sp_y [4]),
	.datac(!\vga|ds|sp|Mult0~12 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|sp|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|sp|Add0~21_sumout ),
	.cout(\vga|ds|sp|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|Add0~21 .extended_lut = "off";
defparam \vga|ds|sp|Add0~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \vga|ds|sp|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N15
cyclonev_lcell_comb \vga|ds|sp|Add0~25 (
// Equation(s):
// \vga|ds|sp|Add0~25_sumout  = SUM(( \vga|ds|sp_y [5] ) + ( \vga|ds|sp|Mult0~13  ) + ( \vga|ds|sp|Add0~22  ))
// \vga|ds|sp|Add0~26  = CARRY(( \vga|ds|sp_y [5] ) + ( \vga|ds|sp|Mult0~13  ) + ( \vga|ds|sp|Add0~22  ))

	.dataa(!\vga|ds|sp_y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|sp|Mult0~13 ),
	.datag(gnd),
	.cin(\vga|ds|sp|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|sp|Add0~25_sumout ),
	.cout(\vga|ds|sp|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|Add0~25 .extended_lut = "off";
defparam \vga|ds|sp|Add0~25 .lut_mask = 64'h0000FF0000005555;
defparam \vga|ds|sp|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N18
cyclonev_lcell_comb \vga|ds|sp|Add0~29 (
// Equation(s):
// \vga|ds|sp|Add0~29_sumout  = SUM(( \vga|ds|sp|Mult0~14  ) + ( \vga|ds|sp_y [6] ) + ( \vga|ds|sp|Add0~26  ))
// \vga|ds|sp|Add0~30  = CARRY(( \vga|ds|sp|Mult0~14  ) + ( \vga|ds|sp_y [6] ) + ( \vga|ds|sp|Add0~26  ))

	.dataa(!\vga|ds|sp_y [6]),
	.datab(gnd),
	.datac(!\vga|ds|sp|Mult0~14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|sp|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|sp|Add0~29_sumout ),
	.cout(\vga|ds|sp|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|Add0~29 .extended_lut = "off";
defparam \vga|ds|sp|Add0~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vga|ds|sp|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N21
cyclonev_lcell_comb \vga|ds|sp|Add0~33 (
// Equation(s):
// \vga|ds|sp|Add0~33_sumout  = SUM(( \vga|ds|sp|Mult0~15  ) + ( \vga|ds|sp_y [7] ) + ( \vga|ds|sp|Add0~30  ))
// \vga|ds|sp|Add0~34  = CARRY(( \vga|ds|sp|Mult0~15  ) + ( \vga|ds|sp_y [7] ) + ( \vga|ds|sp|Add0~30  ))

	.dataa(gnd),
	.datab(!\vga|ds|sp_y [7]),
	.datac(gnd),
	.datad(!\vga|ds|sp|Mult0~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|sp|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|sp|Add0~33_sumout ),
	.cout(\vga|ds|sp|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|Add0~33 .extended_lut = "off";
defparam \vga|ds|sp|Add0~33 .lut_mask = 64'h0000CCCC000000FF;
defparam \vga|ds|sp|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N24
cyclonev_lcell_comb \vga|ds|sp|Add0~37 (
// Equation(s):
// \vga|ds|sp|Add0~37_sumout  = SUM(( \vga|ds|sp_y [8] ) + ( \vga|ds|sp|Mult0~16  ) + ( \vga|ds|sp|Add0~34  ))
// \vga|ds|sp|Add0~38  = CARRY(( \vga|ds|sp_y [8] ) + ( \vga|ds|sp|Mult0~16  ) + ( \vga|ds|sp|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|sp|Mult0~16 ),
	.datad(!\vga|ds|sp_y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|sp|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|sp|Add0~37_sumout ),
	.cout(\vga|ds|sp|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|Add0~37 .extended_lut = "off";
defparam \vga|ds|sp|Add0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga|ds|sp|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N27
cyclonev_lcell_comb \vga|ds|sp|Add0~41 (
// Equation(s):
// \vga|ds|sp|Add0~41_sumout  = SUM(( \vga|ds|sp|Mult0~17  ) + ( \vga|ds|sp_y [9] ) + ( \vga|ds|sp|Add0~38  ))
// \vga|ds|sp|Add0~42  = CARRY(( \vga|ds|sp|Mult0~17  ) + ( \vga|ds|sp_y [9] ) + ( \vga|ds|sp|Add0~38  ))

	.dataa(!\vga|ds|sp_y [9]),
	.datab(gnd),
	.datac(!\vga|ds|sp|Mult0~17 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|sp|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|sp|Add0~41_sumout ),
	.cout(\vga|ds|sp|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|Add0~41 .extended_lut = "off";
defparam \vga|ds|sp|Add0~41 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vga|ds|sp|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N30
cyclonev_lcell_comb \vga|ds|sp|Add0~45 (
// Equation(s):
// \vga|ds|sp|Add0~45_sumout  = SUM(( \vga|ds|sp|Mult0~18  ) + ( \vga|ds|sp_y [10] ) + ( \vga|ds|sp|Add0~42  ))
// \vga|ds|sp|Add0~46  = CARRY(( \vga|ds|sp|Mult0~18  ) + ( \vga|ds|sp_y [10] ) + ( \vga|ds|sp|Add0~42  ))

	.dataa(gnd),
	.datab(!\vga|ds|sp_y [10]),
	.datac(gnd),
	.datad(!\vga|ds|sp|Mult0~18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|sp|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|sp|Add0~45_sumout ),
	.cout(\vga|ds|sp|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|Add0~45 .extended_lut = "off";
defparam \vga|ds|sp|Add0~45 .lut_mask = 64'h0000CCCC000000FF;
defparam \vga|ds|sp|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N33
cyclonev_lcell_comb \vga|ds|sp|Add0~49 (
// Equation(s):
// \vga|ds|sp|Add0~49_sumout  = SUM(( \vga|ds|sp|Mult0~19  ) + ( \vga|ds|sp_y [11] ) + ( \vga|ds|sp|Add0~46  ))
// \vga|ds|sp|Add0~50  = CARRY(( \vga|ds|sp|Mult0~19  ) + ( \vga|ds|sp_y [11] ) + ( \vga|ds|sp|Add0~46  ))

	.dataa(!\vga|ds|sp|Mult0~19 ),
	.datab(gnd),
	.datac(!\vga|ds|sp_y [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|sp|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|sp|Add0~49_sumout ),
	.cout(\vga|ds|sp|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|Add0~49 .extended_lut = "off";
defparam \vga|ds|sp|Add0~49 .lut_mask = 64'h0000F0F000005555;
defparam \vga|ds|sp|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N36
cyclonev_lcell_comb \vga|ds|sp|Add0~53 (
// Equation(s):
// \vga|ds|sp|Add0~53_sumout  = SUM(( \vga|ds|sp|Mult0~20  ) + ( \vga|ds|sp_y [12] ) + ( \vga|ds|sp|Add0~50  ))
// \vga|ds|sp|Add0~54  = CARRY(( \vga|ds|sp|Mult0~20  ) + ( \vga|ds|sp_y [12] ) + ( \vga|ds|sp|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|sp_y [12]),
	.datad(!\vga|ds|sp|Mult0~20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|sp|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|sp|Add0~53_sumout ),
	.cout(\vga|ds|sp|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|Add0~53 .extended_lut = "off";
defparam \vga|ds|sp|Add0~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga|ds|sp|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y75_N39
cyclonev_lcell_comb \vga|ds|sp|Add0~1 (
// Equation(s):
// \vga|ds|sp|Add0~1_sumout  = SUM(( \vga|ds|sp|Mult0~21  ) + ( \vga|ds|sp_y [13] ) + ( \vga|ds|sp|Add0~54  ))

	.dataa(!\vga|ds|sp_y [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|sp|Mult0~21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|sp|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|sp|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|Add0~1 .extended_lut = "off";
defparam \vga|ds|sp|Add0~1 .lut_mask = 64'h0000AAAA000000FF;
defparam \vga|ds|sp|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N42
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = ( \vga|ds|sp|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|sp|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y75_N43
dffeas \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y75_N58
dffeas \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,
\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 11;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 5;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 2047;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 11;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 5;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "0000000000000000892A22000000000000000000116EA340000000000000000003ADD6EAA00000000000000000027E08F4000000000000000011670C4E40000000000000000C54EDE1F800000000000000009CCD9D7CA0000000000000001C79D2DA3000000000000000002C1A94DE80000000000000009FF942B2480000000000000019F815A38E00000000000000027F9DE7F5B800000000000000FAFE6790A980000000000000097FEE335A00000000000000038C06C4E79700000000000000301710F9AB800000000000000DE11D729D54000000000000053828FD18B6000000000000004F071E516C200000000000002FE7F4DCEA808000000000000602";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "690BEC8DBC0000000C00007C9C0D8FE71C000000028000009A3131750CC0000000660002C60B79745A3E00000004C00087FC4CC09E584000000142000E8063C82A9B3000000016C0034A33B041EE10000000025E005456A0D10A730000000021800BC07BDAF84EC000000000B403DBDB4CDA7970000000000D60368AD6D55E3C0000000000005518737309F40000000000182C8DA95FA5B2C00000000005B7B87C5601F70000000000002941ED35E647680000000000010C0FA67F083A000000000000114C22284688C00000000000009FC2E094D2200000000000000FCC8E5BF0F0000000000000007372DABD5200000000000000015F300447000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "000015E6C307E00000000000000000E35C769000000000000000002E75200E00000000000000000150FFB7C00000000000000000D068314000000000000000003EEC4BD8000000000000000019676FC10000000000000000003F7FF8600000000000000000B441F97E00000000000000001BCD07EE1000000000000001C071405C56E00000000000000E035001E01D80000000000007047A000ACEAC00000000000010068000A8B58000000000000537100007ED48000000000000B0AA000037E2000000000000070E00000076D0000000000000BDE00000030C00000000000004A2000000004000000000000099E000000000000000000000067C0000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000036600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N48
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24~portadataout ) ) ) # ( 
// !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "0000000000000000855AAC0000000000000000002F81823D0000000000000000070F1FC4400000000000000001B8FFFD180000000000000000138FF621400000000000000009FCF2411800000000000000001FCE61A1800000000000000013FCEC550000000000000000013E8C1CBC80000000000000007FF8CA71500000000000000029F80CEE3E00000000000000009F80F9C3B00000000000000160001FE72D0000000000000000000300106000000000000002B0006811420000000000000020080E67AC000000000000001400A8E1C26600000000000001E00AA3E143400000000000004001FEA217B80000000000001419E8A86F84C000000000000407";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "08AA3DF920000000040000431B30287FF38000000BA00017CFF8C3B9E038000000CC0000F9E4F31564360000000EE0009FF1296FA60100000001AA00088C506C58C0A00000000980017CBEE167FB50000000019C005FD36ED37A42000000001A60077F5DA87FF66000000003F403B7F9F8F3FD300000000033A042FA9991B7F800000000043F381055982BE50000000000091B4D8EAC1B3C0000000000017537E832D800800000000000347CF02614803000000000000020C8526E7E3C00000000000006D7D4F5A506000000000000000A3DE8B9F9400000000000000AC47D1F0FB800000000000000C92845C0EE00000000000000076AB71C14000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "000036D53180600000000000000002E9C3FA80000000000000000069CA077C000000000000000005B43770C00000000000000001E3AC230000000000000000002CD9A1A800000000000000001A02DA91000000000000000002A522460000000000000000006BC6521100000000000000000F290E976800000000000000430CA077BF200000000000000F0F600331FB000000000000016ACE0016E934000000000000574AC0006C5780000000000003624000060B14000000000000E3A4000011DFC000000000000007800000EC98000000000000C080000005E08000000000000CDA0000000050000000000000B3900000000000000000000003140000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "0000000000000DE00000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N36
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34  & ( 
// (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10~portadataout ) # (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( 
// !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34  & ( (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10~portadataout 
// ) ) )

	.dataa(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a34 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y74_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000004D99CC00000000000000000037FFFFFE000000000000000004FFFFFFC0000000000000000087FFFFF00000000000000000107FFFFC00000000000000000603FFFF220000000000000000E03FFFE620000000000000001003FFFCF80000000000000006C17FFE7F0000000000000000C007FFDFF0000000000000001607FFE7FF8000000000000001607FF87FE8000000000000009FFFFFDFFE000000000000001FFFFFC21FC0000000000000036FFFF881FC000000000000005FFFFDD60FE00000000000000BFFFEB3F87E00000000000002FFFFCDBF83800000000000007FFFD827F83C0000000000000FFFFF02FFE000000000000005FF";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFF887FE080000000000003FFFF43BFFE18000000740000FFFDC804EFFD0000000320001FFFE01CBBFF80000000320007FFF95E04DFC0000000034001FFFFA62D73F00000000030003FFFC720004D8000000013200BFFF66A485B000000000332007FFE7F2000840000000033202FFFCF90002200000000033607FFE5FE0080C0000000004359FFFB7D8000600000000002350FFE8F10001800000000003120BFE7C8000C000000000003323BFAFB00038000000000000333FCFCC00080000000000000323F0FDA00300000000000001311CBE5000400000000000000D33EFBC002800000000000000333961C00C00000000000000071BB55C06800000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "000011B5EF00E0000000000000000198DFFAF000000000000000001994FF7E00000000000000000B99AFF78000000000000000021884FFC0000000000000000073CC4BF8000000000000000007EE67FF000000000000000002FCE637400000000000000000603B31B780000000000000000E7F018EA0000000000000018107801CCFE00000000000001EE1E800E61E800000000000023A39000F2248000000000000E0060001139C0000000000000858E000013888000000000000531E00000C67400000000000049B000000E3F4000000000000D7C000000F9B80000000000002F100000000400000000000006E200000000000000000000000180000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000033200000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N39
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a36 ) ) ) # ( 
// !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a36 
// ) ) )

	.dataa(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a36 ),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y78_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "000000000000000071E1F00000000000000000001FFFFFFF000000000000000007FFFFFFD00000000000000000FFFFFFF000000000000000002FFFFFFC000000000000000007FFFFFF0000000000000000007FFFFFE000000000000000001FFFFFFC000000000000000003FFFFFE000000000000000000BFFFFFC000000000000000001FFFFFE0008000000000000007FFFFF8000800000000000000FFFFFFC001000000000000000FFFFFC1E01000000000000003FFFFF87E01000000000000007FFFFC5FF0000000000000001FFFFE03FF8000000000000003FFFFE5DFFC00000000000000BFFFF22FFFC40000000000001FFFFC837FFF00000000000001FF";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FF80FFFFF80000000000007FFFE039FFFE8000000080000FFFF986FFFFE0000000080003FFFE41FFFFFD00000000A0007FFF81DFFFFE80000000080007FFF06DFFFFC0000000108003FFFC737FFFF00000000108003FFF06FFFFFC0000000010800FFFE1F9FFFF00000000030803FFF8FEFFFFC00000000030803FFE1FDFFFF800000000000D9FFF87F7FFFC000000000060D1FFE0FCFFFE8000000000030E07FC7F7FFF40000000000030E07F8FEFFFC80000000000000E03C7FBFFF400000000000010E030FB5FFC000000000000000F02BFCFFFA000000000000000F40FD3FFD8000000000000008F477C3FF20000000000000000F87023F9800000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000F8D20FF00000000000000000079C005000000000000000000078C0082000000000000000002786008400000000000000000F783002000000000000000007F3C3800000000000000000017E1E000000000000000000000FC1E0B4000000000000000006004F05700000000000000001E000780E0000000000000000300403C37C000000000000000E01803E1BE80000000000006CA07001F1BFC0000000000000F018000F07C40000000000000D018000F0788000000000000E84000003C1F4000000000000E2C800000E07000000000000074F000000F878000000000000BFE00000000300000000000003DE00000000000000000000000260000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "0000000000003F800000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N54
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a37  & ( 
// (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13~portadataout ) # (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( 
// !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a37  & ( (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13~portadataout 
// ) ) )

	.dataa(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a37 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000002B7502000000000000000000087E7FC200000000000000000100E03BC00000000000000001F80002F400000000000000003F8009DCC00000000000000005FC0DFE5C00000000000000001FC19FE980000000000000001FFC13FF0400000000000000013E83FF80C0000000000000007FF837C2080000000000000029F803E1C080000000000000009F8038BC1000000000000000600003DFD000000000000000100000C41FA00000000000000290001B21FE00000000000000A0008659CFE0000000000000140002D86478000000000000070000FD1E63800000000000000000202DE6340000000000000000014310188000000000000200";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "0484DA01C40000000C000000001AA3001D00000009A00008002B86B300100000005E0000001A8084400500000000C000000EA9CFB2024000000048001603956C28C0F000000014E0000241F0BFFB28000000004C00002DA44B7A490000000034C00080BBEFFFF700000000034C01000BE66FFD800000000034924904566FF7C8000000000446902FE7AFFFF0000000000064170263C3FFFF800000000007E6F81C4C2FFEA000000000001D440FC963FFE0000000000000D7C5F6E4C1C40000000000001914268DB27B00000000000000D722F16006600000000000000351EA340028000000000000009419DCC00800000000000000063CFA5C06800000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "000023993F00A00000000000000001AE67FAD000000000000000001AB3BF7000000000000000000E8A90F7400000000000000003F9181E2000000000000000007D559EE000000000000000001427A9DE000000000000000000DC68D4C00000000000000000E5D5569280000000000000000E870FBFC800000000000001031BB04C40C00000000000000FE2F8012BA0800000000000032A5A00114338000000000000BE3C800030ACA0000000000008153000020108000000000000276C000004ABC000000000000E1D00000125B40000000000006228000007BD0000000000000B46000000001000000000000074E00000000000000000000003C80000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000039200000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N12
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a35 ) ) ) # ( 
// !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a35 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a35 ),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,
\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 11;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 5;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 2047;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 11;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 5;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y75_N59
dffeas \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "0000000000000000AE0F2800000000000000000012E9DC4C000000000000000001F9A6E9E0000000000000000015BE28F200000000000000001B1B0C4CC00000000000000003332DE23A000000000000000002319D6C8000000000000000161612D83C000000000000000733E6961E0000000000000000A0054371B0000000000000002207EDBF7100000000000000036062A16A50000000000000012801944F76800000000000000F601241ABE0000000000000034FF94994590000000000000008EB5DB7CB40000000000000147CDC174B4A00000000000000C7D6E0513440000000000000F0F927CE74340000000000000419ED37823CC0000000000003F3";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "7AE87375BC0000002C000010E321EC18EC0000000AC0001F3C8217EAF318000000440001B2735ECFA5CC0000000B8000580DCEAD61A0800000015A00188F05E7D564A0000000132002B5CBA406161800000003EE0063A1AF19F1F6000000001AE00E3C928CC7F620000000006E023863B14582A0000000001D925915674D5FC00000000003DD9BDDF19AE9EB00000000002E8163F5923BB14000000000078DC94C2186E90000000000002A9DF82A462688000000000000F53D622D082E0000000000001A07AB353689400000000000012E328F4452D00000000000000A50B7BCF088000000000000004A0BF70D520000000000000006567D4447000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "000030202707E00000000000000002852BF6000000000000000000108EC40600000000000000000781C997400000000000000003DE01DCA00000000000000000252A86B8000000000000000003F97BAB000000000000000000744BAC400000000000000000A9AECB04800000000000000010B00EC1100000000000000181D01073ABE00000000000000239A401CBD680000000000006B5E5001546B4000000000000452F0000333620000000000004639000012A9C00000000000025380000006C000000000000071C0000016A7C000000000000203000000F01000000000000079000000000100000000000006B800000000000000000000001A40000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "0000000000001E400000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N27
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a40 ) ) ) # ( !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a40  & \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a40 ),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "0000000000000000C0FF00000000000000000000140683F900000000000000000000683C600000000000000000007FFF9E00000000000000000007FBF7E0000000000000000200FFFEFE0000000000000000400FE3BFC0000000000000001000F9F7F80000000000000002000F7FFF80000000000000000000B7FFF80000000000000010000FFFFF00000000000000000001FFFFF8000000000000008A007FFFFE0000000000000002E00FFFFFF0000000000000003E00BFFFFE0000000000000017FE87EFFFE0000000000000097FEBFCFFFC00000000000002EFEABB3FFFC00000000000002FFFDFF7FFFC00000000000017FFFBFCFFFFC00000000000007F";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "0C7F9FFFF00000000000003FFF1FE7FFFF8000000CC0000FFFCFF9FFFFF00000000C0000FFFFFFBFFFFF00000000C0007FFE7FCFFFFF800000000E0007FFDFF3FFFFE000000000E001FFF3FCFFFFE80000000006003FFFFD9FFFFE00000000006007FFFFE7FFFFC0000000000602B7FFF9FFFFE00000000000E02FFFFFFFFFFC000000000007183FFFCFFFFA00000000000070FFFFE3FFFF0000000000000103FBFCFFFFA0000000000000183FFF3FFFF00000000000000181FEC7FFF800000000000000183FF9FFFF8000000000000001C1FE7FFFD0000000000000080E1B9FFFE00000000000000000E1C3FFFC0000000000000000073CFFFE000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000033FFFFC00000000000000000073FFFE00000000000000000007BFFFC0000000000000000050BDFFF00000000000000000100FFFF8000000000000000002007F7F0000000000000000000021FBE00000000000000000000887CE000000000000000000008FFFB00000000000000000007047FB80000000000000000006007FFC000000000000000001001BF970000000000000000030011F9FC0000000000006F008000FFC08000000000000EF0100007FC000000000000009CC400001FE080000000000009CC800000FE0800000000000087F0000007E08000000000000432000000000000000000000063200000000000000000000001E60000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "0000000000001F400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N54
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a46  & ( 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) # ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a46  & ( 
// !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22~portadataout  ) ) ) # ( 
// !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a46  & ( !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(gnd),
	.datae(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a46 ),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y71_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000007F00000000000000000000001FFFFFFE000000000000000003FFFFFFE00000000000000000FFFFFFFE00000000000000001FFFFFFFE00000000000000007FFFFFFFC0000000000000000FFFFFFFFC0000000000000000FFFFFFFFC0000000000000003FFFFFFFF80000000000000007FFFFFFFF8000000000000001FFFFFFFFF8000000000000003FFFFFFFFF0000000000000007FFFFFFFFF000000000000001FFFFFFFFFE000000000000001FFFFFFFFFE00000000000000FFFFFFFFFFC00000000000000FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000007FFFFFFFFFFC0000000000000FFFFFFFFFFF80000000000003FF";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FFFFFFFFF80000000000007FFFFFFFFFFF0000000000001FFFFFFFFFFFF0000000000001FFFFFFFFFFFE0000000000007FFFFFFFFFFF0000000000000FFFFFFFFFFFE0000000000003FFFFFFFFFFF00000000000007FFFFFFFFFFE0000000000000FFFFFFFFFFF80000000000001FFFFFFFFFFC00000000000003FFFFFFFFFF8000000000000FFFFFFFFFFFC0000000000000FFFFFFFFFFF80000000000000FFFFFFFFFFC000000000000007FFFFFFFFF8000000000000007FFFFFFFFC0000000000000007FFFFFFFF00000000000000003FFFFFFFE00000000000000001FFFFFFF000000000000000001FFFFFFE000000000000000000FFFFFF000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "0000000FFFFFE0000000000000000000FFFFF000000000000000000007FFFC000000000000000000003FFF8000000000000000000000FFC0000000000000000000000FF800000000000000000000007E000000000000000000000003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000060000000000000000000000003F400000000000000000000003FC00000000000003000000001FC00000000000003000000001F800000000000000000000001F0000000000000000000000000000000000000000000000000000000000000002000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N33
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a47 ) ) ) # ( !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( 
// (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a47 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a47 ),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "000000000000000081FE00000000000000000000000000010000000000000000000000002000000000000000008000000E000000000000000000000003E00000000000000004000000FE00000000000000000000001FC00000000000000000000003F80000000000000000000001FF80000000000000000000003FF8000000000000000000001FFF0000000000000000000007FFF8000000000000008000003FFE000000000000000000003FFFF000000000000000000007FFFE00000000000000000003AFFFE0000000000000000001FCFFFC0000000000000000003A3FFFC000000000000000000FD3FFF8000000000000100003FCFFFFC000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "007F1FFFF000000000000000001FC7FFFF8000000F800000000779FFFFF0000000F800000001FE3FFFFF0000000F800000007E0FFFFF80000000FA0000000F93FFFFE00000000F800000038CFFFFE800000000F8000000F91FFFFE000000000F8000001E07FFFFC000000000F802000701FFFFE0000000000F800001E03FFFF40000000003FD8000780FFFFA00000000001FD0001F03FFFF000000000000FE000380FFFFA000000000000FE000701FFFF0000000000001FE003807FFF80000000000000FE00F00FFFF80000000000000FF01403FFFD00000000000000FF0100FFFE0000000000000007F0083FFFC0000000000000003F80CFFFE000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00003F82DFFFC00000000000000003F83FFFE000000000000000003F83FFFC000000000000000005F81FFF0000000000000000010F80FF80000000000000000000FC07F00000000000000000081FE03E00000000000000000103FE00A000000000000000001FF8F017000000000000000001FF0780E00000000000000000FFE07C07C00000000000001F1FF001E05E00000000000001F5FF001F047C0000000000007FFF8000F0030000000000000FDFF000070074000000000000987C00001C00C00000000000098F800000E0080000000000008CF000000780800000000000043E000000000000000000000043E00000000000000000000005FE0000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "0000000000001F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N57
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a38 ) ) ) # ( 
// !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a38 
// ) ) )

	.dataa(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a38 ),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "000000000000000006AF7E000000000000000000299F4095000000000000000003DB1113D00000000000000000B081955E00000000000000000908FD5A600000000000000005B61041E80000000000000000FA601CDA0000000000000000038606690C00000000000000017121898800000000000000005FF87ABF880000000000000009FFD311DC8000000000000003801E52285800000000000001F5FF898B58000000000000001D9FF15A63500000000000000365FF5AE91B0000000000000048FDDB2A3D20000000000000028EBA1459A000000000000007303DF7BD854000000000000000074EA4849000000000000008FE03258B888000000000000586";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "F787707F2C0000000400004701E2EB17B600000002600000C5573C841100000000460003FD96360911CC0000000580000842C5358D6B0000000138001F043F31A63BF0000000040006E1911709A20000000001D800D6480FD80BA60000000022A00FFC651461B1A000000000C000CDEA6B867F900000000025A210F3EA28C0340000000005C22F8C92233C1C00000000005EFC400C33FDC0C000000000044070BF176809A0000000000035B713BDC623EC0000000000010E63252D3FE80000000000001464783AA6660000000000000030C59DA959B00000000000000775C0DEC1780000000000000087D52B892A00000000000000055A7C55D0800000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "0000268318FFE00000000000000003A0EB4EB0000000000000000075BB84E8000000000000000005C6CDC9400000000000000001DE1DDF2000000000000000001A9AF5D0000000000000000010AFC1BF0000000000000000024EF182A0000000000000000054C74DE680000000000000000ED20E338800000000000001C0D5A021022000000000000019102803FE890000000000000431C40009EF00000000000000DF33C0014610A000000000000E24800009D680000000000000183C0000215200000000000006448000009EC80000000000007090000000F1800000000000062B0000000030000000000000AAE000000000000000000000065E0000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "0000000000002D800000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y75_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,
\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 11;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 5;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 2047;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 11;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 5;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N3
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17~portadataout ) # (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) # ( 
// !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17~portadataout ) ) )

	.dataa(gnd),
	.datab(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000008BFACC0000000000000000000BF97C030000000000000000043F94C3A000000000000000006F800264000000000000000036F8048B400000000000000004490001F4000000000000000025901D5F40000000000000001079060A300000000000000004CFD0815F0000000000000000FFFF481D280000000000000027FFF0F81C80000000000000047FFE3994680000000000000115FF83EF81000000000000000D1FF08F8CB000000000000003C1FF4AEFEC00000000000000E801ECDBA2E0000000000000068034350A3C000000000000021015C1CE5940000000000000100009C1FEDC0000000000003800067280330000000000000788";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FED4B179300000000400000018F2DA9FD68000000860001803BDFBE8EB08000000600003001089C52E5700000000A00017BDECACF410C0000001C0000EFB79594C40A00000000C60031C6F9E57807800000000E20059D9EE2F7BEC0000000001C009839108FFCF600000000298037A1BC50BFF500000000044E01B0CF425B7CC00000000055147F946BC0FDF000000000036740E6ED9833A800000000002FBB2044F48072000000000002F42EC03FCA0180000000000036F56754168200000000000001C3F4497DC9780000000000000BE231F3F58A00000000000000631CF603F48000000000000009BC0AE36F400000000000000020F93743B000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000E5F468080000000000000000120DF5E1000000000000000005C1EB44000000000000000000E6437C6400000000000000003786B940000000000000000005F49BC580000000000000000085CF89F000000000000000002DB74FB20000000000000000024793BFD00000000000000001E4D0C251800000000000001C322400825000000000000000232F003422800000000000003EB3F000BF7F0000000000000765140010E7E80000000000007C620000E51300000000000005F0200003767C00000000000009180000074FC000000000000C2400000004D000000000000084E000000005000000000000080D00000000000000000000006B00000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "0000000000003D800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N15
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a42 ) ) ) # ( !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a42 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a42 ),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000009E2AA20000000000000000002BF97C06000000000000000007FF97C3800000000000000000FF80006C00000000000000003FF80409400000000000000009FF00014400000000000000003FF01C4800000000000000000FFF060AC40000000000000001FFF0812040000000000000007FFF482258000000000000002FFFF00FE38000000000000003FFFE077FA000000000000000F5FF802FFF000000000000000D1FF0340FC000000000000003C1FF4631FC000000000000006801783DC3E000000000000006801533EC3E0000000000000510155EF0614000000000000010002E130718000000000000180005D771DC4000000000000180";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "F3AF1681CC0000000C00000000E79F601880000001600010003379A2032000000096000100097C74004700000006400080019375F00340000000D4001800A5BE2C40F0000000140002020F6E5F8338000000003E004024DB7B7BEB000000003E20080004F0FFFFC0000000029E034806009FFFA00000000019321001C03FF7F000000000071C57C61997FFD40000000000522B001C11FFFA80000000000722FC0781BFFE600000000000325E003093DFD0000000000000AFF22BEBD7D80000000000000823490F237B00000000000000E0130010A720000000000000011F844B009800000000000000394471000600000000000000073883D402800000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "000001E4EE00C000000000000000037EDB5E300000000000000000338EFC4C00000000000000000E941247C000000000000000029D0575E0000000000000000041F86748000000000000000010F5256E000000000000000001B57FA4000000000000000000B91407AD800000000000000019CA0BAC08000000000000008197B078204000000000000000CE7001668E800000000000013884001E4B60000000000000923300019156E000000000000907A00008356C000000000000CC3000003C558000000000000E658000018C240000000000006AA8000000458000000000000FE6000000001000000000000004E00000000000000000000006120000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000018400000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N0
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a43 ) ) ) # ( !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a43 ) ) )

	.dataa(gnd),
	.datab(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a43 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "0000000000000000154B200000000000000000002499A291000000000000000005644DD2800000000000000001193E5A3000000000000000003ED302B90000000000000000098D2033340000000000000000B5D0032660000000000000001D98019808000000000000000565456CAB0000000000000000200474D300000000000000001207FF0C930000000000000000C07F53911000000000000001B9FE1585DE0000000000000004BFE194B3B000000000000000C40628BA5300000000000000F72A2FCC71C00000000000000BEDA549D5A600000000000000F8EB2D9C9900000000000000D1019E95016400000000000029180FE8291740000000000006B1";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "EB987CF0C80000002400001893E2CEF0D40000000180001C810B5DF11910000000900001B1FD44A14BE40000000A20008BA5C560B335C0000001000018FF9D4716A08000000012200674CE8691F9480000000182000FEA1FC09E2500000000056004DCD1CD5BBBA00000000392011845449C01600000000009D2199E2CB73E3800000000047645D7A47DCFCE000000000006B5CE5473C53B400000000007340386C4F6EDA00000000000202126BC799DAC0000000000007D0269D5DE0C000000000000004417F8E999000000000000016921238EC7A000000000000004C3306AB07000000000000000DC18C00628000000000000000549B38E21000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "000017338500C000000000000000011DDA2D900000000000000000544E1B2A000000000000000000C8B0D1800000000000000003FD33E0400000000000000000114BDC300000000000000000111B4A8800000000000000000207B18A400000000000000000C47D067700000000000000000C270C97B80000000000000183769073CD8000000000000010231C0285BA80000000000002A9F8000FF668000000000000ACFE0000FC96A000000000000E4E30000C65AC000000000000A72400002DAA000000000000027C000000B5B00000000000003CC800000AC400000000000008B90000000060000000000000E8200000000000000000000002A00000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000017C00000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N3
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1~portadataout ) # (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( 
// !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1~portadataout ) ) )

	.dataa(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y77_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000002CCCCC0000000000000000002BF97C06000000000000000007FF97C38000000000000000017F80006000000000000000000FF80408800000000000000001FF00013A00000000000000003FF01C47A0000000000000000FFF0609F80000000000000005FFF080FF8000000000000000BFFF481FF0000000000000000FFFF007FF8000000000000001FFFE00FFF800000000000000F5FF800FFE000000000000000D1FF0020FE000000000000003C1FF4181FE00000000000000E8017B9603E00000000000001680147BF03E0000000000000110156CBF81000000000000001000280BF8180000000000000800070AFFE08000000000000780";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "F3F84FFE080000000000004000EC1BFFE080000003C000000034065FFCC0000000FE00010000824BFFB80000000B60000001BC2A0FFC00000000240018002A0ED3BF00000000032002000C83A07CD8000000010C008000426484100000000030C000001C1D000040000000036C0348050760002000000000260010004020080400000000062F27C050300026000000000021B7000B1F00048000000000001E740602800040000000000001BE4060D0001800000000000112321939000C00000000000003EB46002003000000000000011E0241B0000000000000000004F7B4080008000000000000004732BD00040000000000000006FBCB5402800000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00003FD4DE00C00000000000000003F83B5E3000000000000000003F91FC4E000000000000000008F58FC78000000000000000030F01F5C0000000000000000050F83B580000000000000000080DE3B700000000000000000303779180000000000000000040F3004680000000000000001039039D4800000000000001000F807B10A00000000000001F01E8005F8B80000000000002C87E000EDD98000000000000E00D80000CCD000000000000085860000CCC9400000000000060CE0000232C0000000000000403000000FA64000000000000DB1000000C2380000000000002F100000000400000000000001C2000000000000000000000053A0000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000033C00000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N48
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44  ) ) # ( !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20~portadataout  ) )

	.dataa(gnd),
	.datab(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a44 ),
	.datad(gnd),
	.datae(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .lut_mask = 64'h33330F0F33330F0F;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "000000000000000030F0F00000000000000000000BF97C07000000000000000007FF97C39000000000000000007F80006000000000000000003FF80408000000000000000001FF0001000000000000000000BFF01C4000000000000000000FFF0608000000000000000001FFF080000000000000000000FFFF480000000000000000000FFFF000008000000000000007FFFE00000800000000000000F5FF801001000000000000001D1FF001F01000000000000003C1FF407E01000000000000006801781FFC0000000000000016801483FFC000000000000001101564DFFE80000000000000D000220BFFE0000000000000180004837FFF0000000000000180";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "F3807FFFF80000000000004000F019FFFF80000003400000003106FFFFF0000000F400030000407FFFFD0000000F60000001801FFFFE80000000F4000000200DFFFFC00000001F6002000C037FFFF000000001FA000000227FFFFC000000001FA00800021BFFFF0000000003FA03480006FFFFC0000000003F605000001FFFF00000000003FB07C0203FFFFC00000000007F9100001CFFFF800000000003FF0C04037FFFC000000000003FE9C000CFFFE8000000000001FF8E013EFFF40000000000001FF08006DFFC00000000000000FE5E018FFFE000000000000007F66467FFF800000000000000FF6E3CFFFA0000000000000003F9442BFD800000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00003FDC01FF200000000000000003F944A1C000000000000000003F8803B2000000000000000002F46038400000000000000000FF030A2000000000000000005FF818A000000000000000001FFDE080000000000000000001FF778F0000000000000000007FF4000500000000000000000FF80382580000000000000003FF8078F8400000000000001FFFE80241C980000000000007F7FD000E398C00000000000010FF000003C3800000000000012FF800003C7C000000000000E4B8000000E30000000000000E4B00000006100000000000007F0000000FE08000000000000BCC00000000300000000000005CC00000000000000000000004180000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "0000000000003F600000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N36
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a45  ) 
// ) # ( !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21~portadataout  ) )

	.dataa(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(gnd),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a45 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,
\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 11;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 5;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 2047;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 11;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 5;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y76_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000007E00000000000000000000001FFFFFFE000000000000000003FFFFFFE000000000000000007FFFFFFE00000000000000001FFFFFFFE00000000000000003FFFFFFFC0000000000000000FFFFFFFFC0000000000000000FFFFFFFFC0000000000000003FFFFFFFF80000000000000007FFFFFFFF8000000000000001FFFFFFFFF8000000000000003FFFFFFFFF0000000000000007FFFFFFFFF000000000000001FFFFFFFFFE000000000000001FFFFFFFFFE00000000000000FFFFFFFFFFC00000000000000FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000007FFFFFFFFFFC0000000000000FFFFFFFFFFF80000000000003FF";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFF80000000000007FFFFFFFFFFF0000000040001FFFFFFFFFFFF0000000040001FFFFFFFFFFFE0000000040007FFFFFFFFFFF0000000004000FFFFFFFFFFFE0000000006003FFFFFFFFFFF00000000006007FFFFFFFFFFE0000000000600FFFFFFFFFFF80000000000601FFFFFFFFFFC00000000000603FFFFFFFFFF80000000000027FFFFFFFFFFC0000000000002FFFFFFFFFFF80000000000001FFFFFFFFFFC00000000000001FFFFFFFFFF800000000000001FFFFFFFFFC000000000000001FFFFFFFFF0000000000000000FFFFFFFFE0000000000000000FFFFFFFF00000000000000000FFFFFFFE000000000000000007FFFFFF000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "0000007FFFFFE0000000000000000007FFFFF00000000000000000007FFFFC00000000000000000007FFFF800000000000000000007FFFC000000000000000000003FFF8000000000000000000001FFE0000000000000000000001FFE0000000000000000000000FE800000000000000000000007F180000000000000000000003F800000000000000000000001FE10000000000000000000000FF80000000000000000000000FFFC000000000000020000000FFFC0000000000000780000003FF80000000000000700000001FF800000000000003000000007F0000000000000000000000000000000000000000000000000000000000000002000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N21
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39  ) ) # ( !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) )

	.dataa(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a39 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h00FF00FF55555555;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N51
cyclonev_lcell_comb \vga|ds|Equal1~0 (
// Equation(s):
// \vga|ds|Equal1~0_combout  = ( !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout  & ( (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & 
// (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  & !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout )) ) )

	.dataa(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.datad(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal1~0 .extended_lut = "off";
defparam \vga|ds|Equal1~0 .lut_mask = 64'hA000A00000000000;
defparam \vga|ds|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N12
cyclonev_lcell_comb \vga|ds|Equal1~1 (
// Equation(s):
// \vga|ds|Equal1~1_combout  = ( \vga|ds|Equal1~0_combout  & ( (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout  & (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  
// & (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  & !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ),
	.datab(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.datad(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\vga|ds|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal1~1 .extended_lut = "off";
defparam \vga|ds|Equal1~1 .lut_mask = 64'h0000000080008000;
defparam \vga|ds|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N30
cyclonev_lcell_comb \vga|ds|Equal1~2 (
// Equation(s):
// \vga|ds|Equal1~2_combout  = ( \vga|ds|Equal1~1_combout  & ( (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout  & (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  
// & (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  & !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ),
	.datab(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.datad(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\vga|ds|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal1~2 .extended_lut = "off";
defparam \vga|ds|Equal1~2 .lut_mask = 64'h0000000080008000;
defparam \vga|ds|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "000000000000000003FC00000000000000000000000000010000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000400000002000000000000000000000003000000000000000000000000F800000000000000000000003F80000000000000000000001FF00000000000000000000007FF00000000000000000000007FE8000000000000008000001FFE0000000000000000000003FFF000000000000000000000FFFC000000000000008000010FFFE0000000000000000000B0FFFC000000000000000000283FFF8000000000000000000A03FFF800000000000010000380FFFFC000000000000200";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00781FFFF000000000000000001403FFFF8000000E000010000500FFFFF0000000E000000000403FFFFF0000000F00000000300FFFFE80000000F20000000A03FFFFE00000000F00000000007FFFE800000001F0004000601FFFFE000000001F0000000E03FFFF4000000003F002000001FFFFE0000000003F000000403FFFF40000000003F1E000300FFFFA00000000003F1E000801FFFF000000000003F0780200FFFFA000000000003E0780201FFFF0000000000001F0381807FFF80000000000000F004000FFFF80000000000000E01C003FFFD00000000000000E04000FFFE000000000000000604001FFFC000000000000000000077FFE000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "000020004FFFC000000000000000030007FFE000000000000000003002FFFC000000000000000007001FFF000000000000000001F000FF8000000000000000007F8007F000000000000000000FFC003E000000000000000001FF8002A000000000000000007FF800C000000000000000000FF3000E000000000000000003FC2040300000000000000001FF080001E0000000000000021FF000001F8400000000000060FE0000007F0000000000000A0FF0000002FC000000000000003C0000001F800000000000000280000000780000000000000010000000078000000000000E00000000000000000000000060000000000000000000000007E20000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "0000000000003F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N33
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6~portadataout ) # (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( 
// !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6~portadataout ) ) )

	.dataa(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000007C00000000000000000000001FFFFFFE000000000000000003FFFFFFE000000000000000007FFFFFFE00000000000000001FFFFFFFE00000000000000003FFFFFFFC0000000000000000FFFFFFFFC0000000000000000FFFFFFFFC0000000000000003FFFFFFFF80000000000000007FFFFFFFF8000000000000001FFFFFFFFF8000000000000003FFFFFFFFF0000000000000007FFFFFFFFF000000000000001FFFFFFFFFE000000000000001FFFFFFFFFE000000000000007FFFFFFFFFC00000000000000FFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000007FFFFFFFFFFC0000000000000FFFFFFFFFFF80000000000001FF";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFF80000000000007FFFFFFFFFFF00000001C0000FFFFFFFFFFFF00000001C0001FFFFFFFFFFFE00000000C0007FFFFFFFFFFF000000000C000FFFFFFFFFFFE000000000E003FFFFFFFFFFF0000000000E003FFFFFFFFFFE0000000000E00FFFFFFFFFFF80000000000E01FFFFFFFFFFC00000000000E03FFFFFFFFFF800000000000E1FFFFFFFFFFC000000000000E1FFFFFFFFFF8000000000000F87FFFFFFFFC0000000000001F87FFFFFFFF80000000000000FC7FFFFFFFC00000000000000FFBFFFFFFF000000000000001FE3FFFFFFE000000000000001FFFFFFFFF0000000000000001FFFFFFFFE0000000000000003FFFCFFFF000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00001FFFFFFFE00000000000000000FFFFFFF000000000000000000FFFFFFC000000000000000000FFFFFF8000000000000000000FFFFFC00000000000000000007FFFF800000000000000000003FFFE000000000000000000007FFFE000000000000000000000FFFF0000000000000000000C07FFF8000000000000000003C03FFFC00000000000001E00F001FFFF00000000000001E00F001FFFF80000000000007F018000FFFFC0000000000007F0000007FFFC000000000000FFC000001FFFC000000000000FFD000000FFF8000000000000FFE0000007FF00000000000007FE00000000000000000000007FE00000000000000000000003FC0000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "0000000000001FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N30
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a31  & ( 
// (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7~portadataout ) # (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( 
// !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a31  & ( (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7~portadataout 
// ) ) )

	.dataa(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y78_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "000000000000000077592E000000000000000000218F813F0000000000000000027315C4F00000000000000001CD3FFD1600000000000000001C93F205A00000000000000008C932211200000000000000008D126149400000000000000017F42CA9C400000000000000047A840A8A80000000000000005FF84FACF80000000000000011F8052A610000000000000006DF8043CF7800000000000001AB01EDDAAB000000000000001A201DDB9C700000000000000197F9A1FEA9000000000000003FD6446D8B800000000000001D7145A39A5E0000000000000007350305BA000000000000006EFF7B157D740000000000003AE61CD088578000000000000078";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "F86C1CF7140000002400005CECFD16F0D980000007E0001F362439511F10000000860002F6856F4D4BCA000000096000F0357938B332C00000017C001870F1E82EA090000000096004813AF17FFE9000000001A000784428EDFA5600000000144009235FCF87F5E00000000208013E31DEDC0510000000004D82766A0DDCC03C00000000008FAA16E2FFD43C00000000002670BC0538E4C14000000000057BF6A7731E0D60000000000024A531DA4803B400000000000259D0559637E8000000000000175C9B31E9978000000000000031FC963619A0000000000000068BB5A231F0000000000000007532C0C67E0000000000000000E284E9A7000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "0000348B7B78E0000000000000000393003AE000000000000000002C43536800000000000000000DEE2A16400000000000000000C528E4C0000000000000000025660C4800000000000000001E5261ED0000000000000000032CBF2B400000000000000000FBED09068000000000000000139E0A460800000000000001C3250001928000000000000016E468016697000000000000045A68001BC2D8000000000000F699C000770960000000000003A2700007461C000000000000AA3200003057C00000000000098B000001478C0000000000003CA000000E4D80000000000007F70000000000000000000000C0400000000000000000000003240000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000002E00000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N51
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a33  & ( 
// (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9~portadataout ) # (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( 
// !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a33  & ( (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9~portadataout 
// ) ) )

	.dataa(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a33 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,
\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 11;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 5;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 2047;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 11;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 5;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "0000000000000000D292520000000000000000001FFFFFF30000000000000000021BFFFFC0000000000000000160FFDFE40000000000000000080FFEFAC0000000000000000000FFB0BE0000000000000000A40FFE1CA0000000000000001000FF81000000000000000000000FE0C040000000000000008003F84358000000000000002C000F11FC80000000000000010000C6BFF800000000000000C001FCD4FD0000000000000016001F3583D000000000000002A3F9E53C1700000000000000F8FCDE9161C00000000000001F1FE9F57E0400000000000007E7FF3D269C40000000000000DEFFE03CE5C80000000000000CFFEDCB502700000000000002CF";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FEA53807340000000C00005F7FCA608012000000024000177FCBBAD519C0000000260001CFFDA43EDBE800000007A0002FFC0E03EBFDC0000000BE0019FFF560AFFF900000001D4003FD80EEC7FEC000000000F6007FD3B345FFF4000000003EC003FC161E3FFC8000000001AE03F7CDE2A3FF40000000000A127FF9387089C800000000003067BE6440202A000000000023FCFFD3B19A04000000000007980FCC87F801A000000000001ABCF1D48C002800000000000137F940D608040000000000001FCC7EF9AD82000000000000006946D1DFC0C00000000000000E9027D37E6800000000000000E93E153FF80000000000000002DD13A3FD800000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00002D359CFF200000000000000003BEF883C000000000000000001D6720F200000000000000000DD67388400000000000000002351589E000000000000000006FBD3EC000000000000000001114BD860000000000000000024198C980000000000000000080C26D16800000000000000007D6024010000000000000014135D017F98000000000000004277002AA46800000000000021096000987280000000000003216C0002F8AA000000000000DD7700002DD14000000000000865C000022E780000000000003CA800001D3F40000000000002D9800000E59800000000000010200000000000000000000005AE000000000000000000000050E0000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000005C00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N24
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a27  ) ) ) # ( 
// !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a27  
// ) ) ) # ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a27 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h0000FFFF33333333;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "000000000000000083E3E00000000000000000000000000E0000000000000000040000007000000000000000008000201E000000000000000020000107E0000000000000000600004FFC0000000000000000400001FCC0000000000000001000007F00000000000000000200001FC00000000000000000800007E00800000000000000100000F800800000000000000400003F801800000000000000800003E00000000000000000080000FC00000000000000000300001F000200000000000000800006FF80000000000000001000034FF800000000000000020000D79FE040000000000000200015F7FE040000000000001000007C7FF80000000000000300";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "01879FFFC800000000000020002BFDFFFC8000000E400018001AF97FFFE0000000E400020003BFCFFFFD0000000F60005003CFCFFFFF00000000F400060015F0FFFFC00000001F6000027FFCBFFFF000000000F600402D9DAFFFF8000000000F600403F1E5FFFF8000000000F602003FF87FFF80000000001F600007B7CFFFF80000000005F7F801CF97FFF400000000005F1E0037C27FFE800000000001F2783DF80FFE4000000000001E078FDB23FFC8000000000000F1B8E608F7F40000000000001F184F81127C00000000000000E09DF8403F200000000000000E0A1810019800000000000000E0A1C200020000000000000004063B8000800000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "000020FBB00000000000000000000107F80000000000000000000030FD00020000000000000000010FE00040000000000000000100FF002000000000000000000083F80000000000000000001E0C7FC0000000000000000001FF87FD4000000000000000007FFD1F2800000000000000001FF301F1E80000000000000000FC204FCE0000000000000001DF00027E01800000000000041FF00007E05400000000000080FE00001F814000000000000C2FF80009FD000000000000007FBC00002FE00000000000000F728000003F800000000000007710000009F880000000000001C400000000300000000000001C000000000000000000000000120000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "0000000000001AE00000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N39
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29  ) ) # ( !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a29 ),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "0000000000000000E31B9C0000000000000000003FFFFFF1000000000000000007FFFFFFA00000000000000000FFFFDFEE00000000000000001FFFFEF9E00000000000000005FFFFB07C00000000000000003BFFFE0CC0000000000000001FFFFF83000000000000000005FFFFE1C000000000000000007FFFF82008000000000000000FFFFF08000000000000000003FFFFC18010000000000000007FFFFC2B010000000000000007FFFF0DFC1000000000000002FFFFE37FEB00000000000000FFFFFAA67E200000000000000FFFFC48E7FA00000000000001FFFF325F1FC00000000000009FFFE7CBF9F40000000000000FFFFCF23FC700000000000006FF";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FE0667F8300000000000005FFFDB877FE380000006A00017FFE3478AE6100000006A0001FFFCFA1124100000000320002FFC4C10040180000000700011FFE58D500000000000138003FD8383C00018000000013800FFD28A5000040000000033200BFC101C0000C0000000037001FFC7068000600000000027E07FF88810000C0000000002F987FE4868000C00000000006F7BFFC73E8001800000000002757BC1047001C000000000002677B044CC0030000000000001F33B21E308080000000000001F3077786D8300000000000001E77F460FC0C00000000000000E701787FE6800000000000000A700AEFFFC00000000000000003BCB7FFF800000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00002304B3FFE0000000000000000379FBFFF00000000000000000131D1FFC00000000000000000F31E07F800000000000000002130E06000000000000000000319CF828000000000000000011FD83F100000000000000000200883D40000000000000000001F66336800000000000000010330E311000000000000001810C0030C9A000000000000019210001965E80000000000007D0700018602C0000000000000F0E00016386C000000000000CD8F000023D70000000000000F13A000011E080000000000005BE800000CF8C0000000000005AF000000E3880000000000000BB00000000500000000000001FE000000000000000000000023C0000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000005400000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N54
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a28 ) ) ) # ( 
// !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a28 ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a28 ),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "0000000000000000FE475C00000000000000000030065FF5000000000000000001E4203DC000000000000000018701D7F600000000000000002630FED860000000000000000D031FB0FA00000000000000004433FEB4E0000000000000000E073F87C40000000000000003DBF3E37C0000000000000000BFFCBBACA80000000000000023FFF372638000000000000003FFFF084E10000000000000013FFE0F74F20000000000000011FFE37263C0000000000000005C062A7A1700000000000000C703AA4EDDE000000000000018E215CC17C2000000000000031800DE69C2400000000000008100438513B80000000000000E00106F0FA48000000000000230";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "04C9C2062800000004000010890CC1800B0000000F400008BE20A1A619D80000003A0001B39DD4229BED0000000BC000AC7C9F7C59FB80000001280009FFF61D0F3F20000000076001BD81712E05E800000000460033D67612E19D0000000034C0083C21B2C403E0000000015E00AFC6854C02900000000065206B79680176000000000002C3B26ED3B3DFDB000000000055347E4622A5F9800000000006358CD0C7371F0000000000002073125C04E3D8000000000003DEBB27C749C000000000000003A27982D5010000000000000088EC8F81C0A000000000000004A86FA08E48000000000000003AB33440F60000000000000000FBC99D9B000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00001D7F95F8A000000000000000000FC57C1000000000000000004729A70200000000000000000E73A1B6400000000000000003C41BD3C00000000000000000326D2850000000000000000018B6452F000000000000000001823351C00000000000000000FA3434588000000000000000007B0617900000000000000181DE405B0060000000000000072A000329B98000000000000587330002A4A000000000000042E58001F01A8000000000000C6198000BBD0C000000000000D2E20000267B400000000000008A80000165840000000000006D400000021A8000000000000443000000007000000000000087D00000000000000000000005CE0000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000025000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N42
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26~portadataout  ) ) # ( !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N36
cyclonev_lcell_comb \vga|ds|Equal1~3 (
// Equation(s):
// \vga|ds|Equal1~3_combout  = ( !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & 
// (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout )) ) )

	.dataa(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.datab(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal1~3 .extended_lut = "off";
defparam \vga|ds|Equal1~3 .lut_mask = 64'h8080808000000000;
defparam \vga|ds|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\vga|ds|sp|Add0~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga|ds|sp|Add0~53_sumout ,\vga|ds|sp|Add0~49_sumout ,\vga|ds|sp|Add0~45_sumout ,\vga|ds|sp|Add0~41_sumout ,\vga|ds|sp|Add0~37_sumout ,\vga|ds|sp|Add0~33_sumout ,\vga|ds|sp|Add0~29_sumout ,\vga|ds|sp|Add0~25_sumout ,\vga|ds|sp|Add0~21_sumout ,
\vga|ds|sp|Add0~17_sumout ,\vga|ds|sp|Add0~13_sumout ,\vga|ds|sp|Add0~9_sumout ,\vga|ds|sp|Add0~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../zelda_sword.mif";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp|sprite_cars:sprite_c2|altsyncram:altsyncram_component|altsyncram_89g1:auto_generated|ALTSYNCRAM";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 10000;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000009FCDE00000000000000000002E915CA4000000000000000007412A15E000000000000000016241871C00000000000000000F64F4B180000000000000000F34D21F0600000000000000005ECE628F40000000000000001019ED28C400000000000000072C19733D8000000000000000FFF93DFF480000000000000011F81246B300000000000000003F9DD8564000000000000001B8FE6CE976800000000000000DBFEE772BE0000000000000011006834C98000000000000008037320F276000000000000004EE3849955A0000000000000538C88D6ED6800000000000006F07D82F06280000000000002CE7E61A876040000000000002BA";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "6B11EC8DB80000000C0000249D124BE71C000000074000003BB8F0750DE00000007A0003C60AA9445A5800000003C000DB98B0FADE58400000000C00097C7C092E9B00000000182002F5B43481EE3800000003CA00B7A650CB0A7C000000001BA00E5C6C9538774000000000A2021E5CCF7A79000000000058F276F2B6A55E3400000000018C759C0F2B05C8000000000020E461BE5E64B5C00000000004760473D681F6A0000000000035302CD6764778000000000003910E1E2216320000000000001C1A0DF5B68840000000000001DD648EE433F0000000000000060022C4FE68000000000000005E6AA5BDAE00000000000000027B93C048000000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00003F6B070720000000000000000378FEEAF00000000000000000678C403800000000000000000459FD3080000000000000000391D9EEA000000000000000002272C668000000000000000017A0FDB6000000000000000000FBDAE98000000000000000001CE320C680000000000000000E150E239000000000000000418F707EAC0000000000000010ED24025EA20000000000000487960001D18C000000000000A7784000AB3100000000000008FFB0000098D0000000000000C8AA00003A27400000000000079B000000A8E4000000000000985000000A828000000000000DA3000000003000000000000053C00000000000000000000002BC0000000000";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000033C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N48
cyclonev_lcell_comb \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout  = ( \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a32  ) ) # ( !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a32 ),
	.datad(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N57
cyclonev_lcell_comb \vga|ds|Equal1~4 (
// Equation(s):
// \vga|ds|Equal1~4_combout  = ( !\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout  & ( (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & 
// (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & (!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout  & \vga|ds|Equal1~3_combout ))) ) )

	.dataa(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.datab(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.datad(!\vga|ds|Equal1~3_combout ),
	.datae(gnd),
	.dataf(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal1~4 .extended_lut = "off";
defparam \vga|ds|Equal1~4 .lut_mask = 64'h0080008000000000;
defparam \vga|ds|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N42
cyclonev_lcell_comb \vga|ds|Equal1~5 (
// Equation(s):
// \vga|ds|Equal1~5_combout  = ( \vga|ds|Equal1~2_combout  & ( \vga|ds|Equal1~4_combout  & ( (((\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ) # 
// (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout )) # (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout )) # 
// (\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ) ) ) ) # ( !\vga|ds|Equal1~2_combout  & ( \vga|ds|Equal1~4_combout  ) ) # ( \vga|ds|Equal1~2_combout  & ( !\vga|ds|Equal1~4_combout  ) ) # ( 
// !\vga|ds|Equal1~2_combout  & ( !\vga|ds|Equal1~4_combout  ) )

	.dataa(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.datab(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ),
	.datad(!\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.datae(!\vga|ds|Equal1~2_combout ),
	.dataf(!\vga|ds|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Equal1~5 .extended_lut = "off";
defparam \vga|ds|Equal1~5 .lut_mask = 64'hFFFFFFFFFFFF7FFF;
defparam \vga|ds|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N16
dffeas \vga|ds|R[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|R[0]~feeder_combout ),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|ds|always0~4_combout ),
	.sload(\vga|ds|Equal1~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|R[0] .is_wysiwyg = "true";
defparam \vga|ds|R[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y77_N5
dffeas \vga|ds|fade[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|fade [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|fade[1] .is_wysiwyg = "true";
defparam \vga|ds|fade[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y77_N23
dffeas \vga|ds|fade[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|fade [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|fade[7] .is_wysiwyg = "true";
defparam \vga|ds|fade[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N3
cyclonev_lcell_comb \vga|ds|Add2~5 (
// Equation(s):
// \vga|ds|Add2~5_sumout  = SUM(( \vga|ds|fade [1] ) + ( \vga|ds|change~q  ) + ( \vga|ds|Add2~2  ))
// \vga|ds|Add2~6  = CARRY(( \vga|ds|fade [1] ) + ( \vga|ds|change~q  ) + ( \vga|ds|Add2~2  ))

	.dataa(!\vga|ds|fade [1]),
	.datab(gnd),
	.datac(!\vga|ds|change~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add2~5_sumout ),
	.cout(\vga|ds|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add2~5 .extended_lut = "off";
defparam \vga|ds|Add2~5 .lut_mask = 64'h0000F0F000005555;
defparam \vga|ds|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N6
cyclonev_lcell_comb \vga|ds|Add2~9 (
// Equation(s):
// \vga|ds|Add2~9_sumout  = SUM(( \vga|ds|fade [2] ) + ( GND ) + ( \vga|ds|Add2~6  ))
// \vga|ds|Add2~10  = CARRY(( \vga|ds|fade [2] ) + ( GND ) + ( \vga|ds|Add2~6  ))

	.dataa(gnd),
	.datab(!\vga|ds|fade [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add2~9_sumout ),
	.cout(\vga|ds|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add2~9 .extended_lut = "off";
defparam \vga|ds|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|ds|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N8
dffeas \vga|ds|fade[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|fade [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|fade[2] .is_wysiwyg = "true";
defparam \vga|ds|fade[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N9
cyclonev_lcell_comb \vga|ds|Add2~13 (
// Equation(s):
// \vga|ds|Add2~13_sumout  = SUM(( \vga|ds|fade [3] ) + ( GND ) + ( \vga|ds|Add2~10  ))
// \vga|ds|Add2~14  = CARRY(( \vga|ds|fade [3] ) + ( GND ) + ( \vga|ds|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|fade [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add2~13_sumout ),
	.cout(\vga|ds|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add2~13 .extended_lut = "off";
defparam \vga|ds|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|ds|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N11
dffeas \vga|ds|fade[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|fade [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|fade[3] .is_wysiwyg = "true";
defparam \vga|ds|fade[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N12
cyclonev_lcell_comb \vga|ds|Add2~17 (
// Equation(s):
// \vga|ds|Add2~17_sumout  = SUM(( \vga|ds|fade [4] ) + ( GND ) + ( \vga|ds|Add2~14  ))
// \vga|ds|Add2~18  = CARRY(( \vga|ds|fade [4] ) + ( GND ) + ( \vga|ds|Add2~14  ))

	.dataa(gnd),
	.datab(!\vga|ds|fade [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add2~17_sumout ),
	.cout(\vga|ds|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add2~17 .extended_lut = "off";
defparam \vga|ds|Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|ds|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N14
dffeas \vga|ds|fade[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|fade [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|fade[4] .is_wysiwyg = "true";
defparam \vga|ds|fade[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N15
cyclonev_lcell_comb \vga|ds|Add2~21 (
// Equation(s):
// \vga|ds|Add2~21_sumout  = SUM(( \vga|ds|fade [5] ) + ( GND ) + ( \vga|ds|Add2~18  ))
// \vga|ds|Add2~22  = CARRY(( \vga|ds|fade [5] ) + ( GND ) + ( \vga|ds|Add2~18  ))

	.dataa(!\vga|ds|fade [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add2~21_sumout ),
	.cout(\vga|ds|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add2~21 .extended_lut = "off";
defparam \vga|ds|Add2~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|ds|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N17
dffeas \vga|ds|fade[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|fade [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|fade[5] .is_wysiwyg = "true";
defparam \vga|ds|fade[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N18
cyclonev_lcell_comb \vga|ds|Add2~25 (
// Equation(s):
// \vga|ds|Add2~25_sumout  = SUM(( \vga|ds|fade [6] ) + ( GND ) + ( \vga|ds|Add2~22  ))
// \vga|ds|Add2~26  = CARRY(( \vga|ds|fade [6] ) + ( GND ) + ( \vga|ds|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|fade [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add2~25_sumout ),
	.cout(\vga|ds|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add2~25 .extended_lut = "off";
defparam \vga|ds|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|ds|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N20
dffeas \vga|ds|fade[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|fade [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|fade[6] .is_wysiwyg = "true";
defparam \vga|ds|fade[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N21
cyclonev_lcell_comb \vga|ds|Add2~29 (
// Equation(s):
// \vga|ds|Add2~29_sumout  = SUM(( \vga|ds|fade [7] ) + ( GND ) + ( \vga|ds|Add2~26  ))
// \vga|ds|Add2~30  = CARRY(( \vga|ds|fade [7] ) + ( GND ) + ( \vga|ds|Add2~26  ))

	.dataa(!\vga|ds|fade [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add2~29_sumout ),
	.cout(\vga|ds|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add2~29 .extended_lut = "off";
defparam \vga|ds|Add2~29 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|ds|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N18
cyclonev_lcell_comb \vga|ds|fade~7 (
// Equation(s):
// \vga|ds|fade~7_combout  = ( \vga|ds|Equal0~0_combout  & ( \vga|ds|Equal0~7_combout  & ( \vga|ds|fade [7] ) ) ) # ( !\vga|ds|Equal0~0_combout  & ( \vga|ds|Equal0~7_combout  & ( (!\vga|ds|Equal0~1_combout  & ((!\vga|ds|Equal0~14_combout  & ((\vga|ds|fade 
// [7]))) # (\vga|ds|Equal0~14_combout  & (\vga|ds|Add2~29_sumout )))) # (\vga|ds|Equal0~1_combout  & (((\vga|ds|fade [7])))) ) ) ) # ( \vga|ds|Equal0~0_combout  & ( !\vga|ds|Equal0~7_combout  & ( \vga|ds|fade [7] ) ) ) # ( !\vga|ds|Equal0~0_combout  & ( 
// !\vga|ds|Equal0~7_combout  & ( \vga|ds|fade [7] ) ) )

	.dataa(!\vga|ds|Add2~29_sumout ),
	.datab(!\vga|ds|fade [7]),
	.datac(!\vga|ds|Equal0~1_combout ),
	.datad(!\vga|ds|Equal0~14_combout ),
	.datae(!\vga|ds|Equal0~0_combout ),
	.dataf(!\vga|ds|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|fade~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|fade~7 .extended_lut = "off";
defparam \vga|ds|fade~7 .lut_mask = 64'h3333333333533333;
defparam \vga|ds|fade~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N26
dffeas \vga|ds|fade[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|fade [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|fade[8] .is_wysiwyg = "true";
defparam \vga|ds|fade[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N24
cyclonev_lcell_comb \vga|ds|Add2~33 (
// Equation(s):
// \vga|ds|Add2~33_sumout  = SUM(( \vga|ds|fade [8] ) + ( GND ) + ( \vga|ds|Add2~30  ))
// \vga|ds|Add2~34  = CARRY(( \vga|ds|fade [8] ) + ( GND ) + ( \vga|ds|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|fade [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add2~33_sumout ),
	.cout(\vga|ds|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add2~33 .extended_lut = "off";
defparam \vga|ds|Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|ds|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N27
cyclonev_lcell_comb \vga|ds|Add2~37 (
// Equation(s):
// \vga|ds|Add2~37_sumout  = SUM(( \vga|ds|fade [9] ) + ( GND ) + ( \vga|ds|Add2~34  ))
// \vga|ds|Add2~38  = CARRY(( \vga|ds|fade [9] ) + ( GND ) + ( \vga|ds|Add2~34  ))

	.dataa(!\vga|ds|fade [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add2~37_sumout ),
	.cout(\vga|ds|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add2~37 .extended_lut = "off";
defparam \vga|ds|Add2~37 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|ds|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N29
dffeas \vga|ds|fade[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|fade [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|fade[9] .is_wysiwyg = "true";
defparam \vga|ds|fade[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N30
cyclonev_lcell_comb \vga|ds|Add2~41 (
// Equation(s):
// \vga|ds|Add2~41_sumout  = SUM(( \vga|ds|fade [10] ) + ( GND ) + ( \vga|ds|Add2~38  ))

	.dataa(gnd),
	.datab(!\vga|ds|fade [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|ds|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|ds|Add2~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|Add2~41 .extended_lut = "off";
defparam \vga|ds|Add2~41 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|ds|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N32
dffeas \vga|ds|fade[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|ds|Equal0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|fade [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|fade[10] .is_wysiwyg = "true";
defparam \vga|ds|fade[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N48
cyclonev_lcell_comb \vga|ds|always0~5 (
// Equation(s):
// \vga|ds|always0~5_combout  = ( !\vga|ds|fade [10] & ( (!\vga|ds|fade [8] & !\vga|ds|fade [9]) ) )

	.dataa(!\vga|ds|fade [8]),
	.datab(gnd),
	.datac(!\vga|ds|fade [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|fade [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|always0~5 .extended_lut = "off";
defparam \vga|ds|always0~5 .lut_mask = 64'hA0A0A0A000000000;
defparam \vga|ds|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N24
cyclonev_lcell_comb \vga|ds|always0~6 (
// Equation(s):
// \vga|ds|always0~6_combout  = ( !\vga|ds|Equal0~15_combout  & ( \vga|ds|Add2~41_sumout  & ( (!\vga|ds|fade~7_combout  & \vga|ds|always0~5_combout ) ) ) ) # ( \vga|ds|Equal0~15_combout  & ( !\vga|ds|Add2~41_sumout  & ( (!\vga|ds|fade~7_combout  & 
// (!\vga|ds|Add2~33_sumout  & !\vga|ds|Add2~37_sumout )) ) ) ) # ( !\vga|ds|Equal0~15_combout  & ( !\vga|ds|Add2~41_sumout  & ( (!\vga|ds|fade~7_combout  & \vga|ds|always0~5_combout ) ) ) )

	.dataa(!\vga|ds|fade~7_combout ),
	.datab(!\vga|ds|Add2~33_sumout ),
	.datac(!\vga|ds|always0~5_combout ),
	.datad(!\vga|ds|Add2~37_sumout ),
	.datae(!\vga|ds|Equal0~15_combout ),
	.dataf(!\vga|ds|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|always0~6 .extended_lut = "off";
defparam \vga|ds|always0~6 .lut_mask = 64'h0A0A88000A0A0000;
defparam \vga|ds|always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N30
cyclonev_lcell_comb \vga|ds|always0~8 (
// Equation(s):
// \vga|ds|always0~8_combout  = ( \vga|ds|Add2~5_sumout  & ( (!\vga|ds|fade [1] & (!\vga|ds|fade [0] & !\vga|ds|Equal0~15_combout )) ) ) # ( !\vga|ds|Add2~5_sumout  & ( (!\vga|ds|Equal0~15_combout  & (((!\vga|ds|fade [1] & !\vga|ds|fade [0])))) # 
// (\vga|ds|Equal0~15_combout  & (!\vga|ds|Add2~1_sumout )) ) )

	.dataa(!\vga|ds|Add2~1_sumout ),
	.datab(!\vga|ds|fade [1]),
	.datac(!\vga|ds|fade [0]),
	.datad(!\vga|ds|Equal0~15_combout ),
	.datae(gnd),
	.dataf(!\vga|ds|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|always0~8 .extended_lut = "off";
defparam \vga|ds|always0~8 .lut_mask = 64'hC0AAC0AAC000C000;
defparam \vga|ds|always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N36
cyclonev_lcell_comb \vga|ds|fade~6 (
// Equation(s):
// \vga|ds|fade~6_combout  = ( \vga|ds|Equal0~0_combout  & ( \vga|ds|Equal0~7_combout  & ( \vga|ds|fade [6] ) ) ) # ( !\vga|ds|Equal0~0_combout  & ( \vga|ds|Equal0~7_combout  & ( (!\vga|ds|Equal0~1_combout  & ((!\vga|ds|Equal0~14_combout  & (\vga|ds|fade 
// [6])) # (\vga|ds|Equal0~14_combout  & ((\vga|ds|Add2~25_sumout ))))) # (\vga|ds|Equal0~1_combout  & (\vga|ds|fade [6])) ) ) ) # ( \vga|ds|Equal0~0_combout  & ( !\vga|ds|Equal0~7_combout  & ( \vga|ds|fade [6] ) ) ) # ( !\vga|ds|Equal0~0_combout  & ( 
// !\vga|ds|Equal0~7_combout  & ( \vga|ds|fade [6] ) ) )

	.dataa(!\vga|ds|fade [6]),
	.datab(!\vga|ds|Add2~25_sumout ),
	.datac(!\vga|ds|Equal0~1_combout ),
	.datad(!\vga|ds|Equal0~14_combout ),
	.datae(!\vga|ds|Equal0~0_combout ),
	.dataf(!\vga|ds|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|fade~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|fade~6 .extended_lut = "off";
defparam \vga|ds|fade~6 .lut_mask = 64'h5555555555355555;
defparam \vga|ds|fade~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N57
cyclonev_lcell_comb \vga|ds|fade~2 (
// Equation(s):
// \vga|ds|fade~2_combout  = ( \vga|ds|Equal0~1_combout  & ( \vga|ds|Equal0~7_combout  & ( \vga|ds|fade [2] ) ) ) # ( !\vga|ds|Equal0~1_combout  & ( \vga|ds|Equal0~7_combout  & ( (!\vga|ds|Equal0~0_combout  & ((!\vga|ds|Equal0~14_combout  & (\vga|ds|fade 
// [2])) # (\vga|ds|Equal0~14_combout  & ((\vga|ds|Add2~9_sumout ))))) # (\vga|ds|Equal0~0_combout  & (\vga|ds|fade [2])) ) ) ) # ( \vga|ds|Equal0~1_combout  & ( !\vga|ds|Equal0~7_combout  & ( \vga|ds|fade [2] ) ) ) # ( !\vga|ds|Equal0~1_combout  & ( 
// !\vga|ds|Equal0~7_combout  & ( \vga|ds|fade [2] ) ) )

	.dataa(!\vga|ds|Equal0~0_combout ),
	.datab(!\vga|ds|fade [2]),
	.datac(!\vga|ds|Add2~9_sumout ),
	.datad(!\vga|ds|Equal0~14_combout ),
	.datae(!\vga|ds|Equal0~1_combout ),
	.dataf(!\vga|ds|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|fade~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|fade~2 .extended_lut = "off";
defparam \vga|ds|fade~2 .lut_mask = 64'h33333333331B3333;
defparam \vga|ds|fade~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N6
cyclonev_lcell_comb \vga|ds|always0~7 (
// Equation(s):
// \vga|ds|always0~7_combout  = ( !\vga|ds|Add2~17_sumout  & ( \vga|ds|fade [4] & ( (!\vga|ds|fade~2_combout  & (\vga|ds|Equal0~15_combout  & !\vga|ds|Add2~13_sumout )) ) ) ) # ( \vga|ds|Add2~17_sumout  & ( !\vga|ds|fade [4] & ( (!\vga|ds|fade [3] & 
// (!\vga|ds|fade~2_combout  & !\vga|ds|Equal0~15_combout )) ) ) ) # ( !\vga|ds|Add2~17_sumout  & ( !\vga|ds|fade [4] & ( (!\vga|ds|fade~2_combout  & ((!\vga|ds|Equal0~15_combout  & (!\vga|ds|fade [3])) # (\vga|ds|Equal0~15_combout  & 
// ((!\vga|ds|Add2~13_sumout ))))) ) ) )

	.dataa(!\vga|ds|fade [3]),
	.datab(!\vga|ds|fade~2_combout ),
	.datac(!\vga|ds|Equal0~15_combout ),
	.datad(!\vga|ds|Add2~13_sumout ),
	.datae(!\vga|ds|Add2~17_sumout ),
	.dataf(!\vga|ds|fade [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|always0~7 .extended_lut = "off";
defparam \vga|ds|always0~7 .lut_mask = 64'h8C8080800C000000;
defparam \vga|ds|always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N51
cyclonev_lcell_comb \vga|ds|fade~5 (
// Equation(s):
// \vga|ds|fade~5_combout  = ( \vga|ds|Equal0~1_combout  & ( \vga|ds|Equal0~7_combout  & ( \vga|ds|fade [5] ) ) ) # ( !\vga|ds|Equal0~1_combout  & ( \vga|ds|Equal0~7_combout  & ( (!\vga|ds|Equal0~14_combout  & (((\vga|ds|fade [5])))) # 
// (\vga|ds|Equal0~14_combout  & ((!\vga|ds|Equal0~0_combout  & (\vga|ds|Add2~21_sumout )) # (\vga|ds|Equal0~0_combout  & ((\vga|ds|fade [5]))))) ) ) ) # ( \vga|ds|Equal0~1_combout  & ( !\vga|ds|Equal0~7_combout  & ( \vga|ds|fade [5] ) ) ) # ( 
// !\vga|ds|Equal0~1_combout  & ( !\vga|ds|Equal0~7_combout  & ( \vga|ds|fade [5] ) ) )

	.dataa(!\vga|ds|Equal0~14_combout ),
	.datab(!\vga|ds|Add2~21_sumout ),
	.datac(!\vga|ds|fade [5]),
	.datad(!\vga|ds|Equal0~0_combout ),
	.datae(!\vga|ds|Equal0~1_combout ),
	.dataf(!\vga|ds|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|fade~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|fade~5 .extended_lut = "off";
defparam \vga|ds|fade~5 .lut_mask = 64'h0F0F0F0F1B0F0F0F;
defparam \vga|ds|fade~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N54
cyclonev_lcell_comb \vga|ds|change~0 (
// Equation(s):
// \vga|ds|change~0_combout  = ( \vga|ds|change~q  & ( \vga|ds|fade~5_combout  & ( (\vga|ds|always0~6_combout  & ((!\vga|ds|fade~6_combout ) # (\vga|ds|always0~7_combout ))) ) ) ) # ( !\vga|ds|change~q  & ( \vga|ds|fade~5_combout  & ( 
// (!\vga|ds|always0~6_combout ) # ((\vga|ds|fade~6_combout  & !\vga|ds|always0~7_combout )) ) ) ) # ( \vga|ds|change~q  & ( !\vga|ds|fade~5_combout  & ( (\vga|ds|always0~6_combout  & ((!\vga|ds|always0~8_combout ) # ((!\vga|ds|always0~7_combout ) # 
// (\vga|ds|fade~6_combout )))) ) ) ) # ( !\vga|ds|change~q  & ( !\vga|ds|fade~5_combout  & ( (!\vga|ds|always0~6_combout ) # ((\vga|ds|always0~8_combout  & (!\vga|ds|fade~6_combout  & \vga|ds|always0~7_combout ))) ) ) )

	.dataa(!\vga|ds|always0~6_combout ),
	.datab(!\vga|ds|always0~8_combout ),
	.datac(!\vga|ds|fade~6_combout ),
	.datad(!\vga|ds|always0~7_combout ),
	.datae(!\vga|ds|change~q ),
	.dataf(!\vga|ds|fade~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|change~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|change~0 .extended_lut = "off";
defparam \vga|ds|change~0 .lut_mask = 64'hAABA5545AFAA5055;
defparam \vga|ds|change~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y75_N55
dffeas \vga|ds|change (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|change~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|change~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|change .is_wysiwyg = "true";
defparam \vga|ds|change .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N12
cyclonev_lcell_comb \vga|ds|fade~1 (
// Equation(s):
// \vga|ds|fade~1_combout  = ( \vga|ds|Equal0~0_combout  & ( \vga|ds|Equal0~7_combout  & ( \vga|ds|fade [1] ) ) ) # ( !\vga|ds|Equal0~0_combout  & ( \vga|ds|Equal0~7_combout  & ( (!\vga|ds|Equal0~1_combout  & ((!\vga|ds|Equal0~14_combout  & ((\vga|ds|fade 
// [1]))) # (\vga|ds|Equal0~14_combout  & (\vga|ds|Add2~5_sumout )))) # (\vga|ds|Equal0~1_combout  & (((\vga|ds|fade [1])))) ) ) ) # ( \vga|ds|Equal0~0_combout  & ( !\vga|ds|Equal0~7_combout  & ( \vga|ds|fade [1] ) ) ) # ( !\vga|ds|Equal0~0_combout  & ( 
// !\vga|ds|Equal0~7_combout  & ( \vga|ds|fade [1] ) ) )

	.dataa(!\vga|ds|Add2~5_sumout ),
	.datab(!\vga|ds|fade [1]),
	.datac(!\vga|ds|Equal0~1_combout ),
	.datad(!\vga|ds|Equal0~14_combout ),
	.datae(!\vga|ds|Equal0~0_combout ),
	.dataf(!\vga|ds|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|fade~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|fade~1 .extended_lut = "off";
defparam \vga|ds|fade~1 .lut_mask = 64'h3333333333533333;
defparam \vga|ds|fade~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N0
cyclonev_lcell_comb \vga|ds|R[1]~feeder (
// Equation(s):
// \vga|ds|R[1]~feeder_combout  = ( \vga|ds|fade~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|fade~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|R[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|R[1]~feeder .extended_lut = "off";
defparam \vga|ds|R[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|ds|R[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y75_N1
dffeas \vga|ds|R[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|R[1]~feeder_combout ),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|ds|always0~4_combout ),
	.sload(\vga|ds|Equal1~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|R[1] .is_wysiwyg = "true";
defparam \vga|ds|R[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y75_N33
cyclonev_lcell_comb \vga|ds|R[2]~feeder (
// Equation(s):
// \vga|ds|R[2]~feeder_combout  = \vga|ds|fade~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|ds|fade~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|R[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|R[2]~feeder .extended_lut = "off";
defparam \vga|ds|R[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vga|ds|R[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y75_N34
dffeas \vga|ds|R[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|R[2]~feeder_combout ),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|ds|always0~4_combout ),
	.sload(\vga|ds|Equal1~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|R[2] .is_wysiwyg = "true";
defparam \vga|ds|R[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N54
cyclonev_lcell_comb \vga|ds|fade~3 (
// Equation(s):
// \vga|ds|fade~3_combout  = ( \vga|ds|Equal0~7_combout  & ( \vga|ds|fade [3] & ( ((!\vga|ds|Equal0~14_combout ) # ((\vga|ds|Equal0~0_combout ) # (\vga|ds|Equal0~1_combout ))) # (\vga|ds|Add2~13_sumout ) ) ) ) # ( !\vga|ds|Equal0~7_combout  & ( \vga|ds|fade 
// [3] ) ) # ( \vga|ds|Equal0~7_combout  & ( !\vga|ds|fade [3] & ( (\vga|ds|Add2~13_sumout  & (\vga|ds|Equal0~14_combout  & (!\vga|ds|Equal0~1_combout  & !\vga|ds|Equal0~0_combout ))) ) ) )

	.dataa(!\vga|ds|Add2~13_sumout ),
	.datab(!\vga|ds|Equal0~14_combout ),
	.datac(!\vga|ds|Equal0~1_combout ),
	.datad(!\vga|ds|Equal0~0_combout ),
	.datae(!\vga|ds|Equal0~7_combout ),
	.dataf(!\vga|ds|fade [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|fade~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|fade~3 .extended_lut = "off";
defparam \vga|ds|fade~3 .lut_mask = 64'h00001000FFFFDFFF;
defparam \vga|ds|fade~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N27
cyclonev_lcell_comb \vga|ds|R[3]~feeder (
// Equation(s):
// \vga|ds|R[3]~feeder_combout  = ( \vga|ds|fade~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|fade~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|R[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|R[3]~feeder .extended_lut = "off";
defparam \vga|ds|R[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|ds|R[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N28
dffeas \vga|ds|R[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|R[3]~feeder_combout ),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|ds|always0~4_combout ),
	.sload(\vga|ds|Equal1~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|R[3] .is_wysiwyg = "true";
defparam \vga|ds|R[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N12
cyclonev_lcell_comb \vga|ds|fade~4 (
// Equation(s):
// \vga|ds|fade~4_combout  = ( \vga|ds|Equal0~7_combout  & ( \vga|ds|fade [4] & ( ((!\vga|ds|Equal0~14_combout ) # ((\vga|ds|Equal0~0_combout ) # (\vga|ds|Equal0~1_combout ))) # (\vga|ds|Add2~17_sumout ) ) ) ) # ( !\vga|ds|Equal0~7_combout  & ( \vga|ds|fade 
// [4] ) ) # ( \vga|ds|Equal0~7_combout  & ( !\vga|ds|fade [4] & ( (\vga|ds|Add2~17_sumout  & (\vga|ds|Equal0~14_combout  & (!\vga|ds|Equal0~1_combout  & !\vga|ds|Equal0~0_combout ))) ) ) )

	.dataa(!\vga|ds|Add2~17_sumout ),
	.datab(!\vga|ds|Equal0~14_combout ),
	.datac(!\vga|ds|Equal0~1_combout ),
	.datad(!\vga|ds|Equal0~0_combout ),
	.datae(!\vga|ds|Equal0~7_combout ),
	.dataf(!\vga|ds|fade [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|fade~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|fade~4 .extended_lut = "off";
defparam \vga|ds|fade~4 .lut_mask = 64'h00001000FFFFDFFF;
defparam \vga|ds|fade~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N21
cyclonev_lcell_comb \vga|ds|R[4]~feeder (
// Equation(s):
// \vga|ds|R[4]~feeder_combout  = ( \vga|ds|fade~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|fade~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|R[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|R[4]~feeder .extended_lut = "off";
defparam \vga|ds|R[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|ds|R[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N22
dffeas \vga|ds|R[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|R[4]~feeder_combout ),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|ds|always0~4_combout ),
	.sload(\vga|ds|Equal1~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|R[4] .is_wysiwyg = "true";
defparam \vga|ds|R[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N9
cyclonev_lcell_comb \vga|ds|R[5]~feeder (
// Equation(s):
// \vga|ds|R[5]~feeder_combout  = ( \vga|ds|fade~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|fade~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|R[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|R[5]~feeder .extended_lut = "off";
defparam \vga|ds|R[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|ds|R[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y75_N11
dffeas \vga|ds|R[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|R[5]~feeder_combout ),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|ds|always0~4_combout ),
	.sload(\vga|ds|Equal1~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|R[5] .is_wysiwyg = "true";
defparam \vga|ds|R[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N3
cyclonev_lcell_comb \vga|ds|R[6]~feeder (
// Equation(s):
// \vga|ds|R[6]~feeder_combout  = ( \vga|ds|fade~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|fade~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|R[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|R[6]~feeder .extended_lut = "off";
defparam \vga|ds|R[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|ds|R[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N5
dffeas \vga|ds|R[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|R[6]~feeder_combout ),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|ds|always0~4_combout ),
	.sload(\vga|ds|Equal1~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|R[6] .is_wysiwyg = "true";
defparam \vga|ds|R[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N0
cyclonev_lcell_comb \vga|ds|R[7]~feeder (
// Equation(s):
// \vga|ds|R[7]~feeder_combout  = \vga|ds|fade~7_combout 

	.dataa(gnd),
	.datab(!\vga|ds|fade~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|R[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|R[7]~feeder .extended_lut = "off";
defparam \vga|ds|R[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \vga|ds|R[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y76_N1
dffeas \vga|ds|R[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|R[7]~feeder_combout ),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|ds|always0~4_combout ),
	.sload(\vga|ds|Equal1~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|R[7] .is_wysiwyg = "true";
defparam \vga|ds|R[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N15
cyclonev_lcell_comb \vga|ds|LessThan5~13 (
// Equation(s):
// \vga|ds|LessThan5~13_combout  = ( \vga|ds|LessThan5~3_combout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q  & ((!\vga|ds|LessThan5~12_combout ) # (\vga|ds|LessThan5~8_combout ))) ) ) # ( !\vga|ds|LessThan5~3_combout  & ( 
// (!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q  & ((!\vga|ds|LessThan5~12_combout ) # ((\vga|ds|LessThan5~4_combout  & \vga|ds|LessThan5~8_combout )))) ) )

	.dataa(!\vga|ds|LessThan5~4_combout ),
	.datab(!\vga|ds|LessThan5~12_combout ),
	.datac(!\vga|ds|LessThan5~8_combout ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga|ds|LessThan5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan5~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan5~13 .extended_lut = "off";
defparam \vga|ds|LessThan5~13 .lut_mask = 64'hCD00CD00CF00CF00;
defparam \vga|ds|LessThan5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N3
cyclonev_lcell_comb \vga|ds|LessThan6~4 (
// Equation(s):
// \vga|ds|LessThan6~4_combout  = ( !\vga|ds|Add5~13_sumout  & ( \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|Add5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan6~4 .extended_lut = "off";
defparam \vga|ds|LessThan6~4 .lut_mask = 64'h5555555500000000;
defparam \vga|ds|LessThan6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N6
cyclonev_lcell_comb \vga|ds|LessThan6~6 (
// Equation(s):
// \vga|ds|LessThan6~6_combout  = ( \vga|ds|Add5~13_sumout  & ( \vga|ds|Add5~5_sumout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ) # (!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ) ) ) ) # ( !\vga|ds|Add5~13_sumout  & ( \vga|ds|Add5~5_sumout  
// & ( !\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  ) ) ) # ( \vga|ds|Add5~13_sumout  & ( !\vga|ds|Add5~5_sumout  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & !\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datae(!\vga|ds|Add5~13_sumout ),
	.dataf(!\vga|ds|Add5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan6~6 .extended_lut = "off";
defparam \vga|ds|LessThan6~6 .lut_mask = 64'h0000CC00FF00FFCC;
defparam \vga|ds|LessThan6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N18
cyclonev_lcell_comb \vga|ds|LessThan6~5 (
// Equation(s):
// \vga|ds|LessThan6~5_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & ( !\vga|ds|Add5~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|ds|Add5~5_sumout ),
	.datae(gnd),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan6~5 .extended_lut = "off";
defparam \vga|ds|LessThan6~5 .lut_mask = 64'h00000000FF00FF00;
defparam \vga|ds|LessThan6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N30
cyclonev_lcell_comb \vga|ds|LessThan6~7 (
// Equation(s):
// \vga|ds|LessThan6~7_combout  = ( \vga|ds|LessThan6~2_combout  & ( !\vga|ds|LessThan6~3_combout  & ( (!\vga|ds|LessThan6~6_combout  & ((!\vga|ds|LessThan6~0_combout ) # ((\vga|ds|LessThan6~5_combout ) # (\vga|ds|LessThan6~4_combout )))) ) ) ) # ( 
// !\vga|ds|LessThan6~2_combout  & ( !\vga|ds|LessThan6~3_combout  ) )

	.dataa(!\vga|ds|LessThan6~0_combout ),
	.datab(!\vga|ds|LessThan6~4_combout ),
	.datac(!\vga|ds|LessThan6~6_combout ),
	.datad(!\vga|ds|LessThan6~5_combout ),
	.datae(!\vga|ds|LessThan6~2_combout ),
	.dataf(!\vga|ds|LessThan6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|LessThan6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|LessThan6~7 .extended_lut = "off";
defparam \vga|ds|LessThan6~7 .lut_mask = 64'hFFFFB0F000000000;
defparam \vga|ds|LessThan6~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N24
cyclonev_lcell_comb \vga|ds|G[7]~0 (
// Equation(s):
// \vga|ds|G[7]~0_combout  = ( \vga|ds|Add5~1_sumout  & ( \vga|ds|LessThan6~7_combout  & ( (((!\vga|ds|always0~2_combout ) # (!\vga|ds|Equal1~5_combout )) # (\vga|ds|LessThan5~13_combout )) # (\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ) ) ) ) # ( 
// !\vga|ds|Add5~1_sumout  & ( \vga|ds|LessThan6~7_combout  ) ) # ( \vga|ds|Add5~1_sumout  & ( !\vga|ds|LessThan6~7_combout  & ( ((!\vga|ds|always0~2_combout ) # (!\vga|ds|Equal1~5_combout )) # (\vga|ds|LessThan5~13_combout ) ) ) ) # ( !\vga|ds|Add5~1_sumout 
//  & ( !\vga|ds|LessThan6~7_combout  & ( (((!\vga|ds|always0~2_combout ) # (!\vga|ds|Equal1~5_combout )) # (\vga|ds|LessThan5~13_combout )) # (\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ) ) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datab(!\vga|ds|LessThan5~13_combout ),
	.datac(!\vga|ds|always0~2_combout ),
	.datad(!\vga|ds|Equal1~5_combout ),
	.datae(!\vga|ds|Add5~1_sumout ),
	.dataf(!\vga|ds|LessThan6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|G[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|G[7]~0 .extended_lut = "off";
defparam \vga|ds|G[7]~0 .lut_mask = 64'hFFF7FFF3FFFFFFF7;
defparam \vga|ds|G[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N50
dffeas \vga|ds|G[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|ds|G[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|G[0] .is_wysiwyg = "true";
defparam \vga|ds|G[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N53
dffeas \vga|ds|G[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|ds|G[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|G[1] .is_wysiwyg = "true";
defparam \vga|ds|G[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N37
dffeas \vga|ds|G[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|ds|G[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|G[2] .is_wysiwyg = "true";
defparam \vga|ds|G[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N13
dffeas \vga|ds|G[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|ds|G[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|G[3] .is_wysiwyg = "true";
defparam \vga|ds|G[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N40
dffeas \vga|ds|G[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|ds|G[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|G[4] .is_wysiwyg = "true";
defparam \vga|ds|G[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N55
dffeas \vga|ds|G[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|ds|G[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|G[5] .is_wysiwyg = "true";
defparam \vga|ds|G[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N59
dffeas \vga|ds|G[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|ds|G[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|G[6] .is_wysiwyg = "true";
defparam \vga|ds|G[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y76_N23
dffeas \vga|ds|G[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|ds|G[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|G[7] .is_wysiwyg = "true";
defparam \vga|ds|G[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y78_N43
dffeas \vga|ds|B[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|fade~0_combout ),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|ds|always0~4_combout ),
	.sload(\vga|ds|Equal1~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|B[0] .is_wysiwyg = "true";
defparam \vga|ds|B[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y75_N39
cyclonev_lcell_comb \vga|ds|B[1]~feeder (
// Equation(s):
// \vga|ds|B[1]~feeder_combout  = ( \vga|ds|fade~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|ds|fade~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|ds|B[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|ds|B[1]~feeder .extended_lut = "off";
defparam \vga|ds|B[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|ds|B[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y75_N40
dffeas \vga|ds|B[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|B[1]~feeder_combout ),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|ds|always0~4_combout ),
	.sload(\vga|ds|Equal1~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|B[1] .is_wysiwyg = "true";
defparam \vga|ds|B[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y75_N58
dffeas \vga|ds|B[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|fade~2_combout ),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|ds|always0~4_combout ),
	.sload(\vga|ds|Equal1~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|B[2] .is_wysiwyg = "true";
defparam \vga|ds|B[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y78_N55
dffeas \vga|ds|B[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|fade~3_combout ),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|ds|always0~4_combout ),
	.sload(\vga|ds|Equal1~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|B[3] .is_wysiwyg = "true";
defparam \vga|ds|B[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y78_N13
dffeas \vga|ds|B[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|fade~4_combout ),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|ds|always0~4_combout ),
	.sload(\vga|ds|Equal1~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|B[4] .is_wysiwyg = "true";
defparam \vga|ds|B[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y75_N52
dffeas \vga|ds|B[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|fade~5_combout ),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|ds|always0~4_combout ),
	.sload(\vga|ds|Equal1~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|B[5] .is_wysiwyg = "true";
defparam \vga|ds|B[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y75_N37
dffeas \vga|ds|B[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|fade~6_combout ),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|ds|always0~4_combout ),
	.sload(\vga|ds|Equal1~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|B[6] .is_wysiwyg = "true";
defparam \vga|ds|B[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y75_N19
dffeas \vga|ds|B[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|ds|fade~7_combout ),
	.asdata(\vga|ds|sp|sprite_c2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga|ds|always0~4_combout ),
	.sload(\vga|ds|Equal1~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|ds|B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|ds|B[7] .is_wysiwyg = "true";
defparam \vga|ds|B[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y76_N45
cyclonev_lcell_comb \vga|sync|v_signal|V_SYNC~0 (
// Equation(s):
// \vga|sync|v_signal|V_SYNC~0_combout  = ( !\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q  & ( (!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  & (((\vga|sync|v_signal|CURRENT_PIXEL [4])))) # (\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q  & 
// (!\vga|sync|v_signal|CURRENT_PIXEL [2] & ((\vga|sync|v_signal|CURRENT_PIXEL [4]) # (\vga|sync|v_signal|CURRENT_PIXEL [1])))) ) )

	.dataa(!\vga|sync|v_signal|CURRENT_PIXEL [1]),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL [2]),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL[3]~DUPLICATE_q ),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [4]),
	.datae(gnd),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|v_signal|V_SYNC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|V_SYNC~0 .extended_lut = "off";
defparam \vga|sync|v_signal|V_SYNC~0 .lut_mask = 64'h04FC04FC00000000;
defparam \vga|sync|v_signal|V_SYNC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N18
cyclonev_lcell_comb \vga|sync|LessThan1~1 (
// Equation(s):
// \vga|sync|LessThan1~1_combout  = ( \vga|sync|v_signal|CURRENT_PIXEL [6] & ( (\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & (\vga|sync|v_signal|CURRENT_PIXEL [7] & \vga|sync|v_signal|CURRENT_PIXEL [8])) ) )

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.datac(!\vga|sync|v_signal|CURRENT_PIXEL [7]),
	.datad(!\vga|sync|v_signal|CURRENT_PIXEL [8]),
	.datae(!\vga|sync|v_signal|CURRENT_PIXEL [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|LessThan1~1 .extended_lut = "off";
defparam \vga|sync|LessThan1~1 .lut_mask = 64'h0000000300000003;
defparam \vga|sync|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N36
cyclonev_lcell_comb \vga|sync|v_signal|V_SYNC~1 (
// Equation(s):
// \vga|sync|v_signal|V_SYNC~1_combout  = ( \vga|sync|LessThan1~1_combout  & ( \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) ) # ( !\vga|sync|LessThan1~1_combout  & ( \vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) ) # ( \vga|sync|LessThan1~1_combout 
//  & ( !\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  & ( ((!\vga|sync|v_signal|V_SYNC~0_combout ) # (!\vga|sync|v_signal|Equal0~4_combout )) # (\vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ) ) ) ) # ( !\vga|sync|LessThan1~1_combout  & ( 
// !\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\vga|sync|v_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.datac(!\vga|sync|v_signal|V_SYNC~0_combout ),
	.datad(!\vga|sync|v_signal|Equal0~4_combout ),
	.datae(!\vga|sync|LessThan1~1_combout ),
	.dataf(!\vga|sync|v_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|v_signal|V_SYNC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|v_signal|V_SYNC~1 .extended_lut = "off";
defparam \vga|sync|v_signal|V_SYNC~1 .lut_mask = 64'hFFFFFFF3FFFFFFFF;
defparam \vga|sync|v_signal|V_SYNC~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y79_N3
cyclonev_lcell_comb \vga|sync|h_signal|H_SYNC~0 (
// Equation(s):
// \vga|sync|h_signal|H_SYNC~0_combout  = ( \vga|sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & ( !\vga|sync|h_signal|CURRENT_PIXEL [8] & ( (\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & ((!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ) # 
// (!\vga|sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q ))) ) ) ) # ( !\vga|sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q  & ( !\vga|sync|h_signal|CURRENT_PIXEL [8] & ( (\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q  & 
// ((\vga|sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q ) # (\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL[4]~DUPLICATE_q ),
	.datab(!\vga|sync|h_signal|CURRENT_PIXEL[7]~DUPLICATE_q ),
	.datac(!\vga|sync|h_signal|CURRENT_PIXEL[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vga|sync|h_signal|CURRENT_PIXEL[5]~DUPLICATE_q ),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|h_signal|H_SYNC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|H_SYNC~0 .extended_lut = "off";
defparam \vga|sync|h_signal|H_SYNC~0 .lut_mask = 64'h1313323200000000;
defparam \vga|sync|h_signal|H_SYNC~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y78_N27
cyclonev_lcell_comb \vga|sync|h_signal|H_SYNC~1 (
// Equation(s):
// \vga|sync|h_signal|H_SYNC~1_combout  = ( \vga|sync|h_signal|Equal0~4_combout  & ( \vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q  ) ) # ( !\vga|sync|h_signal|Equal0~4_combout  & ( \vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q  ) ) # ( 
// \vga|sync|h_signal|Equal0~4_combout  & ( !\vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q  & ( (!\vga|sync|h_signal|CURRENT_PIXEL [9]) # (!\vga|sync|h_signal|H_SYNC~0_combout ) ) ) ) # ( !\vga|sync|h_signal|Equal0~4_combout  & ( 
// !\vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q  ) )

	.dataa(!\vga|sync|h_signal|CURRENT_PIXEL [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|sync|h_signal|H_SYNC~0_combout ),
	.datae(!\vga|sync|h_signal|Equal0~4_combout ),
	.dataf(!\vga|sync|h_signal|CURRENT_PIXEL[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|sync|h_signal|H_SYNC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|sync|h_signal|H_SYNC~1 .extended_lut = "off";
defparam \vga|sync|h_signal|H_SYNC~1 .lut_mask = 64'hFFFFFFAAFFFFFFFF;
defparam \vga|sync|h_signal|H_SYNC~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y32_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
