// Seed: 1910362242
module module_0 #(
    parameter id_20 = 32'd93,
    parameter id_21 = 32'd56
) (
    input tri0 id_0,
    input supply1 id_1,
    input wire id_2
    , id_18,
    output wire id_3
    , id_19,
    input wor id_4,
    input wand id_5,
    output supply0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri0 id_9,
    output tri1 id_10,
    input tri0 id_11,
    output tri id_12,
    output tri id_13,
    input uwire id_14,
    input uwire id_15,
    input supply0 id_16
);
  assign id_3 = 1;
  defparam id_20.id_21 = 1;
  wire id_22;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output logic id_2,
    input logic id_3,
    output tri0 id_4,
    input tri0 id_5,
    input logic id_6,
    output tri0 id_7,
    output tri1 id_8,
    input tri0 id_9
);
  wire  id_11;
  uwire id_12 = 1'b0;
  always @(negedge 1);
  reg id_13;
  always @(({id_6{1}}) or id_3)
  fork
    id_2  <= id_3;
    id_13 <= #id_11 1;
  join_none
  id_14(
      .id_0(id_9), .id_1(id_5 && 1), .id_2(id_12), .id_3(1), .id_4(1), .id_5({1{id_5}}), .id_6(1)
  ); module_0(
      id_5,
      id_9,
      id_5,
      id_7,
      id_5,
      id_9,
      id_4,
      id_5,
      id_4,
      id_9,
      id_0,
      id_9,
      id_4,
      id_7,
      id_9,
      id_5,
      id_1
  );
  wire id_15;
endmodule
