[12/07 09:33:13      0s] 
[12/07 09:33:13      0s] Cadence Innovus(TM) Implementation System.
[12/07 09:33:13      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/07 09:33:13      0s] 
[12/07 09:33:13      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[12/07 09:33:13      0s] Options:	-init FF/INNOVUS/run_place.tcl -log LOG/place.log -overwrite -nowin 
[12/07 09:33:13      0s] Date:		Fri Dec  7 09:33:13 2018
[12/07 09:33:13      0s] Host:		shire.ecen.okstate.edu (x86_64 w/Linux 2.6.32-696.30.1.el6.x86_64) (6cores*12cpus*Intel(R) Xeon(R) CPU E5-4617 0 @ 2.90GHz 15360KB)
[12/07 09:33:13      0s] OS:		Red Hat Enterprise Linux Server release 6.9 (Santiago)
[12/07 09:33:13      0s] 
[12/07 09:33:13      0s] License:
[12/07 09:33:13      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[12/07 09:33:13      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/07 09:33:24     11s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[12/07 09:33:24     11s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[12/07 09:33:24     11s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[12/07 09:33:24     11s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[12/07 09:33:24     11s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[12/07 09:33:24     11s] @(#)CDS: CPE v17.11-s095
[12/07 09:33:24     11s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[12/07 09:33:24     11s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[12/07 09:33:24     11s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/07 09:33:24     11s] @(#)CDS: RCDB 11.10
[12/07 09:33:24     11s] --- Running on shire.ecen.okstate.edu (x86_64 w/Linux 2.6.32-696.30.1.el6.x86_64) (6cores*12cpus*Intel(R) Xeon(R) CPU E5-4617 0 @ 2.90GHz 15360KB) ---
[12/07 09:33:24     11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_121371_shire.ecen.okstate.edu_dshadoa_brWFy2.

[12/07 09:33:24     11s] Change the soft stacksize limit to 0.2%RAM (258 mbytes). Set global soft_stack_size_limit to change the value.
[12/07 09:33:24     11s] 
[12/07 09:33:24     11s] **INFO:  MMMC transition support version v31-84 
[12/07 09:33:24     11s] 
[12/07 09:33:24     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/07 09:33:24     11s] <CMD> suppressMessage ENCEXT-2799
[12/07 09:33:24     11s] <CMD> getVersion
[12/07 09:33:24     11s] Sourcing file "FF/INNOVUS/run_place.tcl" ...
[12/07 09:33:24     11s] <CMD> set init_io_file encounter.io
[12/07 09:33:24     11s] <FF> Finished loading setup.tcl
[12/07 09:33:24     11s] <CMD> setDistributeHost -local
[12/07 09:33:24     11s] The timeout for a remote job to respond is 30 seconds.
[12/07 09:33:24     11s] Submit command for task runs will be: local
[12/07 09:33:24     11s] <CMD> setMultiCpuUsage -localCpu 1
[12/07 09:33:24     11s] <CMD> restoreDesign DBS/init.enc.dat bpm_pad
[12/07 09:33:24     11s] #% Begin load design ... (date=12/07 09:33:24, mem=399.5M)
[12/07 09:33:25     11s] Set Default Input Pin Transition as 0.1 ps.
[12/07 09:33:25     11s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[12/07 09:33:25     11s] % Begin Load MMMC data ... (date=12/07 09:33:25, mem=400.8M)
[12/07 09:33:25     11s] % End Load MMMC data ... (date=12/07 09:33:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=400.9M, current mem=400.9M)
[12/07 09:33:25     11s] 
[12/07 09:33:25     11s] Loading LEF file /home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/lef/osu05_stdcells.lef ...
[12/07 09:33:25     11s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[12/07 09:33:25     11s] so you are unable to create rectilinear partition in a hierarchical flow.
[12/07 09:33:25     11s] Set DBUPerIGU to M2 pitch 2400.
[12/07 09:33:25     11s] 
[12/07 09:33:25     11s] Loading LEF file /home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/lef/bpm_custom.lef ...
[12/07 09:33:25     11s] 
[12/07 09:33:25     11s] viaInitial starts at Fri Dec  7 09:33:25 2018
**WARN: (IMPPP-556):	A SAMENET rule between different layers for a 4 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET cc via 0.150 ;
[12/07 09:33:25     11s] **WARN: (IMPPP-556):	A SAMENET rule between different layers for a 4 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET via via2 0.150 ;
[12/07 09:33:25     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN1 GENERATE.
[12/07 09:33:25     11s] Type 'man IMPPP-557' for more detail.
[12/07 09:33:25     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN2 GENERATE.
[12/07 09:33:25     11s] Type 'man IMPPP-557' for more detail.
[12/07 09:33:25     11s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURN3 GENERATE.
[12/07 09:33:25     11s] Type 'man IMPPP-557' for more detail.
[12/07 09:33:25     11s] viaInitial ends at Fri Dec  7 09:33:25 2018
Loading view definition file from DBS/init.enc.dat/viewDefinition.tcl
[12/07 09:33:25     11s] Reading libs_tt timing library '/classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib' ...
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. (File /classes/ecen4303F18/osu_soc_3.0/lib/ami05/lib/osu05_stdcells.lib)
[12/07 09:33:25     11s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/07 09:33:25     11s] Read 39 cells in library 'osu05_stdcells' 
[12/07 09:33:25     11s] *** End library_loading (cpu=0.00min, real=0.00min, mem=18.7M, fe_cpu=0.20min, fe_real=0.20min, fe_mem=475.8M) ***
[12/07 09:33:25     11s] % Begin Load netlist data ... (date=12/07 09:33:25, mem=436.3M)
[12/07 09:33:25     11s] *** Begin netlist parsing (mem=475.8M) ***
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADGND' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'PADGND' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'YPAD' of cell 'PADVDD' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'PADVDD' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI22X1' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[12/07 09:33:25     11s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/07 09:33:25     11s] To increase the message display limit, refer to the product command reference manual.
[12/07 09:33:25     11s] Created 39 new cells from 1 timing libraries.
[12/07 09:33:25     11s] Reading netlist ...
[12/07 09:33:25     11s] Backslashed names will retain backslash and a trailing blank character.
[12/07 09:33:25     11s] Reading verilogBinary netlist '/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/bpm_pad.v.bin'
[12/07 09:33:25     11s] Reading binary database version 1
[12/07 09:33:25     11s] 
[12/07 09:33:25     11s] *** Memory Usage v#1 (Current mem = 483.816M, initial mem = 184.402M) ***
[12/07 09:33:25     11s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=483.8M) ***
[12/07 09:33:25     11s] % End Load netlist data ... (date=12/07 09:33:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=436.3M, current mem=417.9M)
[12/07 09:33:25     11s] Set top cell to bpm_pad.
[12/07 09:33:25     11s] **WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
[12/07 09:33:25     11s] **WARN: (IMPTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
[12/07 09:33:25     11s] Hooked 39 DB cells to tlib cells.
[12/07 09:33:25     11s] Starting recursive module instantiation check.
[12/07 09:33:25     11s] No recursion found.
[12/07 09:33:25     11s] Building hierarchical netlist for Cell bpm_pad ...
[12/07 09:33:25     11s] *** Netlist is unique.
[12/07 09:33:25     11s] ** info: there are 42 modules.
[12/07 09:33:25     11s] ** info: there are 22 stdCell insts.
[12/07 09:33:25     11s] ** info: there are 28 Pad insts.
[12/07 09:33:25     11s] ** info: there are 1 macros.
[12/07 09:33:25     11s] 
[12/07 09:33:25     11s] *** Memory Usage v#1 (Current mem = 514.238M, initial mem = 184.402M) ***
[12/07 09:33:25     11s] *info: set bottom ioPad orient R0
[12/07 09:33:25     11s] Reading IO assignment file "/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/iofile/encounter.io" ...
[12/07 09:33:25     11s] **Warn: ignored IO file "/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/iofile/encounter.io" line 74: Pad: p15 S
  Reason: unable to determine object from name.
[12/07 09:33:25     11s] **Warn: ignored IO file "/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/iofile/encounter.io" line 76: Pad: p14 S
  Reason: unable to determine object from name.
[12/07 09:33:25     11s] **Warn: ignored IO file "/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/iofile/encounter.io" line 78: Pad: p13 S
  Reason: unable to determine object from name.
[12/07 09:33:25     11s] **Warn: ignored IO file "/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/iofile/encounter.io" line 80: Pad: p12 S
  Reason: unable to determine object from name.
[12/07 09:33:25     11s] **Warn: ignored IO file "/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/iofile/encounter.io" line 82: Pad: p11 S
  Reason: unable to determine object from name.
[12/07 09:33:25     11s] **Warn: ignored IO file "/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/iofile/encounter.io" line 84: Pad: p10 S
  Reason: unable to determine object from name.
[12/07 09:33:25     11s] **Warn: ignored IO file "/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/iofile/encounter.io" line 89: Pad: p09 E
  Reason: unable to determine object from name.
[12/07 09:33:25     11s] **Warn: ignored IO file "/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/iofile/encounter.io" line 91: Pad: p08 E
  Reason: unable to determine object from name.
[12/07 09:33:25     11s] **Warn: ignored IO file "/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/iofile/encounter.io" line 93: Pad: p07 E
  Reason: unable to determine object from name.
[12/07 09:33:25     11s] **Warn: ignored IO file "/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/iofile/encounter.io" line 95: Pad: p06 E
  Reason: unable to determine object from name.
[12/07 09:33:25     11s] **Warn: ignored IO file "/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/iofile/encounter.io" line 97: Pad: p05 E
  Reason: unable to determine object from name.
[12/07 09:33:25     11s] **Warn: ignored IO file "/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/iofile/encounter.io" line 99: Pad: p04 E
  Reason: unable to determine object from name.
[12/07 09:33:25     11s] **Warn: ignored IO file "/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/iofile/encounter.io" line 101: Pad: p03 E
  Reason: unable to determine object from name.
[12/07 09:33:25     11s] **Warn: ignored IO file "/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/iofile/encounter.io" line 103: Pad: p02 E
  Reason: unable to determine object from name.
[12/07 09:33:25     11s] **Warn: ignored IO file "/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/iofile/encounter.io" line 105: Pad: p01 E
  Reason: unable to determine object from name.
[12/07 09:33:25     11s] **Warn: ignored IO file "/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/iofile/encounter.io" line 107: Pad: p00 E
  Reason: unable to determine object from name.
[12/07 09:33:25     11s] **WARN: (IMPFP-710):	File version 0 is too old.
[12/07 09:33:25     11s] IO file version '0' is too old, will try to place io cell any way.
[12/07 09:33:25     11s] **WARN: (IMPFP-3961):	The techSite 'IO' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/07 09:33:25     11s] Type 'man IMPFP-3961' for more detail.
[12/07 09:33:25     11s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/07 09:33:25     11s] Type 'man IMPFP-3961' for more detail.
[12/07 09:33:25     11s] Horizontal Layer M1 offset = 1500 (derived)
[12/07 09:33:25     11s] Vertical Layer M2 offset = 1200 (derived)
[12/07 09:33:25     11s] Set Default Net Delay as 1000 ps.
[12/07 09:33:25     11s] Set Default Net Load as 0.5 pF. 
[12/07 09:33:25     11s] Set Default Input Pin Transition as 0.1 ps.
[12/07 09:33:25     11s] Loading preference file DBS/init.enc.dat/gui.pref.tcl ...
[12/07 09:33:25     12s] Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[12/07 09:33:25     12s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[12/07 09:33:25     12s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[12/07 09:33:25     12s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/07 09:33:25     12s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/07 09:33:25     12s] Updating process node dependent CCOpt properties for the 250nm process node.
[12/07 09:33:25     12s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/07 09:33:25     12s] **WARN: (IMPCK-61):	TopPreferredLayer metal3 is smaller than BottomPreferredLayer metal3. The top/bottom preferred layer for CTS should be changed using the 'setCTSMode' command.
[12/07 09:33:25     12s] addRing command will ignore shorts while creating rings.
[12/07 09:33:25     12s] addRing command will disallow rings to go over rows.
[12/07 09:33:25     12s] addRing command will consider rows while creating rings.
[12/07 09:33:25     12s] The ring targets are set to core/block ring wires.
[12/07 09:33:25     12s] Extraction setup Started 
[12/07 09:33:25     12s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/07 09:33:25     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/07 09:33:25     12s] Type 'man IMPEXT-2773' for more detail.
[12/07 09:33:25     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/07 09:33:25     12s] Type 'man IMPEXT-2773' for more detail.
[12/07 09:33:25     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/07 09:33:25     12s] Type 'man IMPEXT-2773' for more detail.
[12/07 09:33:25     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.09 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/07 09:33:25     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.09 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/07 09:33:25     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.05 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/07 09:33:25     12s] Summary of Active RC-Corners : 
[12/07 09:33:25     12s]  
[12/07 09:33:25     12s]  Analysis View: setup_func
[12/07 09:33:25     12s]     RC-Corner Name        : rc_typ
[12/07 09:33:25     12s]     RC-Corner Index       : 0
[12/07 09:33:25     12s]     RC-Corner Temperature : 25 Celsius
[12/07 09:33:25     12s]     RC-Corner Cap Table   : ''
[12/07 09:33:25     12s]     RC-Corner PreRoute Res Factor         : 1
[12/07 09:33:25     12s]     RC-Corner PreRoute Cap Factor         : 1
[12/07 09:33:25     12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/07 09:33:25     12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/07 09:33:25     12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/07 09:33:25     12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/07 09:33:25     12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/07 09:33:25     12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/07 09:33:25     12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/07 09:33:25     12s]  
[12/07 09:33:25     12s]  Analysis View: hold_func
[12/07 09:33:25     12s]     RC-Corner Name        : rc_typ
[12/07 09:33:25     12s]     RC-Corner Index       : 0
[12/07 09:33:25     12s]     RC-Corner Temperature : 25 Celsius
[12/07 09:33:25     12s]     RC-Corner Cap Table   : ''
[12/07 09:33:25     12s]     RC-Corner PreRoute Res Factor         : 1
[12/07 09:33:25     12s]     RC-Corner PreRoute Cap Factor         : 1
[12/07 09:33:25     12s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/07 09:33:25     12s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/07 09:33:25     12s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/07 09:33:25     12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/07 09:33:25     12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/07 09:33:25     12s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/07 09:33:25     12s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/07 09:33:25     12s] *Info: initialize multi-corner CTS.
[12/07 09:33:25     12s] Reading timing constraints file '/home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/mmmc/bpm_pad.sdc' ...
[12/07 09:33:25     12s] Current (total cpu=0:00:12.3, real=0:00:12.0, peak res=552.3M, current mem=552.3M)
[12/07 09:33:25     12s] INFO (CTE): Constraints read successfully.
[12/07 09:33:25     12s] WARNING (CTE-25): Line: 8 of File /home/dshadoa/Desktop/BPM/chip/innovus/DBS/init.enc.dat/libs/mmmc/bpm_pad.sdc : Skipped unsupported command: set_units
[12/07 09:33:25     12s] 
[12/07 09:33:25     12s] 
[12/07 09:33:25     12s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=569.5M, current mem=569.5M)
[12/07 09:33:25     12s] Current (total cpu=0:00:12.3, real=0:00:12.0, peak res=569.5M, current mem=569.5M)
[12/07 09:33:25     12s] Creating Cell Server ...(0, 1, 1, 1)
[12/07 09:33:25     12s] Summary for sequential cells identification: 
[12/07 09:33:25     12s]   Identified SBFF number: 3
[12/07 09:33:25     12s]   Identified MBFF number: 0
[12/07 09:33:25     12s]   Identified SB Latch number: 0
[12/07 09:33:25     12s]   Identified MB Latch number: 0
[12/07 09:33:25     12s]   Not identified SBFF number: 0
[12/07 09:33:25     12s]   Not identified MBFF number: 0
[12/07 09:33:25     12s]   Not identified SB Latch number: 0
[12/07 09:33:25     12s]   Not identified MB Latch number: 0
[12/07 09:33:25     12s]   Number of sequential cells which are not FFs: 1
[12/07 09:33:25     12s] Total number of combinational cells: 26
[12/07 09:33:25     12s] Total number of sequential cells: 4
[12/07 09:33:25     12s] Total number of tristate cells: 2
[12/07 09:33:25     12s] Total number of level shifter cells: 0
[12/07 09:33:25     12s] Total number of power gating cells: 0
[12/07 09:33:25     12s] Total number of isolation cells: 0
[12/07 09:33:25     12s] Total number of power switch cells: 0
[12/07 09:33:25     12s] Total number of pulse generator cells: 0
[12/07 09:33:25     12s] Total number of always on buffers: 0
[12/07 09:33:25     12s] Total number of retention cells: 0
[12/07 09:33:25     12s] List of usable buffers: BUFX2 BUFX4 CLKBUF1
[12/07 09:33:25     12s] Total number of usable buffers: 3
[12/07 09:33:25     12s] List of unusable buffers:
[12/07 09:33:25     12s] Total number of unusable buffers: 0
[12/07 09:33:25     12s] List of usable inverters: INVX2 INVX1 INVX4 INVX8
[12/07 09:33:25     12s] Total number of usable inverters: 4
[12/07 09:33:25     12s] List of unusable inverters:
[12/07 09:33:25     12s] Total number of unusable inverters: 0
[12/07 09:33:25     12s] List of identified usable delay cells: CLKBUF2 CLKBUF3
[12/07 09:33:25     12s] Total number of identified usable delay cells: 2
[12/07 09:33:25     12s] List of identified unusable delay cells:
[12/07 09:33:25     12s] Total number of identified unusable delay cells: 0
[12/07 09:33:25     12s] Creating Cell Server, finished. 
[12/07 09:33:25     12s] 
[12/07 09:33:25     12s] Deleting Cell Server ...
[12/07 09:33:25     12s] **WARN: (IMPSYC-2):	Timing information is not defined for cell bpm_custom; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/07 09:33:25     12s] Type 'man IMPSYC-2' for more detail.
[12/07 09:33:25     12s] % Begin Load floorplan data ... (date=12/07 09:33:25, mem=571.0M)
[12/07 09:33:25     12s] Reading floorplan file - DBS/init.enc.dat/bpm_pad.fp.gz (mem = 659.9M).
[12/07 09:33:25     12s] % Begin Load floorplan data ... (date=12/07 09:33:25, mem=571.1M)
[12/07 09:33:25     12s] *info: reset 79 existing net BottomPreferredLayer and AvoidDetour
[12/07 09:33:25     12s] Deleting old partition specification.
[12/07 09:33:25     12s]  ... processed partition successfully.
[12/07 09:33:25     12s] Reading binary special route file DBS/init.enc.dat/bpm_pad.fp.spr.gz (Created by Innovus v17.11-s080_1 on Fri Dec  7 09:33:09 2018, version: 1)
[12/07 09:33:25     12s] There are 28 io inst loaded
[12/07 09:33:25     12s] Extracting standard cell pins and blockage ...... 
[12/07 09:33:25     12s] Pin and blockage extraction finished
[12/07 09:33:25     12s] % End Load floorplan data ... (date=12/07 09:33:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=571.8M, current mem=571.8M)
[12/07 09:33:25     12s] % End Load floorplan data ... (date=12/07 09:33:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=571.8M, current mem=571.8M)
[12/07 09:33:25     12s] % Begin Load SymbolTable ... (date=12/07 09:33:25, mem=571.8M)
[12/07 09:33:25     12s] % End Load SymbolTable ... (date=12/07 09:33:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=571.9M, current mem=571.9M)
[12/07 09:33:25     12s] % Begin Load placement data ... (date=12/07 09:33:25, mem=571.9M)
[12/07 09:33:25     12s] Reading placement file - DBS/init.enc.dat/bpm_pad.place.gz.
[12/07 09:33:25     12s] *** Checked 4 GNC rules.
[12/07 09:33:25     12s] *** applyConnectGlobalNets disabled.
[12/07 09:33:25     12s] ** Reading stdCellPlacement_binary (Created by Innovus v17.11-s080_1 on Fri Dec  7 09:33:09 2018, version# 1) ...
[12/07 09:33:25     12s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=659.9M) ***
[12/07 09:33:25     12s] Total net length = 1.192e+04 (6.493e+03 5.424e+03) (ext = 0.000e+00)
[12/07 09:33:25     12s] % End Load placement data ... (date=12/07 09:33:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=572.0M, current mem=572.0M)
[12/07 09:33:25     12s] *** Checked 4 GNC rules.
[12/07 09:33:25     12s] *** Applying global-net connections...
[12/07 09:33:25     12s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[12/07 09:33:25     12s] % Begin Load routing data ... (date=12/07 09:33:25, mem=572.1M)
[12/07 09:33:25     12s] Reading routing file - DBS/init.enc.dat/bpm_pad.route.gz.
[12/07 09:33:25     12s] Reading Innovus routing data (Created by Innovus v17.11-s080_1 on Fri Dec  7 09:33:09 2018 Format: 16.2) ...
[12/07 09:33:25     12s] *** Total 79 nets are successfully restored.
[12/07 09:33:25     12s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=659.9M) ***
[12/07 09:33:25     12s] % End Load routing data ... (date=12/07 09:33:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=573.2M, current mem=573.2M)
[12/07 09:33:25     12s] Loading Drc markers ...
[12/07 09:33:25     12s] ... 10 markers are loaded ...
[12/07 09:33:25     12s] ... 0 geometry drc markers are loaded ...
[12/07 09:33:25     12s] ... 0 antenna drc markers are loaded ...
[12/07 09:33:25     12s] Reading property file DBS/init.enc.dat/bpm_pad.prop
[12/07 09:33:25     12s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=659.9M) ***
[12/07 09:33:25     12s] Set Default Input Pin Transition as 0.1 ps.
[12/07 09:33:26     12s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[12/07 09:33:26     12s] % Begin Load power constraints ... (date=12/07 09:33:26, mem=573.9M)
[12/07 09:33:26     12s] % End Load power constraints ... (date=12/07 09:33:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=574.0M, current mem=574.0M)
[12/07 09:33:26     12s] Start generating vias ...
[12/07 09:33:26     12s] #Skip building auto via since it is not turned on.
[12/07 09:33:26     12s] Via generation completed.
[12/07 09:33:26     12s] % Begin load AAE data ... (date=12/07 09:33:26, mem=578.2M)
[12/07 09:33:26     12s] AAE DB initialization (MEM=682.012 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/07 09:33:26     12s] % End load AAE data ... (date=12/07 09:33:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=578.2M, current mem=577.3M)
[12/07 09:33:26     12s] Creating Cell Server ...(0, 1, 1, 1)
[12/07 09:33:26     12s] Summary for sequential cells identification: 
[12/07 09:33:26     12s]   Identified SBFF number: 3
[12/07 09:33:26     12s]   Identified MBFF number: 0
[12/07 09:33:26     12s]   Identified SB Latch number: 0
[12/07 09:33:26     12s]   Identified MB Latch number: 0
[12/07 09:33:26     12s]   Not identified SBFF number: 0
[12/07 09:33:26     12s]   Not identified MBFF number: 0
[12/07 09:33:26     12s]   Not identified SB Latch number: 0
[12/07 09:33:26     12s]   Not identified MB Latch number: 0
[12/07 09:33:26     12s]   Number of sequential cells which are not FFs: 1
[12/07 09:33:26     12s] Total number of combinational cells: 26
[12/07 09:33:26     12s] Total number of sequential cells: 4
[12/07 09:33:26     12s] Total number of tristate cells: 2
[12/07 09:33:26     12s] Total number of level shifter cells: 0
[12/07 09:33:26     12s] Total number of power gating cells: 0
[12/07 09:33:26     12s] Total number of isolation cells: 0
[12/07 09:33:26     12s] Total number of power switch cells: 0
[12/07 09:33:26     12s] Total number of pulse generator cells: 0
[12/07 09:33:26     12s] Total number of always on buffers: 0
[12/07 09:33:26     12s] Total number of retention cells: 0
[12/07 09:33:26     12s] List of usable buffers: BUFX2 BUFX4 CLKBUF1
[12/07 09:33:26     12s] Total number of usable buffers: 3
[12/07 09:33:26     12s] List of unusable buffers:
[12/07 09:33:26     12s] Total number of unusable buffers: 0
[12/07 09:33:26     12s] List of usable inverters: INVX2 INVX1 INVX4 INVX8
[12/07 09:33:26     12s] Total number of usable inverters: 4
[12/07 09:33:26     12s] List of unusable inverters:
[12/07 09:33:26     12s] Total number of unusable inverters: 0
[12/07 09:33:26     12s] List of identified usable delay cells: CLKBUF2 CLKBUF3
[12/07 09:33:26     12s] Total number of identified usable delay cells: 2
[12/07 09:33:26     12s] List of identified unusable delay cells:
[12/07 09:33:26     12s] Total number of identified unusable delay cells: 0
[12/07 09:33:26     12s] Creating Cell Server, finished. 
[12/07 09:33:26     12s] 
[12/07 09:33:26     12s] Deleting Cell Server ...
[12/07 09:33:26     12s] #% End load design ... (date=12/07 09:33:26, total cpu=0:00:01.2, real=0:00:02.0, peak res=578.2M, current mem=577.3M)
[12/07 09:33:26     12s] 
[12/07 09:33:26     12s] *** Summary of all messages that are not suppressed in this session:
[12/07 09:33:26     12s] Severity  ID               Count  Summary                                  
[12/07 09:33:26     12s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[12/07 09:33:26     12s] WARNING   IMPFP-710            1  File version %s is too old.              
[12/07 09:33:26     12s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/07 09:33:26     12s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[12/07 09:33:26     12s] WARNING   IMPEXT-2766          3  The sheet resistance for layer %s is not...
[12/07 09:33:26     12s] WARNING   IMPEXT-2773          3  The via resistance between layers %s and...
[12/07 09:33:26     12s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/07 09:33:26     12s] WARNING   IMPCK-61             1  TopPreferredLayer %s is smaller than Bot...
[12/07 09:33:26     12s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/07 09:33:26     12s] WARNING   IMPVL-159           68  Pin '%s' of cell '%s' is defined in LEF ...
[12/07 09:33:26     12s] WARNING   IMPPP-556            2  A SAMENET rule between different layers ...
[12/07 09:33:26     12s] WARNING   IMPPP-557            3  A single-layer VIARULE GENERATE for turn...
[12/07 09:33:26     12s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[12/07 09:33:26     12s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/07 09:33:26     12s] *** Message Summary: 110 warning(s), 0 error(s)
[12/07 09:33:26     12s] 
[12/07 09:33:26     12s] <CMD> um::enable_metric -on
[12/07 09:33:26     12s] <CMD> um::push_snapshot_stack
[12/07 09:33:26     12s] <CMD> setDesignMode -process 250
[12/07 09:33:26     12s] Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[12/07 09:33:26     12s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[12/07 09:33:26     12s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[12/07 09:33:26     12s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/07 09:33:26     12s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/07 09:33:26     12s] Updating process node dependent CCOpt properties for the 250nm process node.
[12/07 09:33:26     12s] <CMD> setAnalysisMode -analysisType onChipVariation
[12/07 09:33:26     12s] <CMD> setPlaceMode -place_global_place_io_pins false
[12/07 09:33:26     12s] <FF> RUNNING PLACEMENT ...
[12/07 09:33:26     12s] <FF> LOADING 'pre_place_tcl' PLUG-IN FILE(s) 
[12/07 09:33:26     12s] <FF> -> PLUG/INNOVUS/pre_place.tcl
[12/07 09:33:26     12s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/07 09:33:26     12s] <CMD> place_opt_design -out_dir RPT -prefix place
[12/07 09:33:26     12s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/07 09:33:26     12s] *** Starting GigaPlace ***
[12/07 09:33:26     12s] **INFO: user set placement options
[12/07 09:33:26     12s] setPlaceMode -place_global_place_io_pins false
[12/07 09:33:26     12s] **INFO: user set opt options
[12/07 09:33:26     12s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/07 09:33:26     12s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 4, percentage of missing scan cell = 0.00% (0 / 4)
[12/07 09:33:26     12s] *** Start deleteBufferTree ***
[12/07 09:33:26     12s] Info: Detect buffers to remove automatically.
[12/07 09:33:26     12s] Analyzing netlist ...
[12/07 09:33:26     12s] Updating netlist
[12/07 09:33:26     12s] 
[12/07 09:33:26     12s] *summary: 0 instances (buffers/inverters) removed
[12/07 09:33:26     12s] *** Finish deleteBufferTree (0:00:00.0) ***
[12/07 09:33:26     12s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/07 09:33:26     12s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/07 09:33:26     12s] Deleted 0 physical inst  (cell - / prefix -).
[12/07 09:33:26     12s] No user setting net weight.
[12/07 09:33:26     12s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/07 09:33:26     12s] #spOpts: N=250 
[12/07 09:33:26     12s] #std cell=22 (0 fixed + 22 movable) #block=1 (0 floating + 1 preplaced)
[12/07 09:33:26     12s] #ioInst=28 #net=77 #term=177 #term/net=2.30, #fixedIo=28, #floatIo=0, #fixedPin=20, #floatPin=16
[12/07 09:33:26     12s] stdCell: 22 single + 0 double + 0 multi
[12/07 09:33:26     12s] Total standard cell length = 0.2472 (mm), area = 0.0074 (mm^2)
[12/07 09:33:26     12s] Core basic site is core
[12/07 09:33:26     13s] Estimated cell power/ground rail width = 2.343 um
[12/07 09:33:26     13s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 09:33:26     13s] Apply auto density screen in pre-place stage.
[12/07 09:33:26     13s] Auto density screen increases utilization from 0.013 to 0.013
[12/07 09:33:26     13s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 699.1M
[12/07 09:33:26     13s] Average module density = 0.013.
[12/07 09:33:26     13s] Density for the design = 0.013.
[12/07 09:33:26     13s]        = stdcell_area 103 sites (7416 um^2) / alloc_area 8007 sites (576504 um^2).
[12/07 09:33:26     13s] Pin Density = 0.01922.
[12/07 09:33:26     13s]             = total # of pins 177 / total area 9207.
[12/07 09:33:26     13s] Initial padding reaches pin density 0.335 for top
[12/07 09:33:26     13s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 41.000
[12/07 09:33:26     13s] Initial padding increases density from 0.013 to 0.033 for top
[12/07 09:33:26     13s] === lastAutoLevel = 6 
[12/07 09:33:26     13s] [adp] 0:1:0:1
[12/07 09:33:26     13s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/07 09:33:27     13s] Iteration  1: Total net bbox = 3.775e+03 (1.50e+03 2.27e+03)
[12/07 09:33:27     13s]               Est.  stn bbox = 3.938e+03 (1.57e+03 2.37e+03)
[12/07 09:33:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 691.8M
[12/07 09:33:27     13s] Iteration  2: Total net bbox = 3.775e+03 (1.50e+03 2.27e+03)
[12/07 09:33:27     13s]               Est.  stn bbox = 3.938e+03 (1.57e+03 2.37e+03)
[12/07 09:33:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 691.8M
[12/07 09:33:27     13s] exp_mt_sequential is set from setPlaceMode option to 1
[12/07 09:33:27     13s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[12/07 09:33:27     13s] place_exp_mt_interval set to default 32
[12/07 09:33:27     13s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/07 09:33:27     13s] Iteration  3: Total net bbox = 2.729e+03 (1.05e+03 1.68e+03)
[12/07 09:33:27     13s]               Est.  stn bbox = 2.894e+03 (1.12e+03 1.77e+03)
[12/07 09:33:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 691.8M
[12/07 09:33:27     13s] Iteration  4: Total net bbox = 2.601e+03 (9.93e+02 1.61e+03)
[12/07 09:33:27     13s]               Est.  stn bbox = 2.764e+03 (1.06e+03 1.70e+03)
[12/07 09:33:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 691.8M
[12/07 09:33:27     13s] Iteration  5: Total net bbox = 2.342e+03 (8.80e+02 1.46e+03)
[12/07 09:33:27     13s]               Est.  stn bbox = 2.498e+03 (9.45e+02 1.55e+03)
[12/07 09:33:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 691.8M
[12/07 09:33:27     13s] Iteration  6: Total net bbox = 2.797e+03 (8.93e+02 1.90e+03)
[12/07 09:33:27     13s]               Est.  stn bbox = 2.964e+03 (9.59e+02 2.01e+03)
[12/07 09:33:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 691.8M
[12/07 09:33:27     13s] Starting Early Global Route rough congestion estimation: mem = 691.8M
[12/07 09:33:27     13s] (I)       Reading DB...
[12/07 09:33:27     13s] (I)       before initializing RouteDB syMemory usage = 691.8 MB
[12/07 09:33:27     13s] (I)       congestionReportName   : 
[12/07 09:33:27     13s] (I)       layerRangeFor2DCongestion : 
[12/07 09:33:27     13s] (I)       buildTerm2TermWires    : 1
[12/07 09:33:27     13s] (I)       doTrackAssignment      : 1
[12/07 09:33:27     13s] (I)       dumpBookshelfFiles     : 0
[12/07 09:33:27     13s] (I)       numThreads             : 1
[12/07 09:33:27     13s] (I)       bufferingAwareRouting  : false
[12/07 09:33:27     13s] [NR-eGR] honorMsvRouteConstraint: false
[12/07 09:33:27     13s] (I)       honorPin               : false
[12/07 09:33:27     13s] (I)       honorPinGuide          : true
[12/07 09:33:27     13s] (I)       honorPartition         : false
[12/07 09:33:27     13s] (I)       allowPartitionCrossover: false
[12/07 09:33:27     13s] (I)       honorSingleEntry       : true
[12/07 09:33:27     13s] (I)       honorSingleEntryStrong : true
[12/07 09:33:27     13s] (I)       handleViaSpacingRule   : false
[12/07 09:33:27     13s] (I)       handleEolSpacingRule   : false
[12/07 09:33:27     13s] (I)       PDConstraint           : none
[12/07 09:33:27     13s] (I)       expBetterNDRHandling   : false
[12/07 09:33:27     13s] [NR-eGR] honorClockSpecNDR      : 0
[12/07 09:33:27     13s] (I)       routingEffortLevel     : 3
[12/07 09:33:27     13s] (I)       effortLevel            : standard
[12/07 09:33:27     13s] [NR-eGR] minRouteLayer          : 2
[12/07 09:33:27     13s] [NR-eGR] maxRouteLayer          : 3
[12/07 09:33:27     13s] (I)       relaxedTopLayerCeiling : 127
[12/07 09:33:27     13s] (I)       relaxedBottomLayerFloor: 2
[12/07 09:33:27     13s] (I)       numRowsPerGCell        : 2
[12/07 09:33:27     13s] (I)       speedUpLargeDesign     : 0
[12/07 09:33:27     13s] (I)       multiThreadingTA       : 1
[12/07 09:33:27     13s] (I)       blkAwareLayerSwitching : 1
[12/07 09:33:27     13s] (I)       optimizationMode       : false
[12/07 09:33:27     13s] (I)       routeSecondPG          : false
[12/07 09:33:27     13s] (I)       scenicRatioForLayerRelax: 0.00
[12/07 09:33:27     13s] (I)       detourLimitForLayerRelax: 0.00
[12/07 09:33:27     13s] (I)       punchThroughDistance   : 500.00
[12/07 09:33:27     13s] (I)       scenicBound            : 1.15
[12/07 09:33:27     13s] (I)       maxScenicToAvoidBlk    : 100.00
[12/07 09:33:27     13s] (I)       source-to-sink ratio   : 0.00
[12/07 09:33:27     13s] (I)       targetCongestionRatioH : 1.00
[12/07 09:33:27     13s] (I)       targetCongestionRatioV : 1.00
[12/07 09:33:27     13s] (I)       layerCongestionRatio   : 0.70
[12/07 09:33:27     13s] (I)       m1CongestionRatio      : 0.10
[12/07 09:33:27     13s] (I)       m2m3CongestionRatio    : 0.70
[12/07 09:33:27     13s] (I)       localRouteEffort       : 1.00
[12/07 09:33:27     13s] (I)       numSitesBlockedByOneVia: 8.00
[12/07 09:33:27     13s] (I)       supplyScaleFactorH     : 1.00
[12/07 09:33:27     13s] (I)       supplyScaleFactorV     : 1.00
[12/07 09:33:27     13s] (I)       highlight3DOverflowFactor: 0.00
[12/07 09:33:27     13s] (I)       doubleCutViaModelingRatio: 0.00
[12/07 09:33:27     13s] (I)       routeVias              : 
[12/07 09:33:27     13s] (I)       readTROption           : true
[12/07 09:33:27     13s] (I)       extraSpacingFactor     : 1.00
[12/07 09:33:27     13s] [NR-eGR] numTracksPerClockWire  : 0
[12/07 09:33:27     13s] (I)       routeSelectedNetsOnly  : false
[12/07 09:33:27     13s] (I)       clkNetUseMaxDemand     : false
[12/07 09:33:27     13s] (I)       extraDemandForClocks   : 0
[12/07 09:33:27     13s] (I)       steinerRemoveLayers    : false
[12/07 09:33:27     13s] (I)       demoteLayerScenicScale : 1.00
[12/07 09:33:27     13s] (I)       nonpreferLayerCostScale : 100.00
[12/07 09:33:27     13s] (I)       similarTopologyRoutingFast : false
[12/07 09:33:27     13s] (I)       spanningTreeRefinement : false
[12/07 09:33:27     13s] (I)       spanningTreeRefinementAlpha : 0.50
[12/07 09:33:27     13s] (I)       starting read tracks
[12/07 09:33:27     13s] (I)       build grid graph
[12/07 09:33:27     13s] (I)       build grid graph start
[12/07 09:33:27     13s] [NR-eGR] Layer1 has no routable track
[12/07 09:33:27     13s] [NR-eGR] Layer2 has single uniform track structure
[12/07 09:33:27     13s] [NR-eGR] Layer3 has single uniform track structure
[12/07 09:33:27     13s] (I)       build grid graph end
[12/07 09:33:27     13s] (I)       numViaLayers=3
[12/07 09:33:27     13s] (I)       Reading via M2_M1 for layer: 0 
[12/07 09:33:27     13s] (I)       Reading via M3_M2 for layer: 1 
[12/07 09:33:27     13s] (I)       end build via table
[12/07 09:33:27     13s] [NR-eGR] numRoutingBlks=0 numInstBlks=105 numPGBlocks=173 numBumpBlks=0 numBoundaryFakeBlks=0
[12/07 09:33:27     13s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/07 09:33:27     13s] (I)       readDataFromPlaceDB
[12/07 09:33:27     13s] (I)       Read net information..
[12/07 09:33:27     13s] [NR-eGR] Read numTotalNets=61  numIgnoredNets=0
[12/07 09:33:27     13s] (I)       Read testcase time = 0.000 seconds
[12/07 09:33:27     13s] 
[12/07 09:33:27     13s] (I)       read default dcut vias
[12/07 09:33:27     13s] (I)       Reading via M2_M1 for layer: 0 
[12/07 09:33:27     13s] (I)       Reading via M3_M2 for layer: 1 
[12/07 09:33:27     13s] (I)       build grid graph start
[12/07 09:33:27     13s] (I)       build grid graph end
[12/07 09:33:27     13s] (I)       Model blockage into capacity
[12/07 09:33:27     13s] (I)       Read numBlocks=1477  numPreroutedWires=0  numCapScreens=0
[12/07 09:33:27     13s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/07 09:33:27     13s] (I)       blocked area on Layer2 : 2918983725000  (129.73%)
[12/07 09:33:27     13s] (I)       blocked area on Layer3 : 1576097100000  (70.05%)
[12/07 09:33:27     13s] (I)       Modeling time = 0.000 seconds
[12/07 09:33:27     13s] 
[12/07 09:33:27     13s] (I)       Number of ignored nets = 0
[12/07 09:33:27     13s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/07 09:33:27     13s] (I)       Number of clock nets = 2.  Ignored: No
[12/07 09:33:27     13s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/07 09:33:27     13s] (I)       Number of special nets = 0.  Ignored: Yes
[12/07 09:33:27     13s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/07 09:33:27     13s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/07 09:33:27     13s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/07 09:33:27     13s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/07 09:33:27     13s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 09:33:27     13s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 09:33:27     13s] (I)       Before initializing earlyGlobalRoute syMemory usage = 691.8 MB
[12/07 09:33:27     13s] (I)       Ndr track 0 does not exist
[12/07 09:33:27     13s] (I)       Layer1  viaCost=200.00
[12/07 09:33:27     13s] (I)       Layer2  viaCost=100.00
[12/07 09:33:27     13s] (I)       ---------------------Grid Graph Info--------------------
[12/07 09:33:27     13s] (I)       routing area        :  (0, 0) - (1500000, 1500000)
[12/07 09:33:27     13s] (I)       core area           :  (340800, 342000) - (1159200, 1152000)
[12/07 09:33:27     13s] (I)       Site Width          :  2400  (dbu)
[12/07 09:33:27     13s] (I)       Row Height          : 30000  (dbu)
[12/07 09:33:27     13s] (I)       GCell Width         : 60000  (dbu)
[12/07 09:33:27     13s] (I)       GCell Height        : 60000  (dbu)
[12/07 09:33:27     13s] (I)       grid                :    25    25     3
[12/07 09:33:27     13s] (I)       vertical capacity   :     0 60000     0
[12/07 09:33:27     13s] (I)       horizontal capacity :     0     0 60000
[12/07 09:33:27     13s] (I)       Default wire width  :   900   900  1500
[12/07 09:33:27     13s] (I)       Default wire space  :   900   900   900
[12/07 09:33:27     13s] (I)       Default pitch size  :  1800  2400  3000
[12/07 09:33:27     13s] (I)       First Track Coord   :     0  1200  1500
[12/07 09:33:27     13s] (I)       Num tracks per GCell: 33.33 25.00 20.00
[12/07 09:33:27     13s] (I)       Total num of tracks :     0   625   500
[12/07 09:33:27     13s] (I)       Num of masks        :     1     1     1
[12/07 09:33:27     13s] (I)       Num of trim masks   :     0     0     0
[12/07 09:33:27     13s] (I)       --------------------------------------------------------
[12/07 09:33:27     13s] 
[12/07 09:33:27     13s] [NR-eGR] ============ Routing rule table ============
[12/07 09:33:27     13s] [NR-eGR] Rule id 0. Nets 41 
[12/07 09:33:27     13s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/07 09:33:27     13s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[12/07 09:33:27     13s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[12/07 09:33:27     13s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[12/07 09:33:27     13s] [NR-eGR] ========================================
[12/07 09:33:27     13s] [NR-eGR] 
[12/07 09:33:27     13s] (I)       After initializing earlyGlobalRoute syMemory usage = 691.8 MB
[12/07 09:33:27     13s] (I)       Loading and dumping file time : 0.00 seconds
[12/07 09:33:27     13s] (I)       ============= Initialization =============
[12/07 09:33:27     13s] (I)       numLocalWires=62  numGlobalNetBranches=15  numLocalNetBranches=16
[12/07 09:33:27     13s] (I)       totalPins=105  totalGlobalPin=63 (60.00%)
[12/07 09:33:27     13s] (I)       total 2D Cap : 14273 = (6776 H, 7497 V)
[12/07 09:33:27     13s] (I)       ============  Phase 1a Route ============
[12/07 09:33:27     13s] (I)       Phase 1a runs 0.00 seconds
[12/07 09:33:27     13s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=8
[12/07 09:33:27     13s] (I)       Usage: 331 = (125 H, 206 V) = (1.84% H, 2.75% V) = (7.500e+03um H, 1.236e+04um V)
[12/07 09:33:27     13s] (I)       
[12/07 09:33:27     13s] (I)       ============  Phase 1b Route ============
[12/07 09:33:27     13s] (I)       Phase 1b runs 0.00 seconds
[12/07 09:33:27     13s] (I)       Usage: 331 = (125 H, 206 V) = (1.84% H, 2.75% V) = (7.500e+03um H, 1.236e+04um V)
[12/07 09:33:27     13s] (I)       
[12/07 09:33:27     13s] (I)       earlyGlobalRoute overflow: 1.84% H + 4.78% V
[12/07 09:33:27     13s] 
[12/07 09:33:27     13s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.80% H + 2.56% V
[12/07 09:33:27     13s] Finished Early Global Route rough congestion estimation: mem = 691.8M
[12/07 09:33:27     13s] earlyGlobalRoute rough estimation gcell size 2 row height
[12/07 09:33:27     13s] Congestion driven padding in post-place stage.
[12/07 09:33:27     13s] Congestion driven padding increases utilization from 0.033 to 0.033
[12/07 09:33:27     13s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 691.8M
[12/07 09:33:27     13s] Global placement CDP skipped at cutLevel 7.
[12/07 09:33:27     13s] Iteration  7: Total net bbox = 4.266e+04 (2.06e+04 2.21e+04)
[12/07 09:33:27     13s]               Est.  stn bbox = 4.284e+04 (2.07e+04 2.22e+04)
[12/07 09:33:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 691.8M
[12/07 09:33:27     13s] Iteration  8: Total net bbox = 4.266e+04 (2.06e+04 2.21e+04)
[12/07 09:33:27     13s]               Est.  stn bbox = 4.284e+04 (2.07e+04 2.22e+04)
[12/07 09:33:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 691.8M
[12/07 09:33:27     13s] Iteration  9: Total net bbox = 4.352e+04 (2.13e+04 2.22e+04)
[12/07 09:33:27     13s]               Est.  stn bbox = 4.371e+04 (2.14e+04 2.23e+04)
[12/07 09:33:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 691.8M
[12/07 09:33:27     13s] Iteration 10: Total net bbox = 4.352e+04 (2.13e+04 2.22e+04)
[12/07 09:33:27     13s]               Est.  stn bbox = 4.371e+04 (2.14e+04 2.23e+04)
[12/07 09:33:27     13s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 691.8M
[12/07 09:33:27     13s] Finished Global Placement (cpu=0:00:00.1, real=0:00:01.0, mem=691.8M)
[12/07 09:33:27     13s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[12/07 09:33:27     13s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[12/07 09:33:27     13s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/07 09:33:27     13s] Type 'man IMPSP-9025' for more detail.
[12/07 09:33:27     13s] #spOpts: N=250 mergeVia=F 
[12/07 09:33:27     13s] Core basic site is core
[12/07 09:33:27     13s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 09:33:27     13s] *** Starting refinePlace (0:00:13.1 mem=691.8M) ***
[12/07 09:33:27     13s] Total net bbox length = 4.352e+04 (2.128e+04 2.223e+04) (ext = 4.130e+04)
[12/07 09:33:27     13s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 09:33:27     13s] Starting refinePlace ...
[12/07 09:33:27     13s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[12/07 09:33:27     13s] Density distribution unevenness ratio = 80.505%
[12/07 09:33:27     13s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 09:33:27     13s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=693.8MB) @(0:00:13.1 - 0:00:13.1).
[12/07 09:33:27     13s] Move report: preRPlace moves 22 insts, mean move: 8.05 um, max move: 12.03 um
[12/07 09:33:27     13s] 	Max move on inst (U31): (759.88, 533.11) --> (760.80, 522.00)
[12/07 09:33:27     13s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: NOR2X1
[12/07 09:33:27     13s] wireLenOptFixPriorityInst 0 inst fixed
[12/07 09:33:27     13s] Placement tweakage begins.
[12/07 09:33:27     13s] wire length = 1.525e+04
[12/07 09:33:27     13s] wire length = 1.515e+04
[12/07 09:33:27     13s] Placement tweakage ends.
[12/07 09:33:27     13s] Move report: tweak moves 2 insts, mean move: 25.20 um, max move: 26.40 um
[12/07 09:33:27     13s] 	Max move on inst (U34): (734.40, 612.00) --> (760.80, 612.00)
[12/07 09:33:27     13s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 09:33:27     13s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=693.8MB) @(0:00:13.1 - 0:00:13.1).
[12/07 09:33:27     13s] Move report: Detail placement moves 22 insts, mean move: 10.24 um, max move: 33.17 um
[12/07 09:33:27     13s] 	Max move on inst (U34): (734.25, 605.38) --> (760.80, 612.00)
[12/07 09:33:27     13s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 693.8MB
[12/07 09:33:27     13s] Statistics of distance of Instance movement in refine placement:
[12/07 09:33:27     13s]   maximum (X+Y) =        33.17 um
[12/07 09:33:27     13s]   inst (U34) with max move: (734.248, 605.377) -> (760.8, 612)
[12/07 09:33:27     13s]   mean    (X+Y) =        10.24 um
[12/07 09:33:27     13s] Total instances flipped for WireLenOpt: 3
[12/07 09:33:27     13s] Summary Report:
[12/07 09:33:27     13s] Instances move: 22 (out of 22 movable)
[12/07 09:33:27     13s] Instances flipped: 0
[12/07 09:33:27     13s] Mean displacement: 10.24 um
[12/07 09:33:27     13s] Max displacement: 33.17 um (Instance: U34) (734.248, 605.377) -> (760.8, 612)
[12/07 09:33:27     13s] 	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
[12/07 09:33:27     13s] Total instances moved : 22
[12/07 09:33:27     13s] Total net bbox length = 4.341e+04 (2.118e+04 2.224e+04) (ext = 4.127e+04)
[12/07 09:33:27     13s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 693.8MB
[12/07 09:33:27     13s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=693.8MB) @(0:00:13.1 - 0:00:13.1).
[12/07 09:33:27     13s] *** Finished refinePlace (0:00:13.1 mem=693.8M) ***
[12/07 09:33:27     13s] *** Finished Initial Placement (cpu=0:00:00.1, real=0:00:01.0, mem=693.8M) ***
[12/07 09:33:27     13s] #spOpts: N=250 mergeVia=F 
[12/07 09:33:27     13s] Core basic site is core
[12/07 09:33:27     13s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 09:33:27     13s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[12/07 09:33:27     13s] Density distribution unevenness ratio = 69.721%
[12/07 09:33:27     13s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 09:33:27     13s] UM:                                                                   final
[12/07 09:33:27     13s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 09:33:27     13s] UM:                                                                   global_place
[12/07 09:33:27     13s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/07 09:33:27     13s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/07 09:33:27     13s] Starting congestion repair ...
[12/07 09:33:27     13s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/07 09:33:27     13s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/07 09:33:27     13s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/07 09:33:27     13s] Starting Early Global Route congestion estimation: mem = 693.8M
[12/07 09:33:27     13s] (I)       Reading DB...
[12/07 09:33:27     13s] (I)       before initializing RouteDB syMemory usage = 693.8 MB
[12/07 09:33:27     13s] (I)       congestionReportName   : 
[12/07 09:33:27     13s] (I)       layerRangeFor2DCongestion : 
[12/07 09:33:27     13s] (I)       buildTerm2TermWires    : 1
[12/07 09:33:27     13s] (I)       doTrackAssignment      : 1
[12/07 09:33:27     13s] (I)       dumpBookshelfFiles     : 0
[12/07 09:33:27     13s] (I)       numThreads             : 1
[12/07 09:33:27     13s] (I)       bufferingAwareRouting  : false
[12/07 09:33:27     13s] [NR-eGR] honorMsvRouteConstraint: false
[12/07 09:33:27     13s] (I)       honorPin               : false
[12/07 09:33:27     13s] (I)       honorPinGuide          : true
[12/07 09:33:27     13s] (I)       honorPartition         : false
[12/07 09:33:27     13s] (I)       allowPartitionCrossover: false
[12/07 09:33:27     13s] (I)       honorSingleEntry       : true
[12/07 09:33:27     13s] (I)       honorSingleEntryStrong : true
[12/07 09:33:27     13s] (I)       handleViaSpacingRule   : false
[12/07 09:33:27     13s] (I)       handleEolSpacingRule   : false
[12/07 09:33:27     13s] (I)       PDConstraint           : none
[12/07 09:33:27     13s] (I)       expBetterNDRHandling   : false
[12/07 09:33:27     13s] [NR-eGR] honorClockSpecNDR      : 0
[12/07 09:33:27     13s] (I)       routingEffortLevel     : 3
[12/07 09:33:27     13s] (I)       effortLevel            : standard
[12/07 09:33:27     13s] [NR-eGR] minRouteLayer          : 2
[12/07 09:33:27     13s] [NR-eGR] maxRouteLayer          : 3
[12/07 09:33:27     13s] (I)       relaxedTopLayerCeiling : 127
[12/07 09:33:27     13s] (I)       relaxedBottomLayerFloor: 2
[12/07 09:33:27     13s] (I)       numRowsPerGCell        : 1
[12/07 09:33:27     13s] (I)       speedUpLargeDesign     : 0
[12/07 09:33:27     13s] (I)       multiThreadingTA       : 1
[12/07 09:33:27     13s] (I)       blkAwareLayerSwitching : 1
[12/07 09:33:27     13s] (I)       optimizationMode       : false
[12/07 09:33:27     13s] (I)       routeSecondPG          : false
[12/07 09:33:27     13s] (I)       scenicRatioForLayerRelax: 0.00
[12/07 09:33:27     13s] (I)       detourLimitForLayerRelax: 0.00
[12/07 09:33:27     13s] (I)       punchThroughDistance   : 500.00
[12/07 09:33:27     13s] (I)       scenicBound            : 1.15
[12/07 09:33:27     13s] (I)       maxScenicToAvoidBlk    : 100.00
[12/07 09:33:27     13s] (I)       source-to-sink ratio   : 0.00
[12/07 09:33:27     13s] (I)       targetCongestionRatioH : 1.00
[12/07 09:33:27     13s] (I)       targetCongestionRatioV : 1.00
[12/07 09:33:27     13s] (I)       layerCongestionRatio   : 0.70
[12/07 09:33:27     13s] (I)       m1CongestionRatio      : 0.10
[12/07 09:33:27     13s] (I)       m2m3CongestionRatio    : 0.70
[12/07 09:33:27     13s] (I)       localRouteEffort       : 1.00
[12/07 09:33:27     13s] (I)       numSitesBlockedByOneVia: 8.00
[12/07 09:33:27     13s] (I)       supplyScaleFactorH     : 1.00
[12/07 09:33:27     13s] (I)       supplyScaleFactorV     : 1.00
[12/07 09:33:27     13s] (I)       highlight3DOverflowFactor: 0.00
[12/07 09:33:27     13s] (I)       doubleCutViaModelingRatio: 0.00
[12/07 09:33:27     13s] (I)       routeVias              : 
[12/07 09:33:27     13s] (I)       readTROption           : true
[12/07 09:33:27     13s] (I)       extraSpacingFactor     : 1.00
[12/07 09:33:27     13s] [NR-eGR] numTracksPerClockWire  : 0
[12/07 09:33:27     13s] (I)       routeSelectedNetsOnly  : false
[12/07 09:33:27     13s] (I)       clkNetUseMaxDemand     : false
[12/07 09:33:27     13s] (I)       extraDemandForClocks   : 0
[12/07 09:33:27     13s] (I)       steinerRemoveLayers    : false
[12/07 09:33:27     13s] (I)       demoteLayerScenicScale : 1.00
[12/07 09:33:27     13s] (I)       nonpreferLayerCostScale : 100.00
[12/07 09:33:27     13s] (I)       similarTopologyRoutingFast : false
[12/07 09:33:27     13s] (I)       spanningTreeRefinement : false
[12/07 09:33:27     13s] (I)       spanningTreeRefinementAlpha : 0.50
[12/07 09:33:27     13s] (I)       starting read tracks
[12/07 09:33:27     13s] (I)       build grid graph
[12/07 09:33:27     13s] (I)       build grid graph start
[12/07 09:33:27     13s] [NR-eGR] Layer1 has no routable track
[12/07 09:33:27     13s] [NR-eGR] Layer2 has single uniform track structure
[12/07 09:33:27     13s] [NR-eGR] Layer3 has single uniform track structure
[12/07 09:33:27     13s] (I)       build grid graph end
[12/07 09:33:27     13s] (I)       numViaLayers=3
[12/07 09:33:27     13s] (I)       Reading via M2_M1 for layer: 0 
[12/07 09:33:27     13s] (I)       Reading via M3_M2 for layer: 1 
[12/07 09:33:27     13s] (I)       end build via table
[12/07 09:33:27     13s] [NR-eGR] numRoutingBlks=0 numInstBlks=105 numPGBlocks=173 numBumpBlks=0 numBoundaryFakeBlks=0
[12/07 09:33:27     13s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/07 09:33:27     13s] (I)       readDataFromPlaceDB
[12/07 09:33:27     13s] (I)       Read net information..
[12/07 09:33:27     13s] [NR-eGR] Read numTotalNets=61  numIgnoredNets=0
[12/07 09:33:27     13s] (I)       Read testcase time = 0.000 seconds
[12/07 09:33:27     13s] 
[12/07 09:33:27     13s] (I)       read default dcut vias
[12/07 09:33:27     13s] (I)       Reading via M2_M1 for layer: 0 
[12/07 09:33:27     13s] (I)       Reading via M3_M2 for layer: 1 
[12/07 09:33:27     13s] (I)       build grid graph start
[12/07 09:33:27     13s] (I)       build grid graph end
[12/07 09:33:27     13s] (I)       Model blockage into capacity
[12/07 09:33:27     13s] (I)       Read numBlocks=1477  numPreroutedWires=0  numCapScreens=0
[12/07 09:33:27     13s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/07 09:33:27     13s] (I)       blocked area on Layer2 : 2918983725000  (129.73%)
[12/07 09:33:27     13s] (I)       blocked area on Layer3 : 1576097100000  (70.05%)
[12/07 09:33:27     13s] (I)       Modeling time = 0.000 seconds
[12/07 09:33:27     13s] 
[12/07 09:33:27     13s] (I)       Number of ignored nets = 0
[12/07 09:33:27     13s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/07 09:33:27     13s] (I)       Number of clock nets = 2.  Ignored: No
[12/07 09:33:27     13s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/07 09:33:27     13s] (I)       Number of special nets = 0.  Ignored: Yes
[12/07 09:33:27     13s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/07 09:33:27     13s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/07 09:33:27     13s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/07 09:33:27     13s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/07 09:33:27     13s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 09:33:27     13s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 09:33:27     13s] (I)       Before initializing earlyGlobalRoute syMemory usage = 693.8 MB
[12/07 09:33:27     13s] (I)       Ndr track 0 does not exist
[12/07 09:33:27     13s] (I)       Layer1  viaCost=200.00
[12/07 09:33:27     13s] (I)       Layer2  viaCost=100.00
[12/07 09:33:27     13s] (I)       ---------------------Grid Graph Info--------------------
[12/07 09:33:27     13s] (I)       routing area        :  (0, 0) - (1500000, 1500000)
[12/07 09:33:27     13s] (I)       core area           :  (340800, 342000) - (1159200, 1152000)
[12/07 09:33:27     13s] (I)       Site Width          :  2400  (dbu)
[12/07 09:33:27     13s] (I)       Row Height          : 30000  (dbu)
[12/07 09:33:27     13s] (I)       GCell Width         : 30000  (dbu)
[12/07 09:33:27     13s] (I)       GCell Height        : 30000  (dbu)
[12/07 09:33:27     13s] (I)       grid                :    50    50     3
[12/07 09:33:27     13s] (I)       vertical capacity   :     0 30000     0
[12/07 09:33:27     13s] (I)       horizontal capacity :     0     0 30000
[12/07 09:33:27     13s] (I)       Default wire width  :   900   900  1500
[12/07 09:33:27     13s] (I)       Default wire space  :   900   900   900
[12/07 09:33:27     13s] (I)       Default pitch size  :  1800  2400  3000
[12/07 09:33:27     13s] (I)       First Track Coord   :     0  1200  1500
[12/07 09:33:27     13s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[12/07 09:33:27     13s] (I)       Total num of tracks :     0   625   500
[12/07 09:33:27     13s] (I)       Num of masks        :     1     1     1
[12/07 09:33:27     13s] (I)       Num of trim masks   :     0     0     0
[12/07 09:33:27     13s] (I)       --------------------------------------------------------
[12/07 09:33:27     13s] 
[12/07 09:33:27     13s] [NR-eGR] ============ Routing rule table ============
[12/07 09:33:27     13s] [NR-eGR] Rule id 0. Nets 41 
[12/07 09:33:27     13s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/07 09:33:27     13s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[12/07 09:33:27     13s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[12/07 09:33:27     13s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[12/07 09:33:27     13s] [NR-eGR] ========================================
[12/07 09:33:27     13s] [NR-eGR] 
[12/07 09:33:27     13s] (I)       After initializing earlyGlobalRoute syMemory usage = 693.8 MB
[12/07 09:33:27     13s] (I)       Loading and dumping file time : 0.00 seconds
[12/07 09:33:27     13s] (I)       ============= Initialization =============
[12/07 09:33:27     13s] (I)       totalPins=105  totalGlobalPin=102 (97.14%)
[12/07 09:33:27     13s] (I)       total 2D Cap : 28880 = (13664 H, 15216 V)
[12/07 09:33:27     13s] [NR-eGR] Layer group 1: route 41 net(s) in layer range [2, 3]
[12/07 09:33:27     13s] (I)       ============  Phase 1a Route ============
[12/07 09:33:27     13s] (I)       Phase 1a runs 0.00 seconds
[12/07 09:33:27     13s] (I)       Usage: 502 = (265 H, 237 V) = (1.94% H, 1.56% V) = (7.950e+03um H, 7.110e+03um V)
[12/07 09:33:27     13s] (I)       
[12/07 09:33:27     13s] (I)       ============  Phase 1b Route ============
[12/07 09:33:27     13s] (I)       Usage: 502 = (265 H, 237 V) = (1.94% H, 1.56% V) = (7.950e+03um H, 7.110e+03um V)
[12/07 09:33:27     13s] (I)       
[12/07 09:33:27     13s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.506000e+04um
[12/07 09:33:27     13s] (I)       ============  Phase 1c Route ============
[12/07 09:33:27     13s] (I)       Usage: 502 = (265 H, 237 V) = (1.94% H, 1.56% V) = (7.950e+03um H, 7.110e+03um V)
[12/07 09:33:27     13s] (I)       
[12/07 09:33:27     13s] (I)       ============  Phase 1d Route ============
[12/07 09:33:27     13s] (I)       Usage: 502 = (265 H, 237 V) = (1.94% H, 1.56% V) = (7.950e+03um H, 7.110e+03um V)
[12/07 09:33:27     13s] (I)       
[12/07 09:33:27     13s] (I)       ============  Phase 1e Route ============
[12/07 09:33:27     13s] (I)       Phase 1e runs 0.00 seconds
[12/07 09:33:27     13s] (I)       Usage: 502 = (265 H, 237 V) = (1.94% H, 1.56% V) = (7.950e+03um H, 7.110e+03um V)
[12/07 09:33:27     13s] (I)       
[12/07 09:33:27     13s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.506000e+04um
[12/07 09:33:27     13s] [NR-eGR] 
[12/07 09:33:27     13s] (I)       ============  Phase 1l Route ============
[12/07 09:33:27     13s] (I)       Phase 1l runs 0.00 seconds
[12/07 09:33:27     13s] (I)       
[12/07 09:33:27     13s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/07 09:33:27     13s] [NR-eGR]                OverCon            
[12/07 09:33:27     13s] [NR-eGR]                 #Gcell     %Gcell
[12/07 09:33:27     13s] [NR-eGR] Layer              (0)    OverCon 
[12/07 09:33:27     13s] [NR-eGR] ------------------------------------
[12/07 09:33:27     13s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/07 09:33:27     13s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/07 09:33:27     13s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/07 09:33:27     13s] [NR-eGR] ------------------------------------
[12/07 09:33:27     13s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/07 09:33:27     13s] [NR-eGR] 
[12/07 09:33:27     13s] (I)       Total Global Routing Runtime: 0.00 seconds
[12/07 09:33:27     13s] (I)       total 2D Cap : 29051 = (13744 H, 15307 V)
[12/07 09:33:27     13s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/07 09:33:27     13s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/07 09:33:27     13s] Early Global Route congestion estimation runtime: 0.00 seconds, mem = 693.8M
[12/07 09:33:27     13s] [hotspot] +------------+---------------+---------------+
[12/07 09:33:27     13s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 09:33:27     13s] [hotspot] +------------+---------------+---------------+
[12/07 09:33:27     13s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 09:33:27     13s] [hotspot] +------------+---------------+---------------+
[12/07 09:33:27     13s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 09:33:27     13s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 09:33:27     13s] Skipped repairing congestion.
[12/07 09:33:27     13s] Starting Early Global Route wiring: mem = 709.8M
[12/07 09:33:27     13s] (I)       ============= track Assignment ============
[12/07 09:33:27     13s] (I)       extract Global 3D Wires
[12/07 09:33:27     13s] (I)       Extract Global WL : time=0.00
[12/07 09:33:27     13s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[12/07 09:33:27     13s] (I)       Initialization real time=0.00 seconds
[12/07 09:33:27     13s] (I)       Run Multi-thread track assignment
[12/07 09:33:27     13s] (I)       merging nets...
[12/07 09:33:27     13s] (I)       merging nets done
[12/07 09:33:27     13s] (I)       Kernel real time=0.00 seconds
[12/07 09:33:27     13s] (I)       End Greedy Track Assignment
[12/07 09:33:27     13s] [NR-eGR] --------------------------------------------------------------------------
[12/07 09:33:27     13s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 84
[12/07 09:33:27     13s] [NR-eGR] Layer2(metal2)(V) length: 7.301100e+03um, number of vias: 154
[12/07 09:33:27     13s] [NR-eGR] Layer3(metal3)(H) length: 8.162400e+03um, number of vias: 0
[12/07 09:33:27     13s] [NR-eGR] Total length: 1.546350e+04um, number of vias: 238
[12/07 09:33:27     13s] [NR-eGR] --------------------------------------------------------------------------
[12/07 09:33:27     13s] [NR-eGR] Total clock nets wire length: 8.353500e+02um 
[12/07 09:33:27     13s] [NR-eGR] --------------------------------------------------------------------------
[12/07 09:33:27     13s] Early Global Route wiring runtime: 0.01 seconds, mem = 709.8M
[12/07 09:33:27     13s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/07 09:33:27     13s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 709.8M **
[12/07 09:33:27     13s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/07 09:33:27     13s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 09:33:27     13s] UM:                                                                   final
[12/07 09:33:27     13s] UM: Capturing floorplan image ...
[12/07 09:33:27     13s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 09:33:27     13s] UM:                                                                   place_design
[12/07 09:33:27     13s] **WARN: (IMPOPT-576):	16 nets have unplaced terms. 
[12/07 09:33:27     13s] Type 'man IMPOPT-576' for more detail.
[12/07 09:33:27     13s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/07 09:33:27     13s] #spOpts: N=250 
[12/07 09:33:27     13s] Core basic site is core
[12/07 09:33:27     13s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 09:33:27     13s] #spOpts: N=250 mergeVia=F 
[12/07 09:33:27     13s] GigaOpt running with 1 threads.
[12/07 09:33:27     13s] Info: 1 threads available for lower-level modules during optimization.
[12/07 09:33:27     13s] #spOpts: N=250 mergeVia=F 
[12/07 09:33:27     13s] Creating Cell Server ...(0, 0, 0, 0)
[12/07 09:33:27     13s] Summary for sequential cells identification: 
[12/07 09:33:27     13s]   Identified SBFF number: 3
[12/07 09:33:27     13s]   Identified MBFF number: 0
[12/07 09:33:27     13s]   Identified SB Latch number: 0
[12/07 09:33:27     13s]   Identified MB Latch number: 0
[12/07 09:33:27     13s]   Not identified SBFF number: 0
[12/07 09:33:27     13s]   Not identified MBFF number: 0
[12/07 09:33:27     13s]   Not identified SB Latch number: 0
[12/07 09:33:27     13s]   Not identified MB Latch number: 0
[12/07 09:33:27     13s]   Number of sequential cells which are not FFs: 1
[12/07 09:33:27     13s] Creating Cell Server, finished. 
[12/07 09:33:27     13s] 
[12/07 09:33:27     13s] Updating RC grid for preRoute extraction ...
[12/07 09:33:27     13s] Initializing multi-corner resistance tables ...
[12/07 09:33:27     13s] 
[12/07 09:33:27     13s] Creating Lib Analyzer ...
[12/07 09:33:27     13s] 
[12/07 09:33:27     13s]  View setup_func  Weighted 0 StdDelay unweighted 92.80, weightedFactor 1.000 
[12/07 09:33:27     13s]   
[12/07 09:33:27     13s]  View hold_func  Weighted 0 StdDelay unweighted 92.80, weightedFactor 1.000 
[12/07 09:33:27     13s]   Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[12/07 09:33:27     13s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[12/07 09:33:27     13s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[12/07 09:33:27     13s] 
[12/07 09:33:28     13s] Creating Lib Analyzer, finished. 
[12/07 09:33:28     13s] **WARN: (IMPOPT-665):	mplier[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 09:33:28     13s] Type 'man IMPOPT-665' for more detail.
[12/07 09:33:28     13s] **WARN: (IMPOPT-665):	mplier[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 09:33:28     13s] Type 'man IMPOPT-665' for more detail.
[12/07 09:33:28     13s] **WARN: (IMPOPT-665):	mplier[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 09:33:28     13s] Type 'man IMPOPT-665' for more detail.
[12/07 09:33:28     13s] **WARN: (IMPOPT-665):	mplier[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 09:33:28     13s] Type 'man IMPOPT-665' for more detail.
[12/07 09:33:28     13s] **WARN: (IMPOPT-665):	mplier[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 09:33:28     13s] Type 'man IMPOPT-665' for more detail.
[12/07 09:33:28     13s] **WARN: (IMPOPT-665):	mplier[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 09:33:28     13s] Type 'man IMPOPT-665' for more detail.
[12/07 09:33:28     13s] **WARN: (IMPOPT-665):	mplier[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 09:33:28     13s] Type 'man IMPOPT-665' for more detail.
[12/07 09:33:28     13s] **WARN: (IMPOPT-665):	mplier[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 09:33:28     13s] Type 'man IMPOPT-665' for more detail.
[12/07 09:33:28     13s] **WARN: (IMPOPT-665):	mcand[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 09:33:28     13s] Type 'man IMPOPT-665' for more detail.
[12/07 09:33:28     13s] **WARN: (IMPOPT-665):	mcand[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 09:33:28     13s] Type 'man IMPOPT-665' for more detail.
[12/07 09:33:28     13s] **WARN: (IMPOPT-665):	mcand[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 09:33:28     13s] Type 'man IMPOPT-665' for more detail.
[12/07 09:33:28     13s] **WARN: (IMPOPT-665):	mcand[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 09:33:28     13s] Type 'man IMPOPT-665' for more detail.
[12/07 09:33:28     13s] **WARN: (IMPOPT-665):	mcand[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 09:33:28     13s] Type 'man IMPOPT-665' for more detail.
[12/07 09:33:28     13s] **WARN: (IMPOPT-665):	mcand[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 09:33:28     13s] Type 'man IMPOPT-665' for more detail.
[12/07 09:33:28     13s] **WARN: (IMPOPT-665):	mcand[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 09:33:28     13s] Type 'man IMPOPT-665' for more detail.
[12/07 09:33:28     13s] **WARN: (IMPOPT-665):	mcand[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 09:33:28     13s] Type 'man IMPOPT-665' for more detail.
[12/07 09:33:28     13s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/07 09:33:28     13s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/07 09:33:28     13s] 			Cell PADVDD is dont_touch but not dont_use
[12/07 09:33:28     13s] 			Cell PADNC is dont_touch but not dont_use
[12/07 09:33:28     13s] 			Cell PADGND is dont_touch but not dont_use
[12/07 09:33:28     13s] 			Cell PADFC is dont_touch but not dont_use
[12/07 09:33:28     13s] 	...
[12/07 09:33:28     13s] 	Reporting only the 20 first cells found...
[12/07 09:33:28     13s] 
[12/07 09:33:28     13s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 600.0M, totSessionCpu=0:00:14 **
[12/07 09:33:28     13s] setTrialRouteMode -maxRouteLayer 3
[12/07 09:33:28     13s] Added -handlePreroute to trialRouteMode
[12/07 09:33:28     13s] *** optDesign -preCTS ***
[12/07 09:33:28     13s] DRC Margin: user margin 0.0; extra margin 0.2
[12/07 09:33:28     13s] Setup Target Slack: user slack 0; extra slack 0.1
[12/07 09:33:28     13s] Hold Target Slack: user slack 0
[12/07 09:33:28     13s] Deleting Cell Server ...
[12/07 09:33:28     13s] Deleting Lib Analyzer.
[12/07 09:33:28     13s] Multi-VT timing optimization disabled based on library information.
[12/07 09:33:28     13s] Creating Cell Server ...(0, 0, 0, 0)
[12/07 09:33:28     13s] Summary for sequential cells identification: 
[12/07 09:33:28     13s]   Identified SBFF number: 3
[12/07 09:33:28     13s]   Identified MBFF number: 0
[12/07 09:33:28     13s]   Identified SB Latch number: 0
[12/07 09:33:28     13s]   Identified MB Latch number: 0
[12/07 09:33:28     13s]   Not identified SBFF number: 0
[12/07 09:33:28     13s]   Not identified MBFF number: 0
[12/07 09:33:28     13s]   Not identified SB Latch number: 0
[12/07 09:33:28     13s]   Not identified MB Latch number: 0
[12/07 09:33:28     13s]   Number of sequential cells which are not FFs: 1
[12/07 09:33:28     13s] Creating Cell Server, finished. 
[12/07 09:33:28     13s] 
[12/07 09:33:28     13s] 
[12/07 09:33:28     13s]  View setup_func  Weighted 0 StdDelay unweighted 92.80, weightedFactor 1.000 
[12/07 09:33:28     13s]   
[12/07 09:33:28     13s]  View hold_func  Weighted 0 StdDelay unweighted 92.80, weightedFactor 1.000 
[12/07 09:33:28     13s]   Deleting Cell Server ...
[12/07 09:33:28     13s] Start to check current routing status for nets...
[12/07 09:33:28     13s] All nets are already routed correctly.
[12/07 09:33:28     13s] End to check current routing status for nets (mem=715.8M)
[12/07 09:33:28     13s] Extraction called for design 'bpm_pad' of instances=51 and nets=79 using extraction engine 'preRoute' .
[12/07 09:33:28     13s] PreRoute RC Extraction called for design bpm_pad.
[12/07 09:33:28     13s] RC Extraction called in multi-corner(1) mode.
[12/07 09:33:28     13s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/07 09:33:28     13s] Type 'man IMPEXT-6197' for more detail.
[12/07 09:33:28     13s] RCMode: PreRoute
[12/07 09:33:28     13s]       RC Corner Indexes            0   
[12/07 09:33:28     13s] Capacitance Scaling Factor   : 1.00000 
[12/07 09:33:28     13s] Resistance Scaling Factor    : 1.00000 
[12/07 09:33:28     13s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 09:33:28     13s] Clock Res. Scaling Factor    : 1.00000 
[12/07 09:33:28     13s] Shrink Factor                : 1.00000
[12/07 09:33:28     13s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 09:33:28     13s] Updating RC grid for preRoute extraction ...
[12/07 09:33:28     13s] Initializing multi-corner resistance tables ...
[12/07 09:33:28     13s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 715.797M)
[12/07 09:33:28     13s] #################################################################################
[12/07 09:33:28     13s] # Design Stage: PreRoute
[12/07 09:33:28     13s] # Design Name: bpm_pad
[12/07 09:33:28     13s] # Design Mode: 250nm
[12/07 09:33:28     13s] # Analysis Mode: MMMC OCV 
[12/07 09:33:28     13s] # Parasitics Mode: No SPEF/RCDB
[12/07 09:33:28     13s] # Signoff Settings: SI Off 
[12/07 09:33:28     13s] #################################################################################
[12/07 09:33:28     13s] Calculate early delays in OCV mode...
[12/07 09:33:28     13s] Calculate late delays in OCV mode...
[12/07 09:33:28     13s] Topological Sorting (REAL = 0:00:00.0, MEM = 719.8M, InitMEM = 719.8M)
[12/07 09:33:28     13s] Start delay calculation (fullDC) (1 T). (MEM=719.82)
[12/07 09:33:28     13s] Start AAE Lib Loading. (MEM=744.023)
[12/07 09:33:28     13s] End AAE Lib Loading. (MEM=945.305 CPU=0:00:00.0 Real=0:00:00.0)
[12/07 09:33:28     13s] End AAE Lib Interpolated Model. (MEM=945.305 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 09:33:28     13s] First Iteration Infinite Tw... 
[12/07 09:33:28     13s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/07 09:33:28     13s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3_M2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/07 09:33:28     13s] Total number of fetched objects 78
[12/07 09:33:28     13s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 09:33:28     13s] End delay calculation. (MEM=960.48 CPU=0:00:00.0 REAL=0:00:00.0)
[12/07 09:33:28     14s] End delay calculation (fullDC). (MEM=863.109 CPU=0:00:00.3 REAL=0:00:00.0)
[12/07 09:33:28     14s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 863.1M) ***
[12/07 09:33:28     14s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:14.0 mem=863.1M)
[12/07 09:33:28     14s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 16.210  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    5    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.085   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.286%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 641.9M, totSessionCpu=0:00:14 **
[12/07 09:33:28     14s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/07 09:33:28     14s] PhyDesignGrid: maxLocalDensity 0.98
[12/07 09:33:28     14s] ### Creating PhyDesignMc. totSessionCpu=0:00:14.0 mem=802.6M
[12/07 09:33:28     14s] #spOpts: N=250 mergeVia=F 
[12/07 09:33:28     14s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:14.0 mem=802.6M
[12/07 09:33:28     14s] PhyDesignGrid: maxLocalDensity 0.98
[12/07 09:33:28     14s] ### Creating PhyDesignMc. totSessionCpu=0:00:14.0 mem=802.6M
[12/07 09:33:28     14s] #spOpts: N=250 mergeVia=F 
[12/07 09:33:28     14s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:14.0 mem=802.6M
[12/07 09:33:28     14s] *** Starting optimizing excluded clock nets MEM= 802.6M) ***
[12/07 09:33:28     14s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 802.6M) ***
[12/07 09:33:28     14s] Creating Cell Server ...(0, 0, 0, 0)
[12/07 09:33:28     14s] Summary for sequential cells identification: 
[12/07 09:33:28     14s]   Identified SBFF number: 3
[12/07 09:33:28     14s]   Identified MBFF number: 0
[12/07 09:33:28     14s]   Identified SB Latch number: 0
[12/07 09:33:28     14s]   Identified MB Latch number: 0
[12/07 09:33:28     14s]   Not identified SBFF number: 0
[12/07 09:33:28     14s]   Not identified MBFF number: 0
[12/07 09:33:28     14s]   Not identified SB Latch number: 0
[12/07 09:33:28     14s]   Not identified MB Latch number: 0
[12/07 09:33:28     14s]   Number of sequential cells which are not FFs: 1
[12/07 09:33:28     14s] Creating Cell Server, finished. 
[12/07 09:33:28     14s] 
[12/07 09:33:28     14s] 
[12/07 09:33:28     14s]  View setup_func  Weighted 0 StdDelay unweighted 92.80, weightedFactor 1.000 
[12/07 09:33:28     14s]   
[12/07 09:33:28     14s]  View hold_func  Weighted 0 StdDelay unweighted 92.80, weightedFactor 1.000 
[12/07 09:33:28     14s]   The useful skew maximum allowed delay is: 0.3
[12/07 09:33:28     14s] Info: 0 don't touch net , 1 undriven net  excluded from IPO operation.
[12/07 09:33:28     14s] Info: 20 io nets excluded
[12/07 09:33:28     14s] Info: 2 clock nets excluded from IPO operation.
[12/07 09:33:28     14s] ### Creating LA Mngr. totSessionCpu=0:00:14.1 mem=804.6M
[12/07 09:33:28     14s] ### Creating LA Mngr, finished. totSessionCpu=0:00:14.2 mem=824.6M
[12/07 09:33:28     14s] PhyDesignGrid: maxLocalDensity 0.98
[12/07 09:33:28     14s] ### Creating PhyDesignMc. totSessionCpu=0:00:14.2 mem=832.6M
[12/07 09:33:28     14s] #spOpts: N=250 
[12/07 09:33:28     14s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:14.2 mem=832.6M
[12/07 09:33:28     14s] ### Creating LA Mngr. totSessionCpu=0:00:14.2 mem=832.6M
[12/07 09:33:28     14s] ### Creating LA Mngr, finished. totSessionCpu=0:00:14.2 mem=832.6M
[12/07 09:33:28     14s] 
[12/07 09:33:28     14s] Footprint cell infomation for calculating maxBufDist
[12/07 09:33:28     14s] *info: There are 3 candidate Buffer cells
[12/07 09:33:28     14s] *info: There are 4 candidate Inverter cells
[12/07 09:33:28     14s] 
[12/07 09:33:29     14s] 
[12/07 09:33:29     14s] Creating Lib Analyzer ...
[12/07 09:33:29     14s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[12/07 09:33:29     14s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[12/07 09:33:29     14s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[12/07 09:33:29     14s] 
[12/07 09:33:29     14s] Creating Lib Analyzer, finished. 
[12/07 09:33:29     14s] 
[12/07 09:33:29     14s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[12/07 09:33:29     14s] ### Creating LA Mngr. totSessionCpu=0:00:14.7 mem=882.6M
[12/07 09:33:29     14s] ### Creating LA Mngr, finished. totSessionCpu=0:00:14.7 mem=882.6M
[12/07 09:33:29     14s] 
[12/07 09:33:29     14s] Netlist preparation processing... 
[12/07 09:33:29     14s] Removed 0 instance
[12/07 09:33:29     14s] **WARN: (IMPOPT-7098):	WARNING: cout_i is an undriven net with 2 fanouts.
[12/07 09:33:29     14s] *info: Marking 0 isolation instances dont touch
[12/07 09:33:29     14s] *info: Marking 0 level shifter instances dont touch
[12/07 09:33:29     14s] ### Creating LA Mngr. totSessionCpu=0:00:14.8 mem=873.6M
[12/07 09:33:29     14s] ### Creating LA Mngr, finished. totSessionCpu=0:00:14.8 mem=873.6M
[12/07 09:33:29     14s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/07 09:33:29     14s] [NR-eGR] Started earlyGlobalRoute kernel
[12/07 09:33:29     14s] [NR-eGR] Initial Peak syMemory usage = 873.6 MB
[12/07 09:33:29     14s] (I)       Reading DB...
[12/07 09:33:29     14s] (I)       before initializing RouteDB syMemory usage = 874.6 MB
[12/07 09:33:29     14s] (I)       congestionReportName   : 
[12/07 09:33:29     14s] (I)       layerRangeFor2DCongestion : 
[12/07 09:33:29     14s] (I)       buildTerm2TermWires    : 1
[12/07 09:33:29     14s] (I)       doTrackAssignment      : 1
[12/07 09:33:29     14s] (I)       dumpBookshelfFiles     : 0
[12/07 09:33:29     14s] (I)       numThreads             : 1
[12/07 09:33:29     14s] (I)       bufferingAwareRouting  : false
[12/07 09:33:29     14s] [NR-eGR] honorMsvRouteConstraint: false
[12/07 09:33:29     14s] (I)       honorPin               : false
[12/07 09:33:29     14s] (I)       honorPinGuide          : true
[12/07 09:33:29     14s] (I)       honorPartition         : false
[12/07 09:33:29     14s] (I)       allowPartitionCrossover: false
[12/07 09:33:29     14s] (I)       honorSingleEntry       : true
[12/07 09:33:29     14s] (I)       honorSingleEntryStrong : true
[12/07 09:33:29     14s] (I)       handleViaSpacingRule   : false
[12/07 09:33:29     14s] (I)       handleEolSpacingRule   : false
[12/07 09:33:29     14s] (I)       PDConstraint           : none
[12/07 09:33:29     14s] (I)       expBetterNDRHandling   : false
[12/07 09:33:29     14s] [NR-eGR] honorClockSpecNDR      : 0
[12/07 09:33:29     14s] (I)       routingEffortLevel     : 3
[12/07 09:33:29     14s] (I)       effortLevel            : standard
[12/07 09:33:29     14s] [NR-eGR] minRouteLayer          : 2
[12/07 09:33:29     14s] [NR-eGR] maxRouteLayer          : 3
[12/07 09:33:29     14s] (I)       relaxedTopLayerCeiling : 127
[12/07 09:33:29     14s] (I)       relaxedBottomLayerFloor: 2
[12/07 09:33:29     14s] (I)       numRowsPerGCell        : 1
[12/07 09:33:29     14s] (I)       speedUpLargeDesign     : 0
[12/07 09:33:29     14s] (I)       multiThreadingTA       : 1
[12/07 09:33:29     14s] (I)       blkAwareLayerSwitching : 1
[12/07 09:33:29     14s] (I)       optimizationMode       : false
[12/07 09:33:29     14s] (I)       routeSecondPG          : false
[12/07 09:33:29     14s] (I)       scenicRatioForLayerRelax: 0.00
[12/07 09:33:29     14s] (I)       detourLimitForLayerRelax: 0.00
[12/07 09:33:29     14s] (I)       punchThroughDistance   : 500.00
[12/07 09:33:29     14s] (I)       scenicBound            : 1.15
[12/07 09:33:29     14s] (I)       maxScenicToAvoidBlk    : 100.00
[12/07 09:33:29     14s] (I)       source-to-sink ratio   : 0.30
[12/07 09:33:29     14s] (I)       targetCongestionRatioH : 1.00
[12/07 09:33:29     14s] (I)       targetCongestionRatioV : 1.00
[12/07 09:33:29     14s] (I)       layerCongestionRatio   : 0.70
[12/07 09:33:29     14s] (I)       m1CongestionRatio      : 0.10
[12/07 09:33:29     14s] (I)       m2m3CongestionRatio    : 0.70
[12/07 09:33:29     14s] (I)       localRouteEffort       : 1.00
[12/07 09:33:29     14s] (I)       numSitesBlockedByOneVia: 8.00
[12/07 09:33:29     14s] (I)       supplyScaleFactorH     : 1.00
[12/07 09:33:29     14s] (I)       supplyScaleFactorV     : 1.00
[12/07 09:33:29     14s] (I)       highlight3DOverflowFactor: 0.00
[12/07 09:33:29     14s] (I)       doubleCutViaModelingRatio: 0.00
[12/07 09:33:29     14s] (I)       routeVias              : 
[12/07 09:33:29     14s] (I)       readTROption           : true
[12/07 09:33:29     14s] (I)       extraSpacingFactor     : 1.00
[12/07 09:33:29     14s] [NR-eGR] numTracksPerClockWire  : 0
[12/07 09:33:29     14s] (I)       routeSelectedNetsOnly  : false
[12/07 09:33:29     14s] (I)       clkNetUseMaxDemand     : false
[12/07 09:33:29     14s] (I)       extraDemandForClocks   : 0
[12/07 09:33:29     14s] (I)       steinerRemoveLayers    : false
[12/07 09:33:29     14s] (I)       demoteLayerScenicScale : 1.00
[12/07 09:33:29     14s] (I)       nonpreferLayerCostScale : 100.00
[12/07 09:33:29     14s] (I)       similarTopologyRoutingFast : false
[12/07 09:33:29     14s] (I)       spanningTreeRefinement : false
[12/07 09:33:29     14s] (I)       spanningTreeRefinementAlpha : 0.50
[12/07 09:33:29     14s] (I)       starting read tracks
[12/07 09:33:29     14s] (I)       build grid graph
[12/07 09:33:29     14s] (I)       build grid graph start
[12/07 09:33:29     14s] [NR-eGR] Layer1 has no routable track
[12/07 09:33:29     14s] [NR-eGR] Layer2 has single uniform track structure
[12/07 09:33:29     14s] [NR-eGR] Layer3 has single uniform track structure
[12/07 09:33:29     14s] (I)       build grid graph end
[12/07 09:33:29     14s] (I)       numViaLayers=3
[12/07 09:33:29     14s] (I)       Reading via M2_M1 for layer: 0 
[12/07 09:33:29     14s] (I)       Reading via M3_M2 for layer: 1 
[12/07 09:33:29     14s] (I)       end build via table
[12/07 09:33:29     14s] [NR-eGR] numRoutingBlks=0 numInstBlks=105 numPGBlocks=173 numBumpBlks=0 numBoundaryFakeBlks=0
[12/07 09:33:29     14s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/07 09:33:29     14s] (I)       readDataFromPlaceDB
[12/07 09:33:29     14s] (I)       Read net information..
[12/07 09:33:29     14s] [NR-eGR] Read numTotalNets=61  numIgnoredNets=0
[12/07 09:33:29     14s] (I)       Read testcase time = 0.000 seconds
[12/07 09:33:29     14s] 
[12/07 09:33:29     14s] (I)       read default dcut vias
[12/07 09:33:29     14s] (I)       Reading via M2_M1 for layer: 0 
[12/07 09:33:29     14s] (I)       Reading via M3_M2 for layer: 1 
[12/07 09:33:29     14s] (I)       build grid graph start
[12/07 09:33:29     14s] (I)       build grid graph end
[12/07 09:33:29     14s] (I)       Model blockage into capacity
[12/07 09:33:29     14s] (I)       Read numBlocks=1477  numPreroutedWires=0  numCapScreens=0
[12/07 09:33:29     14s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/07 09:33:29     14s] (I)       blocked area on Layer2 : 2918983725000  (129.73%)
[12/07 09:33:29     14s] (I)       blocked area on Layer3 : 1576097100000  (70.05%)
[12/07 09:33:29     14s] (I)       Modeling time = 0.000 seconds
[12/07 09:33:29     14s] 
[12/07 09:33:29     14s] (I)       Number of ignored nets = 0
[12/07 09:33:29     14s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/07 09:33:29     14s] (I)       Number of clock nets = 2.  Ignored: No
[12/07 09:33:29     14s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/07 09:33:29     14s] (I)       Number of special nets = 0.  Ignored: Yes
[12/07 09:33:29     14s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/07 09:33:29     14s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/07 09:33:29     14s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/07 09:33:29     14s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/07 09:33:29     14s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 09:33:29     14s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 09:33:29     14s] (I)       Before initializing earlyGlobalRoute syMemory usage = 874.6 MB
[12/07 09:33:29     14s] (I)       Ndr track 0 does not exist
[12/07 09:33:29     14s] (I)       Layer1  viaCost=200.00
[12/07 09:33:29     14s] (I)       Layer2  viaCost=100.00
[12/07 09:33:29     14s] (I)       ---------------------Grid Graph Info--------------------
[12/07 09:33:29     14s] (I)       routing area        :  (0, 0) - (1500000, 1500000)
[12/07 09:33:29     14s] (I)       core area           :  (340800, 342000) - (1159200, 1152000)
[12/07 09:33:29     14s] (I)       Site Width          :  2400  (dbu)
[12/07 09:33:29     14s] (I)       Row Height          : 30000  (dbu)
[12/07 09:33:29     14s] (I)       GCell Width         : 30000  (dbu)
[12/07 09:33:29     14s] (I)       GCell Height        : 30000  (dbu)
[12/07 09:33:29     14s] (I)       grid                :    50    50     3
[12/07 09:33:29     14s] (I)       vertical capacity   :     0 30000     0
[12/07 09:33:29     14s] (I)       horizontal capacity :     0     0 30000
[12/07 09:33:29     14s] (I)       Default wire width  :   900   900  1500
[12/07 09:33:29     14s] (I)       Default wire space  :   900   900   900
[12/07 09:33:29     14s] (I)       Default pitch size  :  1800  2400  3000
[12/07 09:33:29     14s] (I)       First Track Coord   :     0  1200  1500
[12/07 09:33:29     14s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[12/07 09:33:29     14s] (I)       Total num of tracks :     0   625   500
[12/07 09:33:29     14s] (I)       Num of masks        :     1     1     1
[12/07 09:33:29     14s] (I)       Num of trim masks   :     0     0     0
[12/07 09:33:29     14s] (I)       --------------------------------------------------------
[12/07 09:33:29     14s] 
[12/07 09:33:29     14s] [NR-eGR] ============ Routing rule table ============
[12/07 09:33:29     14s] [NR-eGR] Rule id 0. Nets 41 
[12/07 09:33:29     14s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/07 09:33:29     14s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[12/07 09:33:29     14s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[12/07 09:33:29     14s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[12/07 09:33:29     14s] [NR-eGR] ========================================
[12/07 09:33:29     14s] [NR-eGR] 
[12/07 09:33:29     14s] (I)       After initializing earlyGlobalRoute syMemory usage = 874.6 MB
[12/07 09:33:29     14s] (I)       Loading and dumping file time : 0.01 seconds
[12/07 09:33:29     14s] (I)       ============= Initialization =============
[12/07 09:33:29     14s] (I)       totalPins=105  totalGlobalPin=102 (97.14%)
[12/07 09:33:29     14s] (I)       total 2D Cap : 28880 = (13664 H, 15216 V)
[12/07 09:33:29     14s] (I)       numBigBoxes = 2
[12/07 09:33:29     14s] [NR-eGR] Layer group 1: route 41 net(s) in layer range [2, 3]
[12/07 09:33:29     14s] (I)       ============  Phase 1a Route ============
[12/07 09:33:29     14s] (I)       Phase 1a runs 0.00 seconds
[12/07 09:33:29     14s] (I)       Usage: 502 = (261 H, 241 V) = (1.91% H, 1.58% V) = (7.830e+03um H, 7.230e+03um V)
[12/07 09:33:29     14s] (I)       
[12/07 09:33:29     14s] (I)       ============  Phase 1b Route ============
[12/07 09:33:29     14s] (I)       Usage: 502 = (261 H, 241 V) = (1.91% H, 1.58% V) = (7.830e+03um H, 7.230e+03um V)
[12/07 09:33:29     14s] (I)       
[12/07 09:33:29     14s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.506000e+04um
[12/07 09:33:29     14s] (I)       ============  Phase 1c Route ============
[12/07 09:33:29     14s] (I)       Usage: 502 = (261 H, 241 V) = (1.91% H, 1.58% V) = (7.830e+03um H, 7.230e+03um V)
[12/07 09:33:29     14s] (I)       
[12/07 09:33:29     14s] (I)       ============  Phase 1d Route ============
[12/07 09:33:29     14s] (I)       Usage: 502 = (261 H, 241 V) = (1.91% H, 1.58% V) = (7.830e+03um H, 7.230e+03um V)
[12/07 09:33:29     14s] (I)       
[12/07 09:33:29     14s] (I)       ============  Phase 1e Route ============
[12/07 09:33:29     14s] (I)       Phase 1e runs 0.00 seconds
[12/07 09:33:29     14s] (I)       Usage: 502 = (261 H, 241 V) = (1.91% H, 1.58% V) = (7.830e+03um H, 7.230e+03um V)
[12/07 09:33:29     14s] (I)       
[12/07 09:33:29     14s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.506000e+04um
[12/07 09:33:29     14s] [NR-eGR] 
[12/07 09:33:29     14s] (I)       ============  Phase 1l Route ============
[12/07 09:33:29     14s] (I)       Phase 1l runs 0.00 seconds
[12/07 09:33:29     14s] (I)       
[12/07 09:33:29     14s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/07 09:33:29     14s] [NR-eGR]                OverCon            
[12/07 09:33:29     14s] [NR-eGR]                 #Gcell     %Gcell
[12/07 09:33:29     14s] [NR-eGR] Layer              (0)    OverCon 
[12/07 09:33:29     14s] [NR-eGR] ------------------------------------
[12/07 09:33:29     14s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/07 09:33:29     14s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/07 09:33:29     14s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/07 09:33:29     14s] [NR-eGR] ------------------------------------
[12/07 09:33:29     14s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/07 09:33:29     14s] [NR-eGR] 
[12/07 09:33:29     14s] (I)       Total Global Routing Runtime: 0.00 seconds
[12/07 09:33:29     14s] (I)       total 2D Cap : 29051 = (13744 H, 15307 V)
[12/07 09:33:29     14s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/07 09:33:29     14s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/07 09:33:29     14s] (I)       ============= track Assignment ============
[12/07 09:33:29     14s] (I)       extract Global 3D Wires
[12/07 09:33:29     14s] (I)       Extract Global WL : time=0.00
[12/07 09:33:29     14s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[12/07 09:33:29     14s] (I)       Initialization real time=0.00 seconds
[12/07 09:33:29     14s] (I)       Run Multi-thread track assignment
[12/07 09:33:29     14s] (I)       merging nets...
[12/07 09:33:29     14s] (I)       merging nets done
[12/07 09:33:29     14s] (I)       Kernel real time=0.00 seconds
[12/07 09:33:29     14s] (I)       End Greedy Track Assignment
[12/07 09:33:29     14s] [NR-eGR] --------------------------------------------------------------------------
[12/07 09:33:29     14s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 84
[12/07 09:33:29     14s] [NR-eGR] Layer2(metal2)(V) length: 7.451100e+03um, number of vias: 150
[12/07 09:33:29     14s] [NR-eGR] Layer3(metal3)(H) length: 8.040000e+03um, number of vias: 0
[12/07 09:33:29     14s] [NR-eGR] Total length: 1.549110e+04um, number of vias: 234
[12/07 09:33:29     14s] [NR-eGR] --------------------------------------------------------------------------
[12/07 09:33:29     14s] [NR-eGR] Total clock nets wire length: 8.269500e+02um 
[12/07 09:33:29     14s] [NR-eGR] --------------------------------------------------------------------------
[12/07 09:33:29     14s] [NR-eGR] End Peak syMemory usage = 852.4 MB
[12/07 09:33:29     14s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[12/07 09:33:29     14s] Extraction called for design 'bpm_pad' of instances=51 and nets=79 using extraction engine 'preRoute' .
[12/07 09:33:29     14s] PreRoute RC Extraction called for design bpm_pad.
[12/07 09:33:29     14s] RC Extraction called in multi-corner(1) mode.
[12/07 09:33:29     14s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/07 09:33:29     14s] Type 'man IMPEXT-6197' for more detail.
[12/07 09:33:29     14s] RCMode: PreRoute
[12/07 09:33:29     14s]       RC Corner Indexes            0   
[12/07 09:33:29     14s] Capacitance Scaling Factor   : 1.00000 
[12/07 09:33:29     14s] Resistance Scaling Factor    : 1.00000 
[12/07 09:33:29     14s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 09:33:29     14s] Clock Res. Scaling Factor    : 1.00000 
[12/07 09:33:29     14s] Shrink Factor                : 1.00000
[12/07 09:33:29     14s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 09:33:29     14s] Updating RC grid for preRoute extraction ...
[12/07 09:33:29     14s] Initializing multi-corner resistance tables ...
[12/07 09:33:29     14s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 852.375M)
[12/07 09:33:29     14s] #################################################################################
[12/07 09:33:29     14s] # Design Stage: PreRoute
[12/07 09:33:29     14s] # Design Name: bpm_pad
[12/07 09:33:29     14s] # Design Mode: 250nm
[12/07 09:33:29     14s] # Analysis Mode: MMMC OCV 
[12/07 09:33:29     14s] # Parasitics Mode: No SPEF/RCDB
[12/07 09:33:29     14s] # Signoff Settings: SI Off 
[12/07 09:33:29     14s] #################################################################################
[12/07 09:33:29     14s] AAE_INFO: 1 threads acquired from CTE.
[12/07 09:33:29     14s] Calculate early delays in OCV mode...
[12/07 09:33:29     14s] Calculate late delays in OCV mode...
[12/07 09:33:29     14s] Topological Sorting (REAL = 0:00:00.0, MEM = 850.4M, InitMEM = 850.4M)
[12/07 09:33:29     14s] Start delay calculation (fullDC) (1 T). (MEM=850.375)
[12/07 09:33:29     14s] End AAE Lib Interpolated Model. (MEM=874.578 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 09:33:29     14s] Total number of fetched objects 78
[12/07 09:33:29     14s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 09:33:29     14s] End delay calculation. (MEM=902.547 CPU=0:00:00.0 REAL=0:00:00.0)
[12/07 09:33:29     14s] End delay calculation (fullDC). (MEM=902.547 CPU=0:00:00.1 REAL=0:00:00.0)
[12/07 09:33:29     14s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 902.5M) ***
[12/07 09:33:29     14s] Deleting Lib Analyzer.
[12/07 09:33:29     14s] Begin: GigaOpt high fanout net optimization
[12/07 09:33:29     14s] Info: 0 don't touch net , 1 undriven net  excluded from IPO operation.
[12/07 09:33:29     14s] Info: 20 io nets excluded
[12/07 09:33:29     14s] Info: 2 clock nets excluded from IPO operation.
[12/07 09:33:29     14s] PhyDesignGrid: maxLocalDensity 0.98
[12/07 09:33:29     14s] ### Creating PhyDesignMc. totSessionCpu=0:00:14.9 mem=918.6M
[12/07 09:33:29     14s] #spOpts: N=250 mergeVia=F 
[12/07 09:33:29     14s] Core basic site is core
[12/07 09:33:29     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 09:33:29     14s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:14.9 mem=918.6M
[12/07 09:33:29     14s] 
[12/07 09:33:29     14s] Creating Lib Analyzer ...
[12/07 09:33:29     14s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[12/07 09:33:29     14s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[12/07 09:33:29     14s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[12/07 09:33:29     14s] 
[12/07 09:33:29     15s] Creating Lib Analyzer, finished. 
[12/07 09:33:29     15s] 
[12/07 09:33:29     15s] #optDebug: {2, 0.429, 0.7481} {3, 0.429, 0.7481} 
[12/07 09:33:29     15s] ### Creating LA Mngr. totSessionCpu=0:00:15.0 mem=918.6M
[12/07 09:33:29     15s] ### Creating LA Mngr, finished. totSessionCpu=0:00:15.0 mem=918.6M
[12/07 09:33:29     15s] +----------+---------+--------+--------+------------+--------+
[12/07 09:33:29     15s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/07 09:33:29     15s] +----------+---------+--------+--------+------------+--------+
[12/07 09:33:29     15s] |     1.29%|        -|   0.100|   0.000|   0:00:00.0|  994.9M|
[12/07 09:33:29     15s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 09:33:29     15s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 09:33:29     15s] |     1.29%|        -|   0.100|   0.000|   0:00:00.0|  994.9M|
[12/07 09:33:29     15s] +----------+---------+--------+--------+------------+--------+
[12/07 09:33:29     15s] 
[12/07 09:33:29     15s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=994.9M) ***
[12/07 09:33:29     15s] End: GigaOpt high fanout net optimization
[12/07 09:33:29     15s] Begin: GigaOpt DRV Optimization
[12/07 09:33:29     15s] Info: 0 don't touch net , 1 undriven net  excluded from IPO operation.
[12/07 09:33:29     15s] Info: 20 io nets excluded
[12/07 09:33:29     15s] Info: 2 clock nets excluded from IPO operation.
[12/07 09:33:29     15s] PhyDesignGrid: maxLocalDensity 3.00
[12/07 09:33:29     15s] ### Creating PhyDesignMc. totSessionCpu=0:00:15.2 mem=975.8M
[12/07 09:33:29     15s] #spOpts: N=250 mergeVia=F 
[12/07 09:33:29     15s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:15.2 mem=975.8M
[12/07 09:33:29     15s] 
[12/07 09:33:29     15s] #optDebug: {2, 0.429, 0.7481} {3, 0.429, 0.7481} 
[12/07 09:33:29     15s] ### Creating LA Mngr. totSessionCpu=0:00:15.2 mem=975.8M
[12/07 09:33:29     15s] ### Creating LA Mngr, finished. totSessionCpu=0:00:15.2 mem=975.8M
[12/07 09:33:29     15s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 09:33:29     15s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/07 09:33:29     15s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 09:33:29     15s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/07 09:33:29     15s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 09:33:29     15s] Info: violation cost 0.521134 (cap = 0.521134, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 09:33:29     15s] |     0|     0|     0.00|     1|     1|    -0.16|     0|     0|     0|     0|    16.20|     0.00|       0|       0|       0|   1.29|          |         |
[12/07 09:33:29     15s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 09:33:29     15s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    16.71|     0.00|       1|       0|       0|   1.32| 0:00:00.0|  1003.9M|
[12/07 09:33:29     15s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 09:33:29     15s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    16.71|     0.00|       0|       0|       0|   1.32| 0:00:00.0|  1003.9M|
[12/07 09:33:29     15s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 09:33:29     15s] 
[12/07 09:33:29     15s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1003.9M) ***
[12/07 09:33:29     15s] 
[12/07 09:33:29     15s] End: GigaOpt DRV Optimization
[12/07 09:33:29     15s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/07 09:33:29     15s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 690.4M, totSessionCpu=0:00:15 **
[12/07 09:33:29     15s] Deleting Lib Analyzer.
[12/07 09:33:29     15s] Begin: GigaOpt Global Optimization
[12/07 09:33:29     15s] *info: use new DP (enabled)
[12/07 09:33:29     15s] Info: 0 don't touch net , 1 undriven net  excluded from IPO operation.
[12/07 09:33:29     15s] Info: 20 io nets excluded
[12/07 09:33:29     15s] Info: 2 clock nets excluded from IPO operation.
[12/07 09:33:29     15s] PhyDesignGrid: maxLocalDensity 1.20
[12/07 09:33:29     15s] ### Creating PhyDesignMc. totSessionCpu=0:00:15.4 mem=866.3M
[12/07 09:33:29     15s] #spOpts: N=250 mergeVia=F 
[12/07 09:33:29     15s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:15.4 mem=866.3M
[12/07 09:33:29     15s] 
[12/07 09:33:29     15s] Creating Lib Analyzer ...
[12/07 09:33:29     15s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[12/07 09:33:29     15s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[12/07 09:33:29     15s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[12/07 09:33:29     15s] 
[12/07 09:33:29     15s] Creating Lib Analyzer, finished. 
[12/07 09:33:29     15s] 
[12/07 09:33:29     15s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[12/07 09:33:29     15s] ### Creating LA Mngr. totSessionCpu=0:00:15.5 mem=866.3M
[12/07 09:33:29     15s] ### Creating LA Mngr, finished. totSessionCpu=0:00:15.5 mem=866.3M
[12/07 09:33:30     16s] *info: 20 io nets excluded
[12/07 09:33:30     16s] *info: 2 clock nets excluded
[12/07 09:33:30     16s] *info: 2 special nets excluded.
[12/07 09:33:30     16s] *info: 3 no-driver nets excluded.
[12/07 09:33:30     16s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/07 09:33:30     16s] +--------+--------+----------+------------+--------+----------+---------+--------------------------+
[12/07 09:33:30     16s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point         |
[12/07 09:33:30     16s] +--------+--------+----------+------------+--------+----------+---------+--------------------------+
[12/07 09:33:30     16s] |   0.000|   0.000|     1.32%|   0:00:00.0| 1018.9M|setup_func|       NA| NA                       |
[12/07 09:33:30     16s] +--------+--------+----------+------------+--------+----------+---------+--------------------------+
[12/07 09:33:30     16s] 
[12/07 09:33:30     16s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1018.9M) ***
[12/07 09:33:30     16s] 
[12/07 09:33:30     16s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1018.9M) ***
[12/07 09:33:30     16s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/07 09:33:30     16s] End: GigaOpt Global Optimization
[12/07 09:33:30     16s] 
[12/07 09:33:30     16s] Active setup views:
[12/07 09:33:30     16s]  setup_func
[12/07 09:33:30     16s]   Dominating endpoints: 0
[12/07 09:33:30     16s]   Dominating TNS: -0.000
[12/07 09:33:30     16s] 
[12/07 09:33:30     16s] *** Timing Is met
[12/07 09:33:30     16s] *** Check timing (0:00:00.0)
[12/07 09:33:30     16s] Deleting Lib Analyzer.
[12/07 09:33:30     16s] Info: 0 don't touch net , 1 undriven net  excluded from IPO operation.
[12/07 09:33:30     16s] Info: 20 io nets excluded
[12/07 09:33:30     16s] Info: 2 clock nets excluded from IPO operation.
[12/07 09:33:30     16s] ### Creating LA Mngr. totSessionCpu=0:00:16.3 mem=883.3M
[12/07 09:33:30     16s] ### Creating LA Mngr, finished. totSessionCpu=0:00:16.3 mem=883.3M
[12/07 09:33:30     16s] **INFO: Flow update: Design is easy to close.
[12/07 09:33:30     16s] setup target slack: 0.1
[12/07 09:33:30     16s] extra slack: 0.1
[12/07 09:33:30     16s] std delay: 0.0928
[12/07 09:33:30     16s] real setup target slack: 0.0928
[12/07 09:33:30     16s] PhyDesignGrid: maxLocalDensity 0.98
[12/07 09:33:30     16s] ### Creating PhyDesignMc. totSessionCpu=0:00:16.3 mem=881.3M
[12/07 09:33:30     16s] #spOpts: N=250 
[12/07 09:33:30     16s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:16.3 mem=881.3M
[12/07 09:33:30     16s] incrSKP preserve mode is on...
[12/07 09:33:30     16s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/07 09:33:30     16s] [NR-eGR] Started earlyGlobalRoute kernel
[12/07 09:33:30     16s] [NR-eGR] Initial Peak syMemory usage = 881.3 MB
[12/07 09:33:30     16s] (I)       Reading DB...
[12/07 09:33:30     16s] (I)       before initializing RouteDB syMemory usage = 881.3 MB
[12/07 09:33:30     16s] (I)       congestionReportName   : 
[12/07 09:33:30     16s] (I)       layerRangeFor2DCongestion : 
[12/07 09:33:30     16s] (I)       buildTerm2TermWires    : 0
[12/07 09:33:30     16s] (I)       doTrackAssignment      : 1
[12/07 09:33:30     16s] (I)       dumpBookshelfFiles     : 0
[12/07 09:33:30     16s] (I)       numThreads             : 1
[12/07 09:33:30     16s] (I)       bufferingAwareRouting  : false
[12/07 09:33:30     16s] [NR-eGR] honorMsvRouteConstraint: false
[12/07 09:33:30     16s] (I)       honorPin               : false
[12/07 09:33:30     16s] (I)       honorPinGuide          : true
[12/07 09:33:30     16s] (I)       honorPartition         : false
[12/07 09:33:30     16s] (I)       allowPartitionCrossover: false
[12/07 09:33:30     16s] (I)       honorSingleEntry       : true
[12/07 09:33:30     16s] (I)       honorSingleEntryStrong : true
[12/07 09:33:30     16s] (I)       handleViaSpacingRule   : false
[12/07 09:33:30     16s] (I)       handleEolSpacingRule   : false
[12/07 09:33:30     16s] (I)       PDConstraint           : none
[12/07 09:33:30     16s] (I)       expBetterNDRHandling   : false
[12/07 09:33:30     16s] [NR-eGR] honorClockSpecNDR      : 0
[12/07 09:33:30     16s] (I)       routingEffortLevel     : 3
[12/07 09:33:30     16s] (I)       effortLevel            : standard
[12/07 09:33:30     16s] [NR-eGR] minRouteLayer          : 2
[12/07 09:33:30     16s] [NR-eGR] maxRouteLayer          : 3
[12/07 09:33:30     16s] (I)       relaxedTopLayerCeiling : 127
[12/07 09:33:30     16s] (I)       relaxedBottomLayerFloor: 2
[12/07 09:33:30     16s] (I)       numRowsPerGCell        : 1
[12/07 09:33:30     16s] (I)       speedUpLargeDesign     : 0
[12/07 09:33:30     16s] (I)       multiThreadingTA       : 1
[12/07 09:33:30     16s] (I)       blkAwareLayerSwitching : 1
[12/07 09:33:30     16s] (I)       optimizationMode       : false
[12/07 09:33:30     16s] (I)       routeSecondPG          : false
[12/07 09:33:30     16s] (I)       scenicRatioForLayerRelax: 0.00
[12/07 09:33:30     16s] (I)       detourLimitForLayerRelax: 0.00
[12/07 09:33:30     16s] (I)       punchThroughDistance   : 500.00
[12/07 09:33:30     16s] (I)       scenicBound            : 1.15
[12/07 09:33:30     16s] (I)       maxScenicToAvoidBlk    : 100.00
[12/07 09:33:30     16s] (I)       source-to-sink ratio   : 0.00
[12/07 09:33:30     16s] (I)       targetCongestionRatioH : 1.00
[12/07 09:33:30     16s] (I)       targetCongestionRatioV : 1.00
[12/07 09:33:30     16s] (I)       layerCongestionRatio   : 0.70
[12/07 09:33:30     16s] (I)       m1CongestionRatio      : 0.10
[12/07 09:33:30     16s] (I)       m2m3CongestionRatio    : 0.70
[12/07 09:33:30     16s] (I)       localRouteEffort       : 1.00
[12/07 09:33:30     16s] (I)       numSitesBlockedByOneVia: 8.00
[12/07 09:33:30     16s] (I)       supplyScaleFactorH     : 1.00
[12/07 09:33:30     16s] (I)       supplyScaleFactorV     : 1.00
[12/07 09:33:30     16s] (I)       highlight3DOverflowFactor: 0.00
[12/07 09:33:30     16s] (I)       doubleCutViaModelingRatio: 0.00
[12/07 09:33:30     16s] (I)       routeVias              : 
[12/07 09:33:30     16s] (I)       readTROption           : true
[12/07 09:33:30     16s] (I)       extraSpacingFactor     : 1.00
[12/07 09:33:30     16s] [NR-eGR] numTracksPerClockWire  : 0
[12/07 09:33:30     16s] (I)       routeSelectedNetsOnly  : false
[12/07 09:33:30     16s] (I)       clkNetUseMaxDemand     : false
[12/07 09:33:30     16s] (I)       extraDemandForClocks   : 0
[12/07 09:33:30     16s] (I)       steinerRemoveLayers    : false
[12/07 09:33:30     16s] (I)       demoteLayerScenicScale : 1.00
[12/07 09:33:30     16s] (I)       nonpreferLayerCostScale : 100.00
[12/07 09:33:30     16s] (I)       similarTopologyRoutingFast : false
[12/07 09:33:30     16s] (I)       spanningTreeRefinement : false
[12/07 09:33:30     16s] (I)       spanningTreeRefinementAlpha : 0.50
[12/07 09:33:30     16s] (I)       starting read tracks
[12/07 09:33:30     16s] (I)       build grid graph
[12/07 09:33:30     16s] (I)       build grid graph start
[12/07 09:33:30     16s] [NR-eGR] Layer1 has no routable track
[12/07 09:33:30     16s] [NR-eGR] Layer2 has single uniform track structure
[12/07 09:33:30     16s] [NR-eGR] Layer3 has single uniform track structure
[12/07 09:33:30     16s] (I)       build grid graph end
[12/07 09:33:30     16s] (I)       numViaLayers=3
[12/07 09:33:30     16s] (I)       Reading via M2_M1 for layer: 0 
[12/07 09:33:30     16s] (I)       Reading via M3_M2 for layer: 1 
[12/07 09:33:30     16s] (I)       end build via table
[12/07 09:33:30     16s] [NR-eGR] numRoutingBlks=0 numInstBlks=105 numPGBlocks=173 numBumpBlks=0 numBoundaryFakeBlks=0
[12/07 09:33:30     16s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/07 09:33:30     16s] (I)       readDataFromPlaceDB
[12/07 09:33:30     16s] (I)       Read net information..
[12/07 09:33:30     16s] [NR-eGR] Read numTotalNets=62  numIgnoredNets=0
[12/07 09:33:30     16s] (I)       Read testcase time = 0.000 seconds
[12/07 09:33:30     16s] 
[12/07 09:33:30     16s] (I)       read default dcut vias
[12/07 09:33:30     16s] (I)       Reading via M2_M1 for layer: 0 
[12/07 09:33:30     16s] (I)       Reading via M3_M2 for layer: 1 
[12/07 09:33:30     16s] (I)       build grid graph start
[12/07 09:33:30     16s] (I)       build grid graph end
[12/07 09:33:30     16s] (I)       Model blockage into capacity
[12/07 09:33:30     16s] (I)       Read numBlocks=1477  numPreroutedWires=0  numCapScreens=0
[12/07 09:33:30     16s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/07 09:33:30     16s] (I)       blocked area on Layer2 : 2918983725000  (129.73%)
[12/07 09:33:30     16s] (I)       blocked area on Layer3 : 1576097100000  (70.05%)
[12/07 09:33:30     16s] (I)       Modeling time = 0.000 seconds
[12/07 09:33:30     16s] 
[12/07 09:33:30     16s] (I)       Number of ignored nets = 0
[12/07 09:33:30     16s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/07 09:33:30     16s] (I)       Number of clock nets = 2.  Ignored: No
[12/07 09:33:30     16s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/07 09:33:30     16s] (I)       Number of special nets = 0.  Ignored: Yes
[12/07 09:33:30     16s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/07 09:33:30     16s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/07 09:33:30     16s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/07 09:33:30     16s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/07 09:33:30     16s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 09:33:30     16s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 09:33:30     16s] (I)       Before initializing earlyGlobalRoute syMemory usage = 881.3 MB
[12/07 09:33:30     16s] (I)       Ndr track 0 does not exist
[12/07 09:33:30     16s] (I)       Layer1  viaCost=200.00
[12/07 09:33:30     16s] (I)       Layer2  viaCost=100.00
[12/07 09:33:30     16s] (I)       ---------------------Grid Graph Info--------------------
[12/07 09:33:30     16s] (I)       routing area        :  (0, 0) - (1500000, 1500000)
[12/07 09:33:30     16s] (I)       core area           :  (340800, 342000) - (1159200, 1152000)
[12/07 09:33:30     16s] (I)       Site Width          :  2400  (dbu)
[12/07 09:33:30     16s] (I)       Row Height          : 30000  (dbu)
[12/07 09:33:30     16s] (I)       GCell Width         : 30000  (dbu)
[12/07 09:33:30     16s] (I)       GCell Height        : 30000  (dbu)
[12/07 09:33:30     16s] (I)       grid                :    50    50     3
[12/07 09:33:30     16s] (I)       vertical capacity   :     0 30000     0
[12/07 09:33:30     16s] (I)       horizontal capacity :     0     0 30000
[12/07 09:33:30     16s] (I)       Default wire width  :   900   900  1500
[12/07 09:33:30     16s] (I)       Default wire space  :   900   900   900
[12/07 09:33:30     16s] (I)       Default pitch size  :  1800  2400  3000
[12/07 09:33:30     16s] (I)       First Track Coord   :     0  1200  1500
[12/07 09:33:30     16s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[12/07 09:33:30     16s] (I)       Total num of tracks :     0   625   500
[12/07 09:33:30     16s] (I)       Num of masks        :     1     1     1
[12/07 09:33:30     16s] (I)       Num of trim masks   :     0     0     0
[12/07 09:33:30     16s] (I)       --------------------------------------------------------
[12/07 09:33:30     16s] 
[12/07 09:33:30     16s] [NR-eGR] ============ Routing rule table ============
[12/07 09:33:30     16s] [NR-eGR] Rule id 0. Nets 42 
[12/07 09:33:30     16s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/07 09:33:30     16s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[12/07 09:33:30     16s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[12/07 09:33:30     16s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[12/07 09:33:30     16s] [NR-eGR] ========================================
[12/07 09:33:30     16s] [NR-eGR] 
[12/07 09:33:30     16s] (I)       After initializing earlyGlobalRoute syMemory usage = 881.3 MB
[12/07 09:33:30     16s] (I)       Loading and dumping file time : 0.00 seconds
[12/07 09:33:30     16s] (I)       ============= Initialization =============
[12/07 09:33:30     16s] (I)       totalPins=107  totalGlobalPin=102 (95.33%)
[12/07 09:33:30     16s] (I)       total 2D Cap : 28880 = (13664 H, 15216 V)
[12/07 09:33:30     16s] [NR-eGR] Layer group 1: route 42 net(s) in layer range [2, 3]
[12/07 09:33:30     16s] (I)       ============  Phase 1a Route ============
[12/07 09:33:30     16s] (I)       Phase 1a runs 0.00 seconds
[12/07 09:33:30     16s] (I)       Usage: 502 = (265 H, 237 V) = (1.94% H, 1.56% V) = (7.950e+03um H, 7.110e+03um V)
[12/07 09:33:30     16s] (I)       
[12/07 09:33:30     16s] (I)       ============  Phase 1b Route ============
[12/07 09:33:30     16s] (I)       Usage: 502 = (265 H, 237 V) = (1.94% H, 1.56% V) = (7.950e+03um H, 7.110e+03um V)
[12/07 09:33:30     16s] (I)       
[12/07 09:33:30     16s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.506000e+04um
[12/07 09:33:30     16s] (I)       ============  Phase 1c Route ============
[12/07 09:33:30     16s] (I)       Usage: 502 = (265 H, 237 V) = (1.94% H, 1.56% V) = (7.950e+03um H, 7.110e+03um V)
[12/07 09:33:30     16s] (I)       
[12/07 09:33:30     16s] (I)       ============  Phase 1d Route ============
[12/07 09:33:30     16s] (I)       Usage: 502 = (265 H, 237 V) = (1.94% H, 1.56% V) = (7.950e+03um H, 7.110e+03um V)
[12/07 09:33:30     16s] (I)       
[12/07 09:33:30     16s] (I)       ============  Phase 1e Route ============
[12/07 09:33:30     16s] (I)       Phase 1e runs 0.00 seconds
[12/07 09:33:30     16s] (I)       Usage: 502 = (265 H, 237 V) = (1.94% H, 1.56% V) = (7.950e+03um H, 7.110e+03um V)
[12/07 09:33:30     16s] (I)       
[12/07 09:33:30     16s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.506000e+04um
[12/07 09:33:30     16s] [NR-eGR] 
[12/07 09:33:30     16s] (I)       ============  Phase 1l Route ============
[12/07 09:33:30     16s] (I)       Phase 1l runs 0.00 seconds
[12/07 09:33:30     16s] (I)       
[12/07 09:33:30     16s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/07 09:33:30     16s] [NR-eGR]                OverCon            
[12/07 09:33:30     16s] [NR-eGR]                 #Gcell     %Gcell
[12/07 09:33:30     16s] [NR-eGR] Layer              (0)    OverCon 
[12/07 09:33:30     16s] [NR-eGR] ------------------------------------
[12/07 09:33:30     16s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/07 09:33:30     16s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/07 09:33:30     16s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/07 09:33:30     16s] [NR-eGR] ------------------------------------
[12/07 09:33:30     16s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/07 09:33:30     16s] [NR-eGR] 
[12/07 09:33:30     16s] (I)       Total Global Routing Runtime: 0.00 seconds
[12/07 09:33:30     16s] (I)       total 2D Cap : 29051 = (13744 H, 15307 V)
[12/07 09:33:30     16s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/07 09:33:30     16s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/07 09:33:30     16s] [NR-eGR] End Peak syMemory usage = 881.3 MB
[12/07 09:33:30     16s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.00 seconds
[12/07 09:33:30     16s] [hotspot] +------------+---------------+---------------+
[12/07 09:33:30     16s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 09:33:30     16s] [hotspot] +------------+---------------+---------------+
[12/07 09:33:30     16s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 09:33:30     16s] [hotspot] +------------+---------------+---------------+
[12/07 09:33:30     16s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 09:33:30     16s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 09:33:30     16s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/07 09:33:30     16s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/07 09:33:30     16s] #spOpts: N=250 
[12/07 09:33:30     16s] Apply auto density screen in post-place stage.
[12/07 09:33:30     16s] Auto density screen increases utilization from 0.013 to 0.013
[12/07 09:33:30     16s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 881.3M
[12/07 09:33:30     16s] *** Starting refinePlace (0:00:16.4 mem=881.3M) ***
[12/07 09:33:30     16s] Total net bbox length = 4.342e+04 (2.118e+04 2.224e+04) (ext = 4.127e+04)
[12/07 09:33:30     16s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[12/07 09:33:30     16s] Density distribution unevenness ratio = 0.000%
[12/07 09:33:30     16s] RPlace IncrNP: Rollback Lev = -5
[12/07 09:33:30     16s] RPlace: Density =0.081600, incremental np is triggered.
[12/07 09:33:30     16s] incr SKP is on..., with optDC mode
[12/07 09:33:30     16s] total jobs 87
[12/07 09:33:30     16s] multi thread init TemplateIndex for each ta. thread num 1
[12/07 09:33:30     16s] Wait...
[12/07 09:33:30     16s] (cpu=0:00:00.0 mem=881.3M) ***
[12/07 09:33:30     16s] total jobs 0 -> 76
[12/07 09:33:30     16s] multi thread init TemplateIndex for each ta. thread num 1
[12/07 09:33:30     16s] finished multi-thread init
[12/07 09:33:30     16s] *** Build Virtual Sizing Timing Model
[12/07 09:33:30     16s] (cpu=0:00:00.0 mem=881.3M) ***
[12/07 09:33:30     16s] Persistent padding is off here.
[12/07 09:33:30     16s] Congestion driven padding in post-place stage.
[12/07 09:33:30     16s] Congestion driven padding increases utilization from 0.071 to 0.067
[12/07 09:33:30     16s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 882.3M
[12/07 09:33:30     16s] limitMaxMove 0, priorityInstMaxMove -1
[12/07 09:33:30     16s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[12/07 09:33:30     16s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[12/07 09:33:30     16s] No instances found in the vector
[12/07 09:33:30     16s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=882.3M, DRC: 0)
[12/07 09:33:30     16s] 0 (out of 0) MH cells were successfully legalized.
[12/07 09:33:30     16s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[12/07 09:33:30     16s] No instances found in the vector
[12/07 09:33:30     16s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=883.3M, DRC: 0)
[12/07 09:33:30     16s] 0 (out of 0) MH cells were successfully legalized.
[12/07 09:33:30     16s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[12/07 09:33:30     16s] No instances found in the vector
[12/07 09:33:30     16s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=915.3M, DRC: 0)
[12/07 09:33:30     16s] 0 (out of 0) MH cells were successfully legalized.
[12/07 09:33:31     16s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/07 09:33:31     16s] No instances found in the vector
[12/07 09:33:31     16s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=995.3M, DRC: 0)
[12/07 09:33:31     16s] 0 (out of 0) MH cells were successfully legalized.
[12/07 09:33:31     16s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/07 09:33:31     16s] No instances found in the vector
[12/07 09:33:31     16s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1059.3M, DRC: 0)
[12/07 09:33:31     16s] 0 (out of 0) MH cells were successfully legalized.
[12/07 09:33:31     16s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[12/07 09:33:31     16s] Density distribution unevenness ratio = 0.000%
[12/07 09:33:31     16s] RPlace postIncrNP: Density = 0.081600 -> 0.080000.
[12/07 09:33:31     16s] RPlace postIncrNP Info: Density distribution changes:
[12/07 09:33:31     16s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/07 09:33:31     16s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[12/07 09:33:31     16s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[12/07 09:33:31     16s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[12/07 09:33:31     16s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[12/07 09:33:31     16s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[12/07 09:33:31     16s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[12/07 09:33:31     16s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.2, real=0:00:01.0, mem=1139.4MB) @(0:00:16.4 - 0:00:16.7).
[12/07 09:33:31     16s] Move report: incrNP moves 23 insts, mean move: 77.58 um, max move: 186.00 um
[12/07 09:33:31     16s] 	Max move on inst (CURRENT_STATE_reg[1]): (746.40, 492.00) --> (902.40, 462.00)
[12/07 09:33:31     16s] Move report: Timing Driven Placement moves 23 insts, mean move: 77.58 um, max move: 186.00 um
[12/07 09:33:31     16s] 	Max move on inst (CURRENT_STATE_reg[1]): (746.40, 492.00) --> (902.40, 462.00)
[12/07 09:33:31     16s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1139.4MB
[12/07 09:33:31     16s] Starting refinePlace ...
[12/07 09:33:31     16s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[12/07 09:33:31     16s] Density distribution unevenness ratio = 0.000%
[12/07 09:33:31     16s]   Spread Effort: high, pre-route mode, useDDP on.
[12/07 09:33:31     16s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1139.4MB) @(0:00:16.7 - 0:00:16.7).
[12/07 09:33:31     16s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 09:33:31     16s] wireLenOptFixPriorityInst 0 inst fixed
[12/07 09:33:31     16s] Placement tweakage begins.
[12/07 09:33:31     16s] wire length = 1.604e+04
[12/07 09:33:31     16s] wire length = 1.592e+04
[12/07 09:33:31     16s] Placement tweakage ends.
[12/07 09:33:31     16s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 09:33:31     16s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 09:33:31     16s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1139.4MB) @(0:00:16.7 - 0:00:16.7).
[12/07 09:33:31     16s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 09:33:31     16s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1139.4MB
[12/07 09:33:31     16s] Statistics of distance of Instance movement in refine placement:
[12/07 09:33:31     16s]   maximum (X+Y) =       186.00 um
[12/07 09:33:31     16s]   inst (CURRENT_STATE_reg[1]) with max move: (746.4, 492) -> (902.4, 462)
[12/07 09:33:31     16s]   mean    (X+Y) =        77.58 um
[12/07 09:33:31     16s] Total instances flipped for WireLenOpt: 2
[12/07 09:33:31     16s] Summary Report:
[12/07 09:33:31     16s] Instances move: 23 (out of 23 movable)
[12/07 09:33:31     16s] Instances flipped: 0
[12/07 09:33:31     16s] Mean displacement: 77.58 um
[12/07 09:33:31     16s] Max displacement: 186.00 um (Instance: CURRENT_STATE_reg[1]) (746.4, 492) -> (902.4, 462)
[12/07 09:33:31     16s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: DFFPOSX1
[12/07 09:33:31     16s] Total instances moved : 23
[12/07 09:33:31     16s] Total net bbox length = 4.398e+04 (2.129e+04 2.269e+04) (ext = 4.109e+04)
[12/07 09:33:31     16s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1139.4MB
[12/07 09:33:31     16s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1139.4MB) @(0:00:16.4 - 0:00:16.7).
[12/07 09:33:31     16s] *** Finished refinePlace (0:00:16.7 mem=1139.4M) ***
[12/07 09:33:31     16s] #spOpts: N=250 
[12/07 09:33:31     16s] default core: bins with density >  0.75 =    0 % ( 0 / 9 )
[12/07 09:33:31     16s] Density distribution unevenness ratio = 69.661%
[12/07 09:33:31     16s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/07 09:33:31     16s] Type 'man IMPSP-9025' for more detail.
[12/07 09:33:31     16s] Trial Route Overflow 0(H) 0(V)
[12/07 09:33:31     16s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/07 09:33:31     16s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/07 09:33:31     16s] Starting congestion repair ...
[12/07 09:33:31     16s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/07 09:33:31     16s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/07 09:33:31     16s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/07 09:33:31     16s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/07 09:33:31     16s] Starting Early Global Route congestion estimation: mem = 1139.4M
[12/07 09:33:31     16s] (I)       Reading DB...
[12/07 09:33:31     16s] (I)       before initializing RouteDB syMemory usage = 1139.4 MB
[12/07 09:33:31     16s] (I)       congestionReportName   : 
[12/07 09:33:31     16s] (I)       layerRangeFor2DCongestion : 
[12/07 09:33:31     16s] (I)       buildTerm2TermWires    : 1
[12/07 09:33:31     16s] (I)       doTrackAssignment      : 1
[12/07 09:33:31     16s] (I)       dumpBookshelfFiles     : 0
[12/07 09:33:31     16s] (I)       numThreads             : 1
[12/07 09:33:31     16s] (I)       bufferingAwareRouting  : false
[12/07 09:33:31     16s] [NR-eGR] honorMsvRouteConstraint: false
[12/07 09:33:31     16s] (I)       honorPin               : false
[12/07 09:33:31     16s] (I)       honorPinGuide          : true
[12/07 09:33:31     16s] (I)       honorPartition         : false
[12/07 09:33:31     16s] (I)       allowPartitionCrossover: false
[12/07 09:33:31     16s] (I)       honorSingleEntry       : true
[12/07 09:33:31     16s] (I)       honorSingleEntryStrong : true
[12/07 09:33:31     16s] (I)       handleViaSpacingRule   : false
[12/07 09:33:31     16s] (I)       handleEolSpacingRule   : false
[12/07 09:33:31     16s] (I)       PDConstraint           : none
[12/07 09:33:31     16s] (I)       expBetterNDRHandling   : false
[12/07 09:33:31     16s] [NR-eGR] honorClockSpecNDR      : 0
[12/07 09:33:31     16s] (I)       routingEffortLevel     : 3
[12/07 09:33:31     16s] (I)       effortLevel            : standard
[12/07 09:33:31     16s] [NR-eGR] minRouteLayer          : 2
[12/07 09:33:31     16s] [NR-eGR] maxRouteLayer          : 3
[12/07 09:33:31     16s] (I)       relaxedTopLayerCeiling : 127
[12/07 09:33:31     16s] (I)       relaxedBottomLayerFloor: 2
[12/07 09:33:31     16s] (I)       numRowsPerGCell        : 1
[12/07 09:33:31     16s] (I)       speedUpLargeDesign     : 0
[12/07 09:33:31     16s] (I)       multiThreadingTA       : 1
[12/07 09:33:31     16s] (I)       blkAwareLayerSwitching : 1
[12/07 09:33:31     16s] (I)       optimizationMode       : false
[12/07 09:33:31     16s] (I)       routeSecondPG          : false
[12/07 09:33:31     16s] (I)       scenicRatioForLayerRelax: 0.00
[12/07 09:33:31     16s] (I)       detourLimitForLayerRelax: 0.00
[12/07 09:33:31     16s] (I)       punchThroughDistance   : 500.00
[12/07 09:33:31     16s] (I)       scenicBound            : 1.15
[12/07 09:33:31     16s] (I)       maxScenicToAvoidBlk    : 100.00
[12/07 09:33:31     16s] (I)       source-to-sink ratio   : 0.00
[12/07 09:33:31     16s] (I)       targetCongestionRatioH : 1.00
[12/07 09:33:31     16s] (I)       targetCongestionRatioV : 1.00
[12/07 09:33:31     16s] (I)       layerCongestionRatio   : 0.70
[12/07 09:33:31     16s] (I)       m1CongestionRatio      : 0.10
[12/07 09:33:31     16s] (I)       m2m3CongestionRatio    : 0.70
[12/07 09:33:31     16s] (I)       localRouteEffort       : 1.00
[12/07 09:33:31     16s] (I)       numSitesBlockedByOneVia: 8.00
[12/07 09:33:31     16s] (I)       supplyScaleFactorH     : 1.00
[12/07 09:33:31     16s] (I)       supplyScaleFactorV     : 1.00
[12/07 09:33:31     16s] (I)       highlight3DOverflowFactor: 0.00
[12/07 09:33:31     16s] (I)       doubleCutViaModelingRatio: 0.00
[12/07 09:33:31     16s] (I)       routeVias              : 
[12/07 09:33:31     16s] (I)       readTROption           : true
[12/07 09:33:31     16s] (I)       extraSpacingFactor     : 1.00
[12/07 09:33:31     16s] [NR-eGR] numTracksPerClockWire  : 0
[12/07 09:33:31     16s] (I)       routeSelectedNetsOnly  : false
[12/07 09:33:31     16s] (I)       clkNetUseMaxDemand     : false
[12/07 09:33:31     16s] (I)       extraDemandForClocks   : 0
[12/07 09:33:31     16s] (I)       steinerRemoveLayers    : false
[12/07 09:33:31     16s] (I)       demoteLayerScenicScale : 1.00
[12/07 09:33:31     16s] (I)       nonpreferLayerCostScale : 100.00
[12/07 09:33:31     16s] (I)       similarTopologyRoutingFast : false
[12/07 09:33:31     16s] (I)       spanningTreeRefinement : false
[12/07 09:33:31     16s] (I)       spanningTreeRefinementAlpha : 0.50
[12/07 09:33:31     16s] (I)       starting read tracks
[12/07 09:33:31     16s] (I)       build grid graph
[12/07 09:33:31     16s] (I)       build grid graph start
[12/07 09:33:31     16s] [NR-eGR] Layer1 has no routable track
[12/07 09:33:31     16s] [NR-eGR] Layer2 has single uniform track structure
[12/07 09:33:31     16s] [NR-eGR] Layer3 has single uniform track structure
[12/07 09:33:31     16s] (I)       build grid graph end
[12/07 09:33:31     16s] (I)       numViaLayers=3
[12/07 09:33:31     16s] (I)       Reading via M2_M1 for layer: 0 
[12/07 09:33:31     16s] (I)       Reading via M3_M2 for layer: 1 
[12/07 09:33:31     16s] (I)       end build via table
[12/07 09:33:31     16s] [NR-eGR] numRoutingBlks=0 numInstBlks=105 numPGBlocks=173 numBumpBlks=0 numBoundaryFakeBlks=0
[12/07 09:33:31     16s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/07 09:33:31     16s] (I)       readDataFromPlaceDB
[12/07 09:33:31     16s] (I)       Read net information..
[12/07 09:33:31     16s] [NR-eGR] Read numTotalNets=62  numIgnoredNets=0
[12/07 09:33:31     16s] (I)       Read testcase time = 0.000 seconds
[12/07 09:33:31     16s] 
[12/07 09:33:31     16s] (I)       read default dcut vias
[12/07 09:33:31     16s] (I)       Reading via M2_M1 for layer: 0 
[12/07 09:33:31     16s] (I)       Reading via M3_M2 for layer: 1 
[12/07 09:33:31     16s] (I)       build grid graph start
[12/07 09:33:31     16s] (I)       build grid graph end
[12/07 09:33:31     16s] (I)       Model blockage into capacity
[12/07 09:33:31     16s] (I)       Read numBlocks=1477  numPreroutedWires=0  numCapScreens=0
[12/07 09:33:31     16s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/07 09:33:31     16s] (I)       blocked area on Layer2 : 2918983725000  (129.73%)
[12/07 09:33:31     16s] (I)       blocked area on Layer3 : 1576097100000  (70.05%)
[12/07 09:33:31     16s] (I)       Modeling time = 0.000 seconds
[12/07 09:33:31     16s] 
[12/07 09:33:31     16s] (I)       Number of ignored nets = 0
[12/07 09:33:31     16s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/07 09:33:31     16s] (I)       Number of clock nets = 2.  Ignored: No
[12/07 09:33:31     16s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/07 09:33:31     16s] (I)       Number of special nets = 0.  Ignored: Yes
[12/07 09:33:31     16s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/07 09:33:31     16s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/07 09:33:31     16s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/07 09:33:31     16s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/07 09:33:31     16s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 09:33:31     16s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 09:33:31     16s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1139.4 MB
[12/07 09:33:31     16s] (I)       Ndr track 0 does not exist
[12/07 09:33:31     16s] (I)       Layer1  viaCost=200.00
[12/07 09:33:31     16s] (I)       Layer2  viaCost=100.00
[12/07 09:33:31     16s] (I)       ---------------------Grid Graph Info--------------------
[12/07 09:33:31     16s] (I)       routing area        :  (0, 0) - (1500000, 1500000)
[12/07 09:33:31     16s] (I)       core area           :  (340800, 342000) - (1159200, 1152000)
[12/07 09:33:31     16s] (I)       Site Width          :  2400  (dbu)
[12/07 09:33:31     16s] (I)       Row Height          : 30000  (dbu)
[12/07 09:33:31     16s] (I)       GCell Width         : 30000  (dbu)
[12/07 09:33:31     16s] (I)       GCell Height        : 30000  (dbu)
[12/07 09:33:31     16s] (I)       grid                :    50    50     3
[12/07 09:33:31     16s] (I)       vertical capacity   :     0 30000     0
[12/07 09:33:31     16s] (I)       horizontal capacity :     0     0 30000
[12/07 09:33:31     16s] (I)       Default wire width  :   900   900  1500
[12/07 09:33:31     16s] (I)       Default wire space  :   900   900   900
[12/07 09:33:31     16s] (I)       Default pitch size  :  1800  2400  3000
[12/07 09:33:31     16s] (I)       First Track Coord   :     0  1200  1500
[12/07 09:33:31     16s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[12/07 09:33:31     16s] (I)       Total num of tracks :     0   625   500
[12/07 09:33:31     16s] (I)       Num of masks        :     1     1     1
[12/07 09:33:31     16s] (I)       Num of trim masks   :     0     0     0
[12/07 09:33:31     16s] (I)       --------------------------------------------------------
[12/07 09:33:31     16s] 
[12/07 09:33:31     16s] [NR-eGR] ============ Routing rule table ============
[12/07 09:33:31     16s] [NR-eGR] Rule id 0. Nets 42 
[12/07 09:33:31     16s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/07 09:33:31     16s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[12/07 09:33:31     16s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[12/07 09:33:31     16s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[12/07 09:33:31     16s] [NR-eGR] ========================================
[12/07 09:33:31     16s] [NR-eGR] 
[12/07 09:33:31     16s] (I)       After initializing earlyGlobalRoute syMemory usage = 1139.4 MB
[12/07 09:33:31     16s] (I)       Loading and dumping file time : 0.00 seconds
[12/07 09:33:31     16s] (I)       ============= Initialization =============
[12/07 09:33:31     16s] (I)       totalPins=107  totalGlobalPin=107 (100.00%)
[12/07 09:33:31     16s] (I)       total 2D Cap : 28882 = (13664 H, 15218 V)
[12/07 09:33:31     16s] [NR-eGR] Layer group 1: route 42 net(s) in layer range [2, 3]
[12/07 09:33:31     16s] (I)       ============  Phase 1a Route ============
[12/07 09:33:31     16s] (I)       Phase 1a runs 0.00 seconds
[12/07 09:33:31     16s] (I)       Usage: 529 = (268 H, 261 V) = (1.96% H, 1.72% V) = (8.040e+03um H, 7.830e+03um V)
[12/07 09:33:31     16s] (I)       
[12/07 09:33:31     16s] (I)       ============  Phase 1b Route ============
[12/07 09:33:31     16s] (I)       Usage: 529 = (268 H, 261 V) = (1.96% H, 1.72% V) = (8.040e+03um H, 7.830e+03um V)
[12/07 09:33:31     16s] (I)       
[12/07 09:33:31     16s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.587000e+04um
[12/07 09:33:31     16s] (I)       ============  Phase 1c Route ============
[12/07 09:33:31     16s] (I)       Usage: 529 = (268 H, 261 V) = (1.96% H, 1.72% V) = (8.040e+03um H, 7.830e+03um V)
[12/07 09:33:31     16s] (I)       
[12/07 09:33:31     16s] (I)       ============  Phase 1d Route ============
[12/07 09:33:31     16s] (I)       Usage: 529 = (268 H, 261 V) = (1.96% H, 1.72% V) = (8.040e+03um H, 7.830e+03um V)
[12/07 09:33:31     16s] (I)       
[12/07 09:33:31     16s] (I)       ============  Phase 1e Route ============
[12/07 09:33:31     16s] (I)       Phase 1e runs 0.00 seconds
[12/07 09:33:31     16s] (I)       Usage: 529 = (268 H, 261 V) = (1.96% H, 1.72% V) = (8.040e+03um H, 7.830e+03um V)
[12/07 09:33:31     16s] (I)       
[12/07 09:33:31     16s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.587000e+04um
[12/07 09:33:31     16s] [NR-eGR] 
[12/07 09:33:31     16s] (I)       ============  Phase 1l Route ============
[12/07 09:33:31     16s] (I)       Phase 1l runs 0.00 seconds
[12/07 09:33:31     16s] (I)       
[12/07 09:33:31     16s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/07 09:33:31     16s] [NR-eGR]                OverCon            
[12/07 09:33:31     16s] [NR-eGR]                 #Gcell     %Gcell
[12/07 09:33:31     16s] [NR-eGR] Layer              (0)    OverCon 
[12/07 09:33:31     16s] [NR-eGR] ------------------------------------
[12/07 09:33:31     16s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/07 09:33:31     16s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/07 09:33:31     16s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/07 09:33:31     16s] [NR-eGR] ------------------------------------
[12/07 09:33:31     16s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/07 09:33:31     16s] [NR-eGR] 
[12/07 09:33:31     16s] (I)       Total Global Routing Runtime: 0.00 seconds
[12/07 09:33:31     16s] (I)       total 2D Cap : 29049 = (13744 H, 15305 V)
[12/07 09:33:31     16s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/07 09:33:31     16s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/07 09:33:31     16s] Early Global Route congestion estimation runtime: 0.00 seconds, mem = 1139.4M
[12/07 09:33:31     16s] [hotspot] +------------+---------------+---------------+
[12/07 09:33:31     16s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 09:33:31     16s] [hotspot] +------------+---------------+---------------+
[12/07 09:33:31     16s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 09:33:31     16s] [hotspot] +------------+---------------+---------------+
[12/07 09:33:31     16s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 09:33:31     16s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 09:33:31     16s] Skipped repairing congestion.
[12/07 09:33:31     16s] Starting Early Global Route wiring: mem = 1139.4M
[12/07 09:33:31     16s] (I)       ============= track Assignment ============
[12/07 09:33:31     16s] (I)       extract Global 3D Wires
[12/07 09:33:31     16s] (I)       Extract Global WL : time=0.00
[12/07 09:33:31     16s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[12/07 09:33:31     16s] (I)       Initialization real time=0.00 seconds
[12/07 09:33:31     16s] (I)       Run Multi-thread track assignment
[12/07 09:33:31     16s] (I)       merging nets...
[12/07 09:33:31     16s] (I)       merging nets done
[12/07 09:33:31     16s] (I)       Kernel real time=0.00 seconds
[12/07 09:33:31     16s] (I)       End Greedy Track Assignment
[12/07 09:33:31     16s] [NR-eGR] --------------------------------------------------------------------------
[12/07 09:33:31     16s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 86
[12/07 09:33:31     16s] [NR-eGR] Layer2(metal2)(V) length: 8.033700e+03um, number of vias: 169
[12/07 09:33:31     16s] [NR-eGR] Layer3(metal3)(H) length: 8.152800e+03um, number of vias: 0
[12/07 09:33:31     16s] [NR-eGR] Total length: 1.618650e+04um, number of vias: 255
[12/07 09:33:31     16s] [NR-eGR] --------------------------------------------------------------------------
[12/07 09:33:31     16s] [NR-eGR] Total clock nets wire length: 9.337500e+02um 
[12/07 09:33:31     16s] [NR-eGR] --------------------------------------------------------------------------
[12/07 09:33:31     16s] Early Global Route wiring runtime: 0.01 seconds, mem = 1117.2M
[12/07 09:33:31     16s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/07 09:33:31     16s] Start to check current routing status for nets...
[12/07 09:33:31     16s] All nets are already routed correctly.
[12/07 09:33:31     16s] End to check current routing status for nets (mem=1117.2M)
[12/07 09:33:31     16s] Extraction called for design 'bpm_pad' of instances=52 and nets=80 using extraction engine 'preRoute' .
[12/07 09:33:31     16s] PreRoute RC Extraction called for design bpm_pad.
[12/07 09:33:31     16s] RC Extraction called in multi-corner(1) mode.
[12/07 09:33:31     16s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/07 09:33:31     16s] Type 'man IMPEXT-6197' for more detail.
[12/07 09:33:31     16s] RCMode: PreRoute
[12/07 09:33:31     16s]       RC Corner Indexes            0   
[12/07 09:33:31     16s] Capacitance Scaling Factor   : 1.00000 
[12/07 09:33:31     16s] Resistance Scaling Factor    : 1.00000 
[12/07 09:33:31     16s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 09:33:31     16s] Clock Res. Scaling Factor    : 1.00000 
[12/07 09:33:31     16s] Shrink Factor                : 1.00000
[12/07 09:33:31     16s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 09:33:31     16s] Updating RC grid for preRoute extraction ...
[12/07 09:33:31     16s] Initializing multi-corner resistance tables ...
[12/07 09:33:31     16s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1117.164M)
[12/07 09:33:31     16s] Compute RC Scale Done ...
[12/07 09:33:31     16s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 666.3M, totSessionCpu=0:00:17 **
[12/07 09:33:31     16s] #################################################################################
[12/07 09:33:31     16s] # Design Stage: PreRoute
[12/07 09:33:31     16s] # Design Name: bpm_pad
[12/07 09:33:31     16s] # Design Mode: 250nm
[12/07 09:33:31     16s] # Analysis Mode: MMMC OCV 
[12/07 09:33:31     16s] # Parasitics Mode: No SPEF/RCDB
[12/07 09:33:31     16s] # Signoff Settings: SI Off 
[12/07 09:33:31     16s] #################################################################################
[12/07 09:33:31     16s] AAE_INFO: 1 threads acquired from CTE.
[12/07 09:33:31     16s] Calculate early delays in OCV mode...
[12/07 09:33:31     16s] Calculate late delays in OCV mode...
[12/07 09:33:31     16s] Topological Sorting (REAL = 0:00:00.0, MEM = 1111.1M, InitMEM = 1111.1M)
[12/07 09:33:31     16s] Start delay calculation (fullDC) (1 T). (MEM=1111.15)
[12/07 09:33:31     17s] End AAE Lib Interpolated Model. (MEM=1135.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 09:33:31     17s] Total number of fetched objects 79
[12/07 09:33:31     17s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 09:33:31     17s] End delay calculation. (MEM=1163.59 CPU=0:00:00.0 REAL=0:00:00.0)
[12/07 09:33:31     17s] End delay calculation (fullDC). (MEM=1163.59 CPU=0:00:00.1 REAL=0:00:00.0)
[12/07 09:33:31     17s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1163.6M) ***
[12/07 09:33:31     17s] *** Timing Is met
[12/07 09:33:31     17s] *** Check timing (0:00:00.0)
[12/07 09:33:31     17s] *** Timing Is met
[12/07 09:33:31     17s] *** Check timing (0:00:00.0)
[12/07 09:33:31     17s] Info: 0 don't touch net , 1 undriven net  excluded from IPO operation.
[12/07 09:33:31     17s] Info: 20 io nets excluded
[12/07 09:33:31     17s] Info: 2 clock nets excluded from IPO operation.
[12/07 09:33:31     17s] ### Creating LA Mngr. totSessionCpu=0:00:17.2 mem=1179.6M
[12/07 09:33:31     17s] ### Creating LA Mngr, finished. totSessionCpu=0:00:17.2 mem=1179.6M
[12/07 09:33:31     17s] Begin: Area Reclaim Optimization
[12/07 09:33:31     17s] 
[12/07 09:33:31     17s] Creating Lib Analyzer ...
[12/07 09:33:31     17s] Total number of usable buffers from Lib Analyzer: 3 ( BUFX2 BUFX4 CLKBUF1)
[12/07 09:33:31     17s] Total number of usable inverters from Lib Analyzer: 4 ( INVX2 INVX1 INVX4 INVX8)
[12/07 09:33:31     17s] Total number of usable delay cells from Lib Analyzer: 2 ( CLKBUF2 CLKBUF3)
[12/07 09:33:31     17s] 
[12/07 09:33:31     17s] Creating Lib Analyzer, finished. 
[12/07 09:33:31     17s] PhyDesignGrid: maxLocalDensity 0.98
[12/07 09:33:31     17s] ### Creating PhyDesignMc. totSessionCpu=0:00:17.3 mem=1275.9M
[12/07 09:33:31     17s] #spOpts: N=250 
[12/07 09:33:31     17s] Core basic site is core
[12/07 09:33:31     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 09:33:31     17s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:17.3 mem=1275.9M
[12/07 09:33:31     17s] 
[12/07 09:33:31     17s] #optDebug: {2, 0.429, 0.8500} {3, 0.429, 0.8500} 
[12/07 09:33:31     17s] ### Creating LA Mngr. totSessionCpu=0:00:17.3 mem=1275.9M
[12/07 09:33:31     17s] ### Creating LA Mngr, finished. totSessionCpu=0:00:17.3 mem=1275.9M
[12/07 09:33:31     17s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 1.32
[12/07 09:33:31     17s] +----------+---------+--------+--------+------------+--------+
[12/07 09:33:31     17s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/07 09:33:31     17s] +----------+---------+--------+--------+------------+--------+
[12/07 09:33:31     17s] |     1.32%|        -|   0.000|   0.000|   0:00:00.0| 1275.9M|
[12/07 09:33:31     17s] #optDebug: <stH: 30.0000 MiSeL: 203.0910>
[12/07 09:33:31     17s] |     1.32%|        0|   0.000|   0.000|   0:00:00.0| 1275.9M|
[12/07 09:33:31     17s] |     1.32%|        0|   0.000|   0.000|   0:00:00.0| 1275.9M|
[12/07 09:33:31     17s] |     1.32%|        0|   0.000|   0.000|   0:00:00.0| 1275.9M|
[12/07 09:33:31     17s] #optDebug: <stH: 30.0000 MiSeL: 203.0910>
[12/07 09:33:31     17s] |     1.32%|        0|   0.000|   0.000|   0:00:00.0| 1275.9M|
[12/07 09:33:31     17s] +----------+---------+--------+--------+------------+--------+
[12/07 09:33:31     17s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 1.32
[12/07 09:33:31     17s] 
[12/07 09:33:31     17s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/07 09:33:31     17s] --------------------------------------------------------------
[12/07 09:33:31     17s] |                                   | Total     | Sequential |
[12/07 09:33:31     17s] --------------------------------------------------------------
[12/07 09:33:31     17s] | Num insts resized                 |       0  |       0    |
[12/07 09:33:31     17s] | Num insts undone                  |       0  |       0    |
[12/07 09:33:31     17s] | Num insts Downsized               |       0  |       0    |
[12/07 09:33:31     17s] | Num insts Samesized               |       0  |       0    |
[12/07 09:33:31     17s] | Num insts Upsized                 |       0  |       0    |
[12/07 09:33:31     17s] | Num multiple commits+uncommits    |       0  |       -    |
[12/07 09:33:31     17s] --------------------------------------------------------------
[12/07 09:33:31     17s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[12/07 09:33:31     17s] *** Starting refinePlace (0:00:17.3 mem=1275.9M) ***
[12/07 09:33:31     17s] Total net bbox length = 4.398e+04 (2.129e+04 2.269e+04) (ext = 4.109e+04)
[12/07 09:33:31     17s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 09:33:31     17s] Starting refinePlace ...
[12/07 09:33:31     17s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 09:33:31     17s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1275.9MB) @(0:00:17.3 - 0:00:17.3).
[12/07 09:33:31     17s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 09:33:31     17s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1275.9MB
[12/07 09:33:31     17s] Statistics of distance of Instance movement in refine placement:
[12/07 09:33:31     17s]   maximum (X+Y) =         0.00 um
[12/07 09:33:31     17s]   mean    (X+Y) =         0.00 um
[12/07 09:33:31     17s] Summary Report:
[12/07 09:33:31     17s] Instances move: 0 (out of 23 movable)
[12/07 09:33:31     17s] Instances flipped: 0
[12/07 09:33:31     17s] Mean displacement: 0.00 um
[12/07 09:33:31     17s] Max displacement: 0.00 um 
[12/07 09:33:31     17s] Total instances moved : 0
[12/07 09:33:31     17s] Total net bbox length = 4.398e+04 (2.129e+04 2.269e+04) (ext = 4.109e+04)
[12/07 09:33:31     17s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1275.9MB
[12/07 09:33:31     17s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1275.9MB) @(0:00:17.3 - 0:00:17.3).
[12/07 09:33:31     17s] *** Finished refinePlace (0:00:17.3 mem=1275.9M) ***
[12/07 09:33:31     17s] *** maximum move = 0.00 um ***
[12/07 09:33:31     17s] *** Finished re-routing un-routed nets (1275.9M) ***
[12/07 09:33:31     17s] 
[12/07 09:33:31     17s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1275.9M) ***
[12/07 09:33:31     17s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1142.38M, totSessionCpu=0:00:17).
[12/07 09:33:31     17s] ### Creating LA Mngr. totSessionCpu=0:00:17.4 mem=1142.4M
[12/07 09:33:31     17s] ### Creating LA Mngr, finished. totSessionCpu=0:00:17.4 mem=1142.4M
[12/07 09:33:31     17s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/07 09:33:31     17s] [PSP]     Started earlyGlobalRoute kernel
[12/07 09:33:31     17s] [PSP]     Initial Peak syMemory usage = 1142.4 MB
[12/07 09:33:31     17s] (I)       Reading DB...
[12/07 09:33:31     17s] (I)       before initializing RouteDB syMemory usage = 1142.4 MB
[12/07 09:33:31     17s] (I)       congestionReportName   : 
[12/07 09:33:31     17s] (I)       layerRangeFor2DCongestion : 
[12/07 09:33:31     17s] (I)       buildTerm2TermWires    : 1
[12/07 09:33:31     17s] (I)       doTrackAssignment      : 1
[12/07 09:33:31     17s] (I)       dumpBookshelfFiles     : 0
[12/07 09:33:31     17s] (I)       numThreads             : 1
[12/07 09:33:31     17s] (I)       bufferingAwareRouting  : false
[12/07 09:33:31     17s] [NR-eGR] honorMsvRouteConstraint: false
[12/07 09:33:31     17s] (I)       honorPin               : false
[12/07 09:33:31     17s] (I)       honorPinGuide          : true
[12/07 09:33:31     17s] (I)       honorPartition         : false
[12/07 09:33:31     17s] (I)       allowPartitionCrossover: false
[12/07 09:33:31     17s] (I)       honorSingleEntry       : true
[12/07 09:33:31     17s] (I)       honorSingleEntryStrong : true
[12/07 09:33:31     17s] (I)       handleViaSpacingRule   : false
[12/07 09:33:31     17s] (I)       handleEolSpacingRule   : false
[12/07 09:33:31     17s] (I)       PDConstraint           : none
[12/07 09:33:31     17s] (I)       expBetterNDRHandling   : false
[12/07 09:33:31     17s] [NR-eGR] honorClockSpecNDR      : 0
[12/07 09:33:31     17s] (I)       routingEffortLevel     : 3
[12/07 09:33:31     17s] (I)       effortLevel            : standard
[12/07 09:33:31     17s] [NR-eGR] minRouteLayer          : 2
[12/07 09:33:31     17s] [NR-eGR] maxRouteLayer          : 3
[12/07 09:33:31     17s] (I)       relaxedTopLayerCeiling : 127
[12/07 09:33:31     17s] (I)       relaxedBottomLayerFloor: 2
[12/07 09:33:31     17s] (I)       numRowsPerGCell        : 1
[12/07 09:33:31     17s] (I)       speedUpLargeDesign     : 0
[12/07 09:33:31     17s] (I)       multiThreadingTA       : 1
[12/07 09:33:31     17s] (I)       blkAwareLayerSwitching : 1
[12/07 09:33:31     17s] (I)       optimizationMode       : false
[12/07 09:33:31     17s] (I)       routeSecondPG          : false
[12/07 09:33:31     17s] (I)       scenicRatioForLayerRelax: 0.00
[12/07 09:33:31     17s] (I)       detourLimitForLayerRelax: 0.00
[12/07 09:33:31     17s] (I)       punchThroughDistance   : 500.00
[12/07 09:33:31     17s] (I)       scenicBound            : 1.15
[12/07 09:33:31     17s] (I)       maxScenicToAvoidBlk    : 100.00
[12/07 09:33:31     17s] (I)       source-to-sink ratio   : 0.00
[12/07 09:33:31     17s] (I)       targetCongestionRatioH : 1.00
[12/07 09:33:31     17s] (I)       targetCongestionRatioV : 1.00
[12/07 09:33:31     17s] (I)       layerCongestionRatio   : 0.70
[12/07 09:33:31     17s] (I)       m1CongestionRatio      : 0.10
[12/07 09:33:31     17s] (I)       m2m3CongestionRatio    : 0.70
[12/07 09:33:31     17s] (I)       localRouteEffort       : 1.00
[12/07 09:33:31     17s] (I)       numSitesBlockedByOneVia: 8.00
[12/07 09:33:31     17s] (I)       supplyScaleFactorH     : 1.00
[12/07 09:33:31     17s] (I)       supplyScaleFactorV     : 1.00
[12/07 09:33:31     17s] (I)       highlight3DOverflowFactor: 0.00
[12/07 09:33:31     17s] (I)       doubleCutViaModelingRatio: 0.00
[12/07 09:33:31     17s] (I)       routeVias              : 
[12/07 09:33:31     17s] (I)       readTROption           : true
[12/07 09:33:31     17s] (I)       extraSpacingFactor     : 1.00
[12/07 09:33:31     17s] [NR-eGR] numTracksPerClockWire  : 0
[12/07 09:33:31     17s] (I)       routeSelectedNetsOnly  : false
[12/07 09:33:31     17s] (I)       clkNetUseMaxDemand     : false
[12/07 09:33:31     17s] (I)       extraDemandForClocks   : 0
[12/07 09:33:31     17s] (I)       steinerRemoveLayers    : false
[12/07 09:33:31     17s] (I)       demoteLayerScenicScale : 1.00
[12/07 09:33:31     17s] (I)       nonpreferLayerCostScale : 100.00
[12/07 09:33:31     17s] (I)       similarTopologyRoutingFast : false
[12/07 09:33:31     17s] (I)       spanningTreeRefinement : false
[12/07 09:33:31     17s] (I)       spanningTreeRefinementAlpha : 0.50
[12/07 09:33:31     17s] (I)       starting read tracks
[12/07 09:33:31     17s] (I)       build grid graph
[12/07 09:33:31     17s] (I)       build grid graph start
[12/07 09:33:31     17s] [NR-eGR] Layer1 has no routable track
[12/07 09:33:31     17s] [NR-eGR] Layer2 has single uniform track structure
[12/07 09:33:31     17s] [NR-eGR] Layer3 has single uniform track structure
[12/07 09:33:31     17s] (I)       build grid graph end
[12/07 09:33:31     17s] (I)       numViaLayers=3
[12/07 09:33:31     17s] (I)       Reading via M2_M1 for layer: 0 
[12/07 09:33:31     17s] (I)       Reading via M3_M2 for layer: 1 
[12/07 09:33:31     17s] (I)       end build via table
[12/07 09:33:31     17s] [NR-eGR] numRoutingBlks=0 numInstBlks=105 numPGBlocks=173 numBumpBlks=0 numBoundaryFakeBlks=0
[12/07 09:33:31     17s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/07 09:33:31     17s] (I)       readDataFromPlaceDB
[12/07 09:33:31     17s] (I)       Read net information..
[12/07 09:33:31     17s] [NR-eGR] Read numTotalNets=62  numIgnoredNets=0
[12/07 09:33:31     17s] (I)       Read testcase time = 0.000 seconds
[12/07 09:33:31     17s] 
[12/07 09:33:31     17s] (I)       read default dcut vias
[12/07 09:33:31     17s] (I)       Reading via M2_M1 for layer: 0 
[12/07 09:33:31     17s] (I)       Reading via M3_M2 for layer: 1 
[12/07 09:33:31     17s] (I)       build grid graph start
[12/07 09:33:31     17s] (I)       build grid graph end
[12/07 09:33:31     17s] (I)       Model blockage into capacity
[12/07 09:33:31     17s] (I)       Read numBlocks=1477  numPreroutedWires=0  numCapScreens=0
[12/07 09:33:31     17s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/07 09:33:31     17s] (I)       blocked area on Layer2 : 2918983725000  (129.73%)
[12/07 09:33:31     17s] (I)       blocked area on Layer3 : 1576097100000  (70.05%)
[12/07 09:33:31     17s] (I)       Modeling time = 0.000 seconds
[12/07 09:33:31     17s] 
[12/07 09:33:31     17s] (I)       Number of ignored nets = 0
[12/07 09:33:31     17s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/07 09:33:31     17s] (I)       Number of clock nets = 2.  Ignored: No
[12/07 09:33:31     17s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/07 09:33:31     17s] (I)       Number of special nets = 0.  Ignored: Yes
[12/07 09:33:31     17s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/07 09:33:31     17s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/07 09:33:31     17s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/07 09:33:31     17s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/07 09:33:31     17s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 09:33:31     17s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 09:33:31     17s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1142.4 MB
[12/07 09:33:31     17s] (I)       Ndr track 0 does not exist
[12/07 09:33:31     17s] (I)       Layer1  viaCost=200.00
[12/07 09:33:31     17s] (I)       Layer2  viaCost=100.00
[12/07 09:33:31     17s] (I)       ---------------------Grid Graph Info--------------------
[12/07 09:33:31     17s] (I)       routing area        :  (0, 0) - (1500000, 1500000)
[12/07 09:33:31     17s] (I)       core area           :  (340800, 342000) - (1159200, 1152000)
[12/07 09:33:31     17s] (I)       Site Width          :  2400  (dbu)
[12/07 09:33:31     17s] (I)       Row Height          : 30000  (dbu)
[12/07 09:33:31     17s] (I)       GCell Width         : 30000  (dbu)
[12/07 09:33:31     17s] (I)       GCell Height        : 30000  (dbu)
[12/07 09:33:31     17s] (I)       grid                :    50    50     3
[12/07 09:33:31     17s] (I)       vertical capacity   :     0 30000     0
[12/07 09:33:31     17s] (I)       horizontal capacity :     0     0 30000
[12/07 09:33:31     17s] (I)       Default wire width  :   900   900  1500
[12/07 09:33:31     17s] (I)       Default wire space  :   900   900   900
[12/07 09:33:31     17s] (I)       Default pitch size  :  1800  2400  3000
[12/07 09:33:31     17s] (I)       First Track Coord   :     0  1200  1500
[12/07 09:33:31     17s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[12/07 09:33:31     17s] (I)       Total num of tracks :     0   625   500
[12/07 09:33:31     17s] (I)       Num of masks        :     1     1     1
[12/07 09:33:31     17s] (I)       Num of trim masks   :     0     0     0
[12/07 09:33:31     17s] (I)       --------------------------------------------------------
[12/07 09:33:31     17s] 
[12/07 09:33:31     17s] [NR-eGR] ============ Routing rule table ============
[12/07 09:33:31     17s] [NR-eGR] Rule id 0. Nets 42 
[12/07 09:33:31     17s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/07 09:33:31     17s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[12/07 09:33:31     17s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[12/07 09:33:31     17s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[12/07 09:33:31     17s] [NR-eGR] ========================================
[12/07 09:33:31     17s] [NR-eGR] 
[12/07 09:33:31     17s] (I)       After initializing earlyGlobalRoute syMemory usage = 1142.4 MB
[12/07 09:33:31     17s] (I)       Loading and dumping file time : 0.01 seconds
[12/07 09:33:31     17s] (I)       ============= Initialization =============
[12/07 09:33:31     17s] (I)       totalPins=107  totalGlobalPin=107 (100.00%)
[12/07 09:33:31     17s] (I)       total 2D Cap : 28882 = (13664 H, 15218 V)
[12/07 09:33:31     17s] [NR-eGR] Layer group 1: route 42 net(s) in layer range [2, 3]
[12/07 09:33:31     17s] (I)       ============  Phase 1a Route ============
[12/07 09:33:31     17s] (I)       Phase 1a runs 0.00 seconds
[12/07 09:33:31     17s] (I)       Usage: 529 = (268 H, 261 V) = (1.96% H, 1.72% V) = (8.040e+03um H, 7.830e+03um V)
[12/07 09:33:31     17s] (I)       
[12/07 09:33:31     17s] (I)       ============  Phase 1b Route ============
[12/07 09:33:31     17s] (I)       Usage: 529 = (268 H, 261 V) = (1.96% H, 1.72% V) = (8.040e+03um H, 7.830e+03um V)
[12/07 09:33:31     17s] (I)       
[12/07 09:33:31     17s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.587000e+04um
[12/07 09:33:31     17s] (I)       ============  Phase 1c Route ============
[12/07 09:33:31     17s] (I)       Usage: 529 = (268 H, 261 V) = (1.96% H, 1.72% V) = (8.040e+03um H, 7.830e+03um V)
[12/07 09:33:31     17s] (I)       
[12/07 09:33:31     17s] (I)       ============  Phase 1d Route ============
[12/07 09:33:31     17s] (I)       Usage: 529 = (268 H, 261 V) = (1.96% H, 1.72% V) = (8.040e+03um H, 7.830e+03um V)
[12/07 09:33:31     17s] (I)       
[12/07 09:33:31     17s] (I)       ============  Phase 1e Route ============
[12/07 09:33:31     17s] (I)       Phase 1e runs 0.00 seconds
[12/07 09:33:31     17s] (I)       Usage: 529 = (268 H, 261 V) = (1.96% H, 1.72% V) = (8.040e+03um H, 7.830e+03um V)
[12/07 09:33:31     17s] (I)       
[12/07 09:33:31     17s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.587000e+04um
[12/07 09:33:31     17s] [NR-eGR] 
[12/07 09:33:31     17s] (I)       ============  Phase 1l Route ============
[12/07 09:33:31     17s] (I)       Phase 1l runs 0.00 seconds
[12/07 09:33:31     17s] (I)       
[12/07 09:33:31     17s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/07 09:33:31     17s] [NR-eGR]                OverCon            
[12/07 09:33:31     17s] [NR-eGR]                 #Gcell     %Gcell
[12/07 09:33:31     17s] [NR-eGR] Layer              (0)    OverCon 
[12/07 09:33:31     17s] [NR-eGR] ------------------------------------
[12/07 09:33:31     17s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/07 09:33:31     17s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/07 09:33:31     17s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/07 09:33:31     17s] [NR-eGR] ------------------------------------
[12/07 09:33:31     17s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/07 09:33:31     17s] [NR-eGR] 
[12/07 09:33:31     17s] (I)       Total Global Routing Runtime: 0.00 seconds
[12/07 09:33:31     17s] (I)       total 2D Cap : 29049 = (13744 H, 15305 V)
[12/07 09:33:31     17s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/07 09:33:31     17s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/07 09:33:31     17s] (I)       ============= track Assignment ============
[12/07 09:33:31     17s] (I)       extract Global 3D Wires
[12/07 09:33:31     17s] (I)       Extract Global WL : time=0.00
[12/07 09:33:31     17s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer4, numCutBoxes=0)
[12/07 09:33:31     17s] (I)       Initialization real time=0.00 seconds
[12/07 09:33:31     17s] (I)       Run Multi-thread track assignment
[12/07 09:33:31     17s] (I)       merging nets...
[12/07 09:33:31     17s] (I)       merging nets done
[12/07 09:33:31     17s] (I)       Kernel real time=0.00 seconds
[12/07 09:33:31     17s] (I)       End Greedy Track Assignment
[12/07 09:33:31     17s] [NR-eGR] --------------------------------------------------------------------------
[12/07 09:33:31     17s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 86
[12/07 09:33:31     17s] [NR-eGR] Layer2(metal2)(V) length: 8.033700e+03um, number of vias: 169
[12/07 09:33:31     17s] [NR-eGR] Layer3(metal3)(H) length: 8.152800e+03um, number of vias: 0
[12/07 09:33:31     17s] [NR-eGR] Total length: 1.618650e+04um, number of vias: 255
[12/07 09:33:31     17s] [NR-eGR] --------------------------------------------------------------------------
[12/07 09:33:31     17s] [NR-eGR] Total clock nets wire length: 9.337500e+02um 
[12/07 09:33:31     17s] [NR-eGR] --------------------------------------------------------------------------
[12/07 09:33:31     17s] [NR-eGR] End Peak syMemory usage = 1120.2 MB
[12/07 09:33:31     17s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[12/07 09:33:31     17s] Extraction called for design 'bpm_pad' of instances=52 and nets=80 using extraction engine 'preRoute' .
[12/07 09:33:31     17s] PreRoute RC Extraction called for design bpm_pad.
[12/07 09:33:31     17s] RC Extraction called in multi-corner(1) mode.
[12/07 09:33:31     17s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/07 09:33:31     17s] Type 'man IMPEXT-6197' for more detail.
[12/07 09:33:31     17s] RCMode: PreRoute
[12/07 09:33:31     17s]       RC Corner Indexes            0   
[12/07 09:33:31     17s] Capacitance Scaling Factor   : 1.00000 
[12/07 09:33:31     17s] Resistance Scaling Factor    : 1.00000 
[12/07 09:33:31     17s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 09:33:31     17s] Clock Res. Scaling Factor    : 1.00000 
[12/07 09:33:31     17s] Shrink Factor                : 1.00000
[12/07 09:33:31     17s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 09:33:31     17s] Updating RC grid for preRoute extraction ...
[12/07 09:33:31     17s] Initializing multi-corner resistance tables ...
[12/07 09:33:31     17s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1120.172M)
[12/07 09:33:31     17s] Compute RC Scale Done ...
[12/07 09:33:31     17s] [hotspot] +------------+---------------+---------------+
[12/07 09:33:31     17s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 09:33:31     17s] [hotspot] +------------+---------------+---------------+
[12/07 09:33:31     17s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 09:33:31     17s] [hotspot] +------------+---------------+---------------+
[12/07 09:33:31     17s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 09:33:31     17s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 09:33:31     17s] #################################################################################
[12/07 09:33:31     17s] # Design Stage: PreRoute
[12/07 09:33:31     17s] # Design Name: bpm_pad
[12/07 09:33:31     17s] # Design Mode: 250nm
[12/07 09:33:31     17s] # Analysis Mode: MMMC OCV 
[12/07 09:33:31     17s] # Parasitics Mode: No SPEF/RCDB
[12/07 09:33:31     17s] # Signoff Settings: SI Off 
[12/07 09:33:31     17s] #################################################################################
[12/07 09:33:32     17s] AAE_INFO: 1 threads acquired from CTE.
[12/07 09:33:32     17s] Calculate early delays in OCV mode...
[12/07 09:33:32     17s] Calculate late delays in OCV mode...
[12/07 09:33:32     17s] Topological Sorting (REAL = 0:00:00.0, MEM = 1175.4M, InitMEM = 1175.4M)
[12/07 09:33:32     17s] Start delay calculation (fullDC) (1 T). (MEM=1175.41)
[12/07 09:33:32     17s] End AAE Lib Interpolated Model. (MEM=1199.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 09:33:32     17s] Total number of fetched objects 79
[12/07 09:33:32     17s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 09:33:32     17s] End delay calculation. (MEM=1186.68 CPU=0:00:00.0 REAL=0:00:00.0)
[12/07 09:33:32     17s] End delay calculation (fullDC). (MEM=1186.68 CPU=0:00:00.1 REAL=0:00:00.0)
[12/07 09:33:32     17s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1186.7M) ***
[12/07 09:33:32     17s] Begin: GigaOpt postEco DRV Optimization
[12/07 09:33:32     17s] Info: 0 don't touch net , 1 undriven net  excluded from IPO operation.
[12/07 09:33:32     17s] Info: 20 io nets excluded
[12/07 09:33:32     17s] Info: 2 clock nets excluded from IPO operation.
[12/07 09:33:32     17s] PhyDesignGrid: maxLocalDensity 0.98
[12/07 09:33:32     17s] ### Creating PhyDesignMc. totSessionCpu=0:00:17.7 mem=1186.7M
[12/07 09:33:32     17s] #spOpts: N=250 
[12/07 09:33:32     17s] Core basic site is core
[12/07 09:33:32     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 09:33:32     17s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:17.7 mem=1186.7M
[12/07 09:33:32     17s] 
[12/07 09:33:32     17s] #optDebug: {2, 0.429, 0.7481} {3, 0.429, 0.7481} 
[12/07 09:33:32     17s] ### Creating LA Mngr. totSessionCpu=0:00:17.7 mem=1186.7M
[12/07 09:33:32     17s] ### Creating LA Mngr, finished. totSessionCpu=0:00:17.7 mem=1186.7M
[12/07 09:33:32     17s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 09:33:32     17s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/07 09:33:32     17s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 09:33:32     17s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/07 09:33:32     17s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 09:33:32     17s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 09:33:32     17s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    16.57|     0.00|       0|       0|       0|   1.32|          |         |
[12/07 09:33:32     17s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 09:33:32     17s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    16.57|     0.00|       0|       0|       0|   1.32| 0:00:00.0|  1278.3M|
[12/07 09:33:32     17s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 09:33:32     17s] 
[12/07 09:33:32     17s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1278.3M) ***
[12/07 09:33:32     17s] 
[12/07 09:33:32     17s] End: GigaOpt postEco DRV Optimization
[12/07 09:33:32     17s] **INFO: Flow update: Design timing is met.
[12/07 09:33:32     17s] **INFO: Flow update: Design timing is met.
[12/07 09:33:32     17s] **INFO: Flow update: Design timing is met.
[12/07 09:33:32     17s] *** Steiner Routed Nets: 46.154%; Threshold: 100; Threshold for Hold: 100
[12/07 09:33:32     17s] Start to check current routing status for nets...
[12/07 09:33:32     17s] All nets are already routed correctly.
[12/07 09:33:32     17s] End to check current routing status for nets (mem=1259.2M)
[12/07 09:33:32     17s] Compute RC Scale Done ...
[12/07 09:33:32     17s] 
[12/07 09:33:32     17s] Active setup views:
[12/07 09:33:32     17s]  setup_func
[12/07 09:33:32     17s]   Dominating endpoints: 0
[12/07 09:33:32     17s]   Dominating TNS: -0.000
[12/07 09:33:32     17s] 
[12/07 09:33:32     17s] Extraction called for design 'bpm_pad' of instances=52 and nets=80 using extraction engine 'preRoute' .
[12/07 09:33:32     17s] PreRoute RC Extraction called for design bpm_pad.
[12/07 09:33:32     17s] RC Extraction called in multi-corner(1) mode.
[12/07 09:33:32     17s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/07 09:33:32     17s] Type 'man IMPEXT-6197' for more detail.
[12/07 09:33:32     17s] RCMode: PreRoute
[12/07 09:33:32     17s]       RC Corner Indexes            0   
[12/07 09:33:32     17s] Capacitance Scaling Factor   : 1.00000 
[12/07 09:33:32     17s] Resistance Scaling Factor    : 1.00000 
[12/07 09:33:32     17s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 09:33:32     17s] Clock Res. Scaling Factor    : 1.00000 
[12/07 09:33:32     17s] Shrink Factor                : 1.00000
[12/07 09:33:32     17s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 09:33:32     17s] Updating RC grid for preRoute extraction ...
[12/07 09:33:32     17s] Initializing multi-corner resistance tables ...
[12/07 09:33:32     17s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1236.973M)
[12/07 09:33:32     17s] Skewing Data Summary (End_of_FINAL)
[12/07 09:33:32     17s] --------------------------------------------------
[12/07 09:33:32     17s]  Total skewed count:0
[12/07 09:33:32     17s] --------------------------------------------------
[12/07 09:33:32     17s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/07 09:33:32     17s] [NR-eGR] Started earlyGlobalRoute kernel
[12/07 09:33:32     17s] [NR-eGR] Initial Peak syMemory usage = 1237.0 MB
[12/07 09:33:32     17s] (I)       Reading DB...
[12/07 09:33:32     17s] (I)       before initializing RouteDB syMemory usage = 1237.0 MB
[12/07 09:33:32     17s] (I)       congestionReportName   : 
[12/07 09:33:32     17s] (I)       layerRangeFor2DCongestion : 
[12/07 09:33:32     17s] (I)       buildTerm2TermWires    : 0
[12/07 09:33:32     17s] (I)       doTrackAssignment      : 1
[12/07 09:33:32     17s] (I)       dumpBookshelfFiles     : 0
[12/07 09:33:32     17s] (I)       numThreads             : 1
[12/07 09:33:32     17s] (I)       bufferingAwareRouting  : false
[12/07 09:33:32     17s] [NR-eGR] honorMsvRouteConstraint: false
[12/07 09:33:32     17s] (I)       honorPin               : false
[12/07 09:33:32     17s] (I)       honorPinGuide          : true
[12/07 09:33:32     17s] (I)       honorPartition         : false
[12/07 09:33:32     17s] (I)       allowPartitionCrossover: false
[12/07 09:33:32     17s] (I)       honorSingleEntry       : true
[12/07 09:33:32     17s] (I)       honorSingleEntryStrong : true
[12/07 09:33:32     17s] (I)       handleViaSpacingRule   : false
[12/07 09:33:32     17s] (I)       handleEolSpacingRule   : false
[12/07 09:33:32     17s] (I)       PDConstraint           : none
[12/07 09:33:32     17s] (I)       expBetterNDRHandling   : false
[12/07 09:33:32     17s] [NR-eGR] honorClockSpecNDR      : 0
[12/07 09:33:32     17s] (I)       routingEffortLevel     : 3
[12/07 09:33:32     17s] (I)       effortLevel            : standard
[12/07 09:33:32     17s] [NR-eGR] minRouteLayer          : 2
[12/07 09:33:32     17s] [NR-eGR] maxRouteLayer          : 3
[12/07 09:33:32     17s] (I)       relaxedTopLayerCeiling : 127
[12/07 09:33:32     17s] (I)       relaxedBottomLayerFloor: 2
[12/07 09:33:32     17s] (I)       numRowsPerGCell        : 1
[12/07 09:33:32     17s] (I)       speedUpLargeDesign     : 0
[12/07 09:33:32     17s] (I)       multiThreadingTA       : 1
[12/07 09:33:32     17s] (I)       blkAwareLayerSwitching : 1
[12/07 09:33:32     17s] (I)       optimizationMode       : false
[12/07 09:33:32     17s] (I)       routeSecondPG          : false
[12/07 09:33:32     17s] (I)       scenicRatioForLayerRelax: 0.00
[12/07 09:33:32     17s] (I)       detourLimitForLayerRelax: 0.00
[12/07 09:33:32     17s] (I)       punchThroughDistance   : 500.00
[12/07 09:33:32     17s] (I)       scenicBound            : 1.15
[12/07 09:33:32     17s] (I)       maxScenicToAvoidBlk    : 100.00
[12/07 09:33:32     17s] (I)       source-to-sink ratio   : 0.00
[12/07 09:33:32     17s] (I)       targetCongestionRatioH : 1.00
[12/07 09:33:32     17s] (I)       targetCongestionRatioV : 1.00
[12/07 09:33:32     17s] (I)       layerCongestionRatio   : 0.70
[12/07 09:33:32     17s] (I)       m1CongestionRatio      : 0.10
[12/07 09:33:32     17s] (I)       m2m3CongestionRatio    : 0.70
[12/07 09:33:32     17s] (I)       localRouteEffort       : 1.00
[12/07 09:33:32     17s] (I)       numSitesBlockedByOneVia: 8.00
[12/07 09:33:32     17s] (I)       supplyScaleFactorH     : 1.00
[12/07 09:33:32     17s] (I)       supplyScaleFactorV     : 1.00
[12/07 09:33:32     17s] (I)       highlight3DOverflowFactor: 0.00
[12/07 09:33:32     17s] (I)       doubleCutViaModelingRatio: 0.00
[12/07 09:33:32     17s] (I)       routeVias              : 
[12/07 09:33:32     17s] (I)       readTROption           : true
[12/07 09:33:32     17s] (I)       extraSpacingFactor     : 1.00
[12/07 09:33:32     17s] [NR-eGR] numTracksPerClockWire  : 0
[12/07 09:33:32     17s] (I)       routeSelectedNetsOnly  : false
[12/07 09:33:32     17s] (I)       clkNetUseMaxDemand     : false
[12/07 09:33:32     17s] (I)       extraDemandForClocks   : 0
[12/07 09:33:32     17s] (I)       steinerRemoveLayers    : false
[12/07 09:33:32     17s] (I)       demoteLayerScenicScale : 1.00
[12/07 09:33:32     17s] (I)       nonpreferLayerCostScale : 100.00
[12/07 09:33:32     17s] (I)       similarTopologyRoutingFast : false
[12/07 09:33:32     17s] (I)       spanningTreeRefinement : false
[12/07 09:33:32     17s] (I)       spanningTreeRefinementAlpha : 0.50
[12/07 09:33:32     17s] (I)       starting read tracks
[12/07 09:33:32     17s] (I)       build grid graph
[12/07 09:33:32     17s] (I)       build grid graph start
[12/07 09:33:32     17s] [NR-eGR] Layer1 has no routable track
[12/07 09:33:32     17s] [NR-eGR] Layer2 has single uniform track structure
[12/07 09:33:32     17s] [NR-eGR] Layer3 has single uniform track structure
[12/07 09:33:32     17s] (I)       build grid graph end
[12/07 09:33:32     17s] (I)       numViaLayers=3
[12/07 09:33:32     17s] (I)       Reading via M2_M1 for layer: 0 
[12/07 09:33:32     17s] (I)       Reading via M3_M2 for layer: 1 
[12/07 09:33:32     17s] (I)       end build via table
[12/07 09:33:32     17s] [NR-eGR] numRoutingBlks=0 numInstBlks=105 numPGBlocks=173 numBumpBlks=0 numBoundaryFakeBlks=0
[12/07 09:33:32     17s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/07 09:33:32     17s] (I)       readDataFromPlaceDB
[12/07 09:33:32     17s] (I)       Read net information..
[12/07 09:33:32     17s] [NR-eGR] Read numTotalNets=62  numIgnoredNets=0
[12/07 09:33:32     17s] (I)       Read testcase time = 0.000 seconds
[12/07 09:33:32     17s] 
[12/07 09:33:32     17s] (I)       read default dcut vias
[12/07 09:33:32     17s] (I)       Reading via M2_M1 for layer: 0 
[12/07 09:33:32     17s] (I)       Reading via M3_M2 for layer: 1 
[12/07 09:33:32     17s] (I)       build grid graph start
[12/07 09:33:32     17s] (I)       build grid graph end
[12/07 09:33:32     17s] (I)       Model blockage into capacity
[12/07 09:33:32     17s] (I)       Read numBlocks=1477  numPreroutedWires=0  numCapScreens=0
[12/07 09:33:32     18s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/07 09:33:32     18s] (I)       blocked area on Layer2 : 2918983725000  (129.73%)
[12/07 09:33:32     18s] (I)       blocked area on Layer3 : 1576097100000  (70.05%)
[12/07 09:33:32     18s] (I)       Modeling time = 0.010 seconds
[12/07 09:33:32     18s] 
[12/07 09:33:32     18s] (I)       Number of ignored nets = 0
[12/07 09:33:32     18s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/07 09:33:32     18s] (I)       Number of clock nets = 2.  Ignored: No
[12/07 09:33:32     18s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/07 09:33:32     18s] (I)       Number of special nets = 0.  Ignored: Yes
[12/07 09:33:32     18s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/07 09:33:32     18s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/07 09:33:32     18s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/07 09:33:32     18s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/07 09:33:32     18s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 09:33:32     18s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 09:33:32     18s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1237.0 MB
[12/07 09:33:32     18s] (I)       Ndr track 0 does not exist
[12/07 09:33:32     18s] (I)       Layer1  viaCost=200.00
[12/07 09:33:32     18s] (I)       Layer2  viaCost=100.00
[12/07 09:33:32     18s] (I)       ---------------------Grid Graph Info--------------------
[12/07 09:33:32     18s] (I)       routing area        :  (0, 0) - (1500000, 1500000)
[12/07 09:33:32     18s] (I)       core area           :  (340800, 342000) - (1159200, 1152000)
[12/07 09:33:32     18s] (I)       Site Width          :  2400  (dbu)
[12/07 09:33:32     18s] (I)       Row Height          : 30000  (dbu)
[12/07 09:33:32     18s] (I)       GCell Width         : 30000  (dbu)
[12/07 09:33:32     18s] (I)       GCell Height        : 30000  (dbu)
[12/07 09:33:32     18s] (I)       grid                :    50    50     3
[12/07 09:33:32     18s] (I)       vertical capacity   :     0 30000     0
[12/07 09:33:32     18s] (I)       horizontal capacity :     0     0 30000
[12/07 09:33:32     18s] (I)       Default wire width  :   900   900  1500
[12/07 09:33:32     18s] (I)       Default wire space  :   900   900   900
[12/07 09:33:32     18s] (I)       Default pitch size  :  1800  2400  3000
[12/07 09:33:32     18s] (I)       First Track Coord   :     0  1200  1500
[12/07 09:33:32     18s] (I)       Num tracks per GCell: 16.67 12.50 10.00
[12/07 09:33:32     18s] (I)       Total num of tracks :     0   625   500
[12/07 09:33:32     18s] (I)       Num of masks        :     1     1     1
[12/07 09:33:32     18s] (I)       Num of trim masks   :     0     0     0
[12/07 09:33:32     18s] (I)       --------------------------------------------------------
[12/07 09:33:32     18s] 
[12/07 09:33:32     18s] [NR-eGR] ============ Routing rule table ============
[12/07 09:33:32     18s] [NR-eGR] Rule id 0. Nets 42 
[12/07 09:33:32     18s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/07 09:33:32     18s] [NR-eGR] Pitch:  L1=1800  L2=2400  L3=3000
[12/07 09:33:32     18s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[12/07 09:33:32     18s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[12/07 09:33:32     18s] [NR-eGR] ========================================
[12/07 09:33:32     18s] [NR-eGR] 
[12/07 09:33:32     18s] (I)       After initializing earlyGlobalRoute syMemory usage = 1237.0 MB
[12/07 09:33:32     18s] (I)       Loading and dumping file time : 0.01 seconds
[12/07 09:33:32     18s] (I)       ============= Initialization =============
[12/07 09:33:32     18s] (I)       totalPins=107  totalGlobalPin=107 (100.00%)
[12/07 09:33:32     18s] (I)       total 2D Cap : 28882 = (13664 H, 15218 V)
[12/07 09:33:32     18s] [NR-eGR] Layer group 1: route 42 net(s) in layer range [2, 3]
[12/07 09:33:32     18s] (I)       ============  Phase 1a Route ============
[12/07 09:33:32     18s] (I)       Phase 1a runs 0.00 seconds
[12/07 09:33:32     18s] (I)       Usage: 529 = (268 H, 261 V) = (1.96% H, 1.72% V) = (8.040e+03um H, 7.830e+03um V)
[12/07 09:33:32     18s] (I)       
[12/07 09:33:32     18s] (I)       ============  Phase 1b Route ============
[12/07 09:33:32     18s] (I)       Usage: 529 = (268 H, 261 V) = (1.96% H, 1.72% V) = (8.040e+03um H, 7.830e+03um V)
[12/07 09:33:32     18s] (I)       
[12/07 09:33:32     18s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.587000e+04um
[12/07 09:33:32     18s] (I)       ============  Phase 1c Route ============
[12/07 09:33:32     18s] (I)       Usage: 529 = (268 H, 261 V) = (1.96% H, 1.72% V) = (8.040e+03um H, 7.830e+03um V)
[12/07 09:33:32     18s] (I)       
[12/07 09:33:32     18s] (I)       ============  Phase 1d Route ============
[12/07 09:33:32     18s] (I)       Usage: 529 = (268 H, 261 V) = (1.96% H, 1.72% V) = (8.040e+03um H, 7.830e+03um V)
[12/07 09:33:32     18s] (I)       
[12/07 09:33:32     18s] (I)       ============  Phase 1e Route ============
[12/07 09:33:32     18s] (I)       Phase 1e runs 0.00 seconds
[12/07 09:33:32     18s] (I)       Usage: 529 = (268 H, 261 V) = (1.96% H, 1.72% V) = (8.040e+03um H, 7.830e+03um V)
[12/07 09:33:32     18s] (I)       
[12/07 09:33:32     18s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.587000e+04um
[12/07 09:33:32     18s] [NR-eGR] 
[12/07 09:33:32     18s] (I)       ============  Phase 1l Route ============
[12/07 09:33:32     18s] (I)       Phase 1l runs 0.00 seconds
[12/07 09:33:32     18s] (I)       
[12/07 09:33:32     18s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/07 09:33:32     18s] [NR-eGR]                OverCon            
[12/07 09:33:32     18s] [NR-eGR]                 #Gcell     %Gcell
[12/07 09:33:32     18s] [NR-eGR] Layer              (0)    OverCon 
[12/07 09:33:32     18s] [NR-eGR] ------------------------------------
[12/07 09:33:32     18s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/07 09:33:32     18s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/07 09:33:32     18s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/07 09:33:32     18s] [NR-eGR] ------------------------------------
[12/07 09:33:32     18s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/07 09:33:32     18s] [NR-eGR] 
[12/07 09:33:32     18s] (I)       Total Global Routing Runtime: 0.00 seconds
[12/07 09:33:32     18s] (I)       total 2D Cap : 29049 = (13744 H, 15305 V)
[12/07 09:33:32     18s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/07 09:33:32     18s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/07 09:33:32     18s] [NR-eGR] End Peak syMemory usage = 1237.0 MB
[12/07 09:33:32     18s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[12/07 09:33:32     18s] [hotspot] +------------+---------------+---------------+
[12/07 09:33:32     18s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 09:33:32     18s] [hotspot] +------------+---------------+---------------+
[12/07 09:33:32     18s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 09:33:32     18s] [hotspot] +------------+---------------+---------------+
[12/07 09:33:32     18s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 09:33:32     18s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 09:33:32     18s] #################################################################################
[12/07 09:33:32     18s] # Design Stage: PreRoute
[12/07 09:33:32     18s] # Design Name: bpm_pad
[12/07 09:33:32     18s] # Design Mode: 250nm
[12/07 09:33:32     18s] # Analysis Mode: MMMC OCV 
[12/07 09:33:32     18s] # Parasitics Mode: No SPEF/RCDB
[12/07 09:33:32     18s] # Signoff Settings: SI Off 
[12/07 09:33:32     18s] #################################################################################
[12/07 09:33:32     18s] AAE_INFO: 1 threads acquired from CTE.
[12/07 09:33:32     18s] Calculate early delays in OCV mode...
[12/07 09:33:32     18s] Calculate late delays in OCV mode...
[12/07 09:33:32     18s] Topological Sorting (REAL = 0:00:00.0, MEM = 1251.0M, InitMEM = 1251.0M)
[12/07 09:33:32     18s] Start delay calculation (fullDC) (1 T). (MEM=1250.98)
[12/07 09:33:32     18s] End AAE Lib Interpolated Model. (MEM=1275.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 09:33:32     18s] Total number of fetched objects 79
[12/07 09:33:32     18s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 09:33:32     18s] End delay calculation. (MEM=1243.91 CPU=0:00:00.0 REAL=0:00:00.0)
[12/07 09:33:32     18s] End delay calculation (fullDC). (MEM=1243.91 CPU=0:00:00.1 REAL=0:00:00.0)
[12/07 09:33:32     18s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1243.9M) ***
[12/07 09:33:32     18s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:18.1 mem=1243.9M)
[12/07 09:33:32     18s] Effort level <high> specified for reg2reg path_group
[12/07 09:33:32     18s] Reported timing to dir RPT
[12/07 09:33:32     18s] **optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 712.5M, totSessionCpu=0:00:18 **
[12/07 09:33:32     18s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 16.567  | 16.567  | 16.745  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    5    |    4    |    5    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.324%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 712.0M, totSessionCpu=0:00:18 **
[12/07 09:33:32     18s] *** Finished optDesign ***
[12/07 09:33:32     18s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 09:33:32     18s] UM:                                       0.000 ns         16.567 ns  final
[12/07 09:33:32     18s] UM: Capturing floorplan image ...
[12/07 09:33:32     18s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 09:33:32     18s] UM:                                                                   opt_design_prects
[12/07 09:33:32     18s] 
[12/07 09:33:32     18s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:05.3 real=0:00:05.4)
[12/07 09:33:32     18s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[12/07 09:33:32     18s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[12/07 09:33:32     18s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.2 real=0:00:00.2)
[12/07 09:33:32     18s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[12/07 09:33:32     18s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[12/07 09:33:32     18s] Info: pop threads available for lower-level modules during optimization.
[12/07 09:33:32     18s] Deleting Lib Analyzer.
[12/07 09:33:32     18s] *** Free Virtual Timing Model ...(mem=1112.4M)
[12/07 09:33:32     18s] **place_opt_design ... cpu = 0:00:05, real = 0:00:06, mem = 1078.7M **
[12/07 09:33:32     18s] *** Finished GigaPlace ***
[12/07 09:33:32     18s] 
[12/07 09:33:32     18s] *** Summary of all messages that are not suppressed in this session:
[12/07 09:33:32     18s] Severity  ID               Count  Summary                                  
[12/07 09:33:32     18s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[12/07 09:33:32     18s] WARNING   IMPEXT-2882          2  Unable to find the resistance for via '%...
[12/07 09:33:32     18s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/07 09:33:32     18s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/07 09:33:32     18s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/07 09:33:32     18s] WARNING   IMPOPT-665          16  %s : Net has unplaced terms or is connec...
[12/07 09:33:32     18s] WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
[12/07 09:33:32     18s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[12/07 09:33:32     18s] WARNING   IMPTCM-77           10  Option "%s" for command %s is obsolete a...
[12/07 09:33:32     18s] *** Message Summary: 39 warning(s), 0 error(s)
[12/07 09:33:32     18s] 
[12/07 09:33:32     18s] <CMD> um::pop_snapshot_stack
[12/07 09:33:32     18s] <CMD> um::set_metric -name design.power_domains -value {}
[12/07 09:33:32     18s] <CMD> um::set_metric -name design.instances.icg -value 0
[12/07 09:33:32     18s] <CMD> um::set_metric -name design.area.icg -value {0 um^2}
[12/07 09:33:32     18s] <CMD> um::get_metric -pending design.instances.register
[12/07 09:33:32     18s] <CMD> um::set_metric -name design.instances.register -value 4
[12/07 09:33:32     18s] <CMD> um::get_metric -pending design.area.register
[12/07 09:33:32     18s] <CMD> um::set_metric -name design.area.register -value 3456
[12/07 09:33:32     18s] <CMD> um::set_metric -name design.instances.power_switch -value 0
[12/07 09:33:32     18s] <CMD> um::set_metric -name design.area.power_switch -value {0 um^2}
[12/07 09:33:32     18s] <CMD> um::set_metric -name design.instances.iso_ls -value 0
[12/07 09:33:32     18s] <CMD> um::set_metric -name design.area.iso_ls -value {0 um^2}
[12/07 09:33:32     18s] UM: Capturing floorplan image ...
[12/07 09:33:32     18s] <CMD> um::set_metric -name design.floorplan.image -value {boundary { data { G0.0,0.0,0.0,1500.0,1500.0,1500.0,1500.0,0.0,} fill_color {#FFFFFF} stroke_color {#002794} } macros { fixed { data { B700.05,700.05,862.65,1157.25,} fill_color {#E4F0D7} stroke_color {#000000} } } ports { data { C522.6,1460.4,2, C612.6,1460.4,2, C702.6,1460.4,2, C792.6,1460.4,2, C882.6,1460.4,2, C972.6,1460.4,2, C1062.6,1460.4,2, C1152.6,1460.4,2, C39.6,342.6,2, C39.6,432.6,2, C39.6,522.6,2, C39.6,612.6,2, C39.6,702.6,2, C39.6,792.6,2, C39.6,882.6,2, C39.6,972.6,2, C432.6,1460.4,2, C342.6,1460.4,2, C0.0,0.0,2, C0.0,0.0,2, C0.0,0.0,2, C0.0,0.0,2, C0.0,0.0,2, C0.0,0.0,2, C0.0,0.0,2, C0.0,0.0,2, C0.0,0.0,2, C0.0,0.0,2, C0.0,0.0,2, C0.0,0.0,2, C0.0,0.0,2, C0.0,0.0,2, C0.0,0.0,2, C0.0,0.0,2, C850.2,35.7,2, C1048.2,35.7,2, } fill_color {#CA354D} stroke_color {#CA354D} } pads { data { B300.0,1200.0,390.0,1500.0,B390.0,1200.0,480.0,1500.0,B480.0,1200.0,570.0,1500.0,B570.0,1200.0,660.0,1500.0,B660.0,1200.0,750.0,1500.0,B750.0,1200.0,840.0,1500.0,B840.0,1200.0,930.0,1500.0,B930.0,1200.0,1020.0,1500.0,B1020.0,1200.0,1110.0,1500.0,B1110.0,1200.0,1200.0,1500.0,B0.0,300.0,300.0,390.0,B0.0,390.0,300.0,480.0,B0.0,480.0,300.0,570.0,B0.0,570.0,300.0,660.0,B0.0,660.0,300.0,750.0,B0.0,750.0,300.0,840.0,B0.0,840.0,300.0,930.0,B0.0,930.0,300.0,1020.0,B804.0,0.0,894.0,300.0,B1002.0,0.0,1092.0,300.0,} fill_color {#FFFF0066} stroke_color {#FFFF00} } }
[12/07 09:33:32     18s] <CMD> report_message -errors
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 26730e00 alerts
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 26730e00 flow.memory.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 26730e00 flow.memory.resident.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 26730e00 flow.memory.resident.peak.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 26730e00 flow.tool.name.short
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 26730e00 flow.tool.version
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 26730e00 metric.version.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303dd flow.memory.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303dd flow.memory.resident.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303dd flow.memory.resident.peak.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303dd flow.tool.name.short
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303dd flow.tool.version
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303dd metric.version.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303dd name
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303de flow.memory.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303dd flow.memory
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303de flow.memory.resident.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303dd flow.memory.resident
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303de flow.memory.resident.peak.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303dd flow.memory.resident.peak
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303de flow.tool.name.short
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303de flow.tool.version
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303de metric.version.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c2 flow.memory.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c2 flow.memory.resident.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c2 flow.memory.resident.peak.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c2 flow.tool.name.short
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c2 flow.tool.version
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c2 metric.version.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303df alerts
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c2 name
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303df flow.memory.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303de flow.memory
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c2 flow.memory
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303df flow.memory.resident.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303de flow.memory.resident
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c2 flow.memory.resident
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303df flow.memory.resident.peak.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303de flow.memory.resident.peak
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c2 flow.memory.resident.peak
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303df flow.tool.name.short
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303df flow.tool.version
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303df metric.version.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c6 flow.memory.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c6 flow.memory.resident.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c6 flow.memory.resident.peak.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c6 flow.tool.name.short
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c6 flow.tool.version
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c6 metric.version.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c0 alerts
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c6 name
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c0 flow.memory.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c6 flow.memory
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c0 flow.memory.resident.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c6 flow.memory.resident
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c0 flow.memory.resident.peak.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c6 flow.memory.resident.peak
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c0 flow.tool.name.short
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c0 flow.tool.version
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c0 metric.version.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303d9 alerts
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c0 name
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303d9 flow.memory.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303df flow.memory
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c0 flow.memory
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303d9 flow.memory.resident.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303df flow.memory.resident
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c0 flow.memory.resident
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303d9 flow.memory.resident.peak.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303df flow.memory.resident.peak
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303c0 flow.memory.resident.peak
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303d9 flow.tool.name.short
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303d9 flow.tool.version
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303d9 metric.version.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303d9 name
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303d4 flow.memory.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 26730e00 flow.memory
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303d9 flow.memory
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303d4 flow.memory.resident.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 26730e00 flow.memory.resident
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303d9 flow.memory.resident
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303d4 flow.memory.resident.peak.instant
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 26730e00 flow.memory.resident.peak
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303d9 flow.memory.resident.peak
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303d4 flow.tool.name.short
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303d4 flow.tool.version
[12/07 09:33:32     18s] <CMD> get_metric -id current -uuid 267303d4 metric.version.instant
[12/07 09:33:32     18s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 09:33:32     18s] UM:          6.35              7          0.000 ns         16.567 ns  place
[12/07 09:33:32     18s] <CMD> um::enable_metric
[12/07 09:33:32     18s] <FF> MAILING RESULTS TO false
[12/07 09:33:33     18s] <CMD> saveDesign DBS/place.enc -compress
[12/07 09:33:33     18s] #% Begin save design ... (date=12/07 09:33:33, mem=677.6M)
[12/07 09:33:33     18s] % Begin Save netlist data ... (date=12/07 09:33:33, mem=678.6M)
[12/07 09:33:33     18s] Writing Binary DB to DBS/place.enc.dat/bpm_pad.v.bin in single-threaded mode...
[12/07 09:33:33     18s] % End Save netlist data ... (date=12/07 09:33:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=680.8M, current mem=680.8M)
[12/07 09:33:33     18s] % Begin Save AAE data ... (date=12/07 09:33:33, mem=680.8M)
[12/07 09:33:33     18s] Saving AAE Data ...
[12/07 09:33:33     18s] % End Save AAE data ... (date=12/07 09:33:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=680.8M, current mem=680.8M)
[12/07 09:33:33     18s] % Begin Save clock tree data ... (date=12/07 09:33:33, mem=681.4M)
[12/07 09:33:33     18s] % End Save clock tree data ... (date=12/07 09:33:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=681.4M, current mem=681.4M)
[12/07 09:33:33     18s] Saving preference file DBS/place.enc.dat/gui.pref.tcl ...
[12/07 09:33:33     18s] Saving mode setting ...
[12/07 09:33:33     18s] Saving global file ...
[12/07 09:33:33     18s] % Begin Save floorplan data ... (date=12/07 09:33:33, mem=683.0M)
[12/07 09:33:33     18s] Saving floorplan file ...
[12/07 09:33:33     18s] % End Save floorplan data ... (date=12/07 09:33:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=683.3M, current mem=683.3M)
[12/07 09:33:33     18s] Saving Drc markers ...
[12/07 09:33:33     18s] ... 10 markers are saved ...
[12/07 09:33:33     18s] ... 0 geometry drc markers are saved ...
[12/07 09:33:33     18s] ... 0 antenna drc markers are saved ...
[12/07 09:33:33     18s] % Begin Save placement data ... (date=12/07 09:33:33, mem=683.3M)
[12/07 09:33:33     18s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/07 09:33:33     18s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1087.7M) ***
[12/07 09:33:33     18s] % End Save placement data ... (date=12/07 09:33:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=683.3M, current mem=683.3M)
[12/07 09:33:33     18s] % Begin Save routing data ... (date=12/07 09:33:33, mem=683.3M)
[12/07 09:33:33     18s] Saving route file ...
[12/07 09:33:33     18s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1087.7M) ***
[12/07 09:33:33     18s] % End Save routing data ... (date=12/07 09:33:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=684.3M, current mem=684.3M)
[12/07 09:33:33     18s] Saving property file DBS/place.enc.dat/bpm_pad.prop
[12/07 09:33:33     18s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1087.7M) ***
[12/07 09:33:33     18s] % Begin Save power constraints data ... (date=12/07 09:33:33, mem=686.6M)
[12/07 09:33:33     18s] % End Save power constraints data ... (date=12/07 09:33:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=686.6M, current mem=686.6M)
[12/07 09:33:33     18s] Generated self-contained design place.enc.dat
[12/07 09:33:33     18s] #% End save design ... (date=12/07 09:33:33, total cpu=0:00:00.4, real=0:00:00.0, peak res=686.6M, current mem=683.6M)
[12/07 09:33:33     18s] *** Message Summary: 0 warning(s), 0 error(s)
[12/07 09:33:33     18s] 
[12/07 09:33:33     18s] <CMD> saveNetlist DBS/LEC/place.v.gz
[12/07 09:33:33     18s] Writing Netlist "DBS/LEC/place.v.gz" ...
[12/07 09:33:33     18s] <FF> ==============================================
[12/07 09:33:33     18s] <FF>          COMPLETED STEP : place
[12/07 09:33:33     18s] <FF>         ELAPSED RUNTIME : 0 days, 00:00:07
[12/07 09:33:33     18s] <FF> ==============================================
[12/07 09:33:33     18s] 
[12/07 09:33:33     18s] *** Memory Usage v#1 (Current mem = 1106.852M, initial mem = 184.402M) ***
[12/07 09:33:33     18s] 
[12/07 09:33:33     18s] *** Summary of all messages that are not suppressed in this session:
[12/07 09:33:33     18s] Severity  ID               Count  Summary                                  
[12/07 09:33:33     18s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[12/07 09:33:33     18s] WARNING   IMPFP-710            1  File version %s is too old.              
[12/07 09:33:33     18s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/07 09:33:33     18s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[12/07 09:33:33     18s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[12/07 09:33:33     18s] WARNING   IMPEXT-2766          3  The sheet resistance for layer %s is not...
[12/07 09:33:33     18s] WARNING   IMPEXT-2773          3  The via resistance between layers %s and...
[12/07 09:33:33     18s] WARNING   IMPEXT-2882          2  Unable to find the resistance for via '%...
[12/07 09:33:33     18s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/07 09:33:33     18s] WARNING   IMPCK-61             1  TopPreferredLayer %s is smaller than Bot...
[12/07 09:33:33     18s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[12/07 09:33:33     18s] WARNING   IMPVL-159           68  Pin '%s' of cell '%s' is defined in LEF ...
[12/07 09:33:33     18s] WARNING   IMPPP-556            2  A SAMENET rule between different layers ...
[12/07 09:33:33     18s] WARNING   IMPPP-557            3  A single-layer VIARULE GENERATE for turn...
[12/07 09:33:33     18s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/07 09:33:33     18s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/07 09:33:33     18s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/07 09:33:33     18s] WARNING   IMPOPT-665          16  %s : Net has unplaced terms or is connec...
[12/07 09:33:33     18s] WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
[12/07 09:33:33     18s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[12/07 09:33:33     18s] WARNING   IMPTCM-77           10  Option "%s" for command %s is obsolete a...
[12/07 09:33:33     18s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[12/07 09:33:33     18s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/07 09:33:33     18s] *** Message Summary: 150 warning(s), 0 error(s)
[12/07 09:33:33     18s] 
[12/07 09:33:33     18s] --- Ending "Innovus" (totcpu=0:00:18.8, real=0:00:20.0, mem=1106.9M) ---
