
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001076                       # Number of seconds simulated
sim_ticks                                  1076457144                       # Number of ticks simulated
final_tick                               400278598572                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152287                       # Simulator instruction rate (inst/s)
host_op_rate                                   197395                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  27711                       # Simulator tick rate (ticks/s)
host_mem_usage                               67343360                       # Number of bytes of host memory used
host_seconds                                 38846.34                       # Real time elapsed on the host
sim_insts                                  5915804341                       # Number of instructions simulated
sim_ops                                    7668086353                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        18560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        19200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        64640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        12672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        12032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        13440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        65664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        18048                       # Number of bytes read from this memory
system.physmem.bytes_read::total               243456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           19200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       126848                       # Number of bytes written to this memory
system.physmem.bytes_written::total            126848                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          145                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          150                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          505                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           99                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           94                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          105                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          513                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          141                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1902                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             991                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  991                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2734898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17241745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3091623                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17836288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1545812                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     60048837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1307994                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11771950                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1307994                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     11177407                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3329440                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     12485402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1545812                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     61000106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2972715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16766111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               226164136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2734898                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3091623                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1545812                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1307994                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1307994                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3329440                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1545812                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2972715                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17836288                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         117838412                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              117838412                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         117838412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2734898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17241745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3091623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17836288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1545812                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     60048837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1307994                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11771950                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1307994                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     11177407                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3329440                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     12485402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1545812                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     61000106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2972715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16766111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              344002548                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2581433                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210049                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       171924                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22330                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86834                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79955                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21298                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1003                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2008685                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1199319                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210049                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       101253                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262228                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          64271                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         61648                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125300                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        22048                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2374122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.618627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.974548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2111894     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27850      1.17%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32217      1.36%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17692      0.75%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           20271      0.85%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11753      0.50%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7695      0.32%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20682      0.87%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          124068      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2374122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081369                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464594                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991711                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        79284                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259878                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2083                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         41162                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34177                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          400                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1463465                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         41162                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1995276                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          16527                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        53601                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           258408                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9144                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1461186                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1989                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4518                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2031946                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6801652                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6801652                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          328840                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          390                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          222                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            26649                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       140532                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75457                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1889                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15759                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457197                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          391                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1367742                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1978                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       200645                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       469899                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2374122                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576104                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.267161                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1798634     75.76%     75.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       230933      9.73%     85.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124589      5.25%     90.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86036      3.62%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        75189      3.17%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38804      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9306      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6137      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4494      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2374122                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            348     11.52%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1327     43.93%     55.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1346     44.55%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1144922     83.71%     83.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21313      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126670      9.26%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74671      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1367742                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.529838                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3021                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002209                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5114604                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1658277                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1342959                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1370763                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3466                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        27651                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2391                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         41162                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          11514                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1241                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1457596                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       140532                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75457                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          223                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           885                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13086                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25284                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1345994                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118662                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        21747                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              193287                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187703                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74625                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.521413                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1343049                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1342959                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798931                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2092449                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520238                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381816                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       230714                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22280                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2332960                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.525894                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344437                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1831629     78.51%     78.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232699      9.97%     88.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97423      4.18%     92.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58531      2.51%     95.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        40101      1.72%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26312      1.13%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13757      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10819      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21689      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2332960                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21689                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3768861                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2956387                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 207311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.581428                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.581428                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.387383                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.387383                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6069779                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1866005                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1364346                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2581433                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          195529                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       175765                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        17050                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       132847                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          128998                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           10587                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          511                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2072153                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1113197                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             195529                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       139585                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               247396                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          56667                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         29242                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           126669                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        16518                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2388308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.519300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.758829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2140912     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           38400      1.61%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18484      0.77%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           38120      1.60%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           10725      0.45%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           35652      1.49%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5183      0.22%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            8394      0.35%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           92438      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2388308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075744                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.431232                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2031625                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        70543                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           246736                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          264                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         39137                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        17260                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          380                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1235570                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1670                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         39137                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2036428                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          44533                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        13050                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           242754                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12403                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1232983                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           962                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        10667                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1607664                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5572485                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5572485                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1266653                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          340991                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          163                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            24494                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       231122                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        33257                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          291                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         7418                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1224391                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1134146                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1149                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       245534                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       518731                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2388308                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.474874                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.084678                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1890932     79.17%     79.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       153089      6.41%     85.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       170163      7.12%     92.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        98543      4.13%     96.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        48365      2.03%     98.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        12576      0.53%     99.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        14013      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          332      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          295      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2388308                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           1925     58.09%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           773     23.33%     81.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          616     18.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       883888     77.93%     77.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         8181      0.72%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       209194     18.45%     97.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        32809      2.89%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1134146                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.439347                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3314                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002922                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4661063                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1470108                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1102703                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1137460                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          890                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        50719                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1270                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         39137                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25242                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1555                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1224560                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       231122                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        33257                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           402                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10694                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         7309                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        18003                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1118808                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       205988                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        15338                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              238774                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          170462                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             32786                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.433406                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1103066                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1102703                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           669544                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1424946                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.427167                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.469873                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       874865                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps       976701                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       247887                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        16757                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2349171                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.415764                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.287530                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1989760     84.70%     84.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       138324      5.89%     90.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        91675      3.90%     94.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        28060      1.19%     95.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        49312      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         8766      0.37%     98.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         5739      0.24%     98.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         4945      0.21%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        32590      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2349171                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       874865                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        976701                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                212385                       # Number of memory references committed
system.switch_cpus1.commit.loads               180398                       # Number of loads committed
system.switch_cpus1.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            150738                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           850791                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        32590                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3541156                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2488356                       # The number of ROB writes
system.switch_cpus1.timesIdled                  47706                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 193125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             874865                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               976701                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       874865                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.950664                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.950664                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.338907                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.338907                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5211613                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1429744                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1323135                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           154                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2581433                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          201760                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       164492                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21564                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        82030                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           76931                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           20191                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          944                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1961978                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1194106                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             201760                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        97122                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               245230                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          67291                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         59903                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           122662                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21636                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2312063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.628316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.995443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2066833     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           12880      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20752      0.90%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           31138      1.35%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           12862      0.56%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           14823      0.64%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           15813      0.68%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           11228      0.49%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          125734      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2312063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078158                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462575                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1937194                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        85379                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           243456                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1406                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         44627                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        32766                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          327                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1448865                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1070                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         44627                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1942167                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          40406                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        29666                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           240001                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        15187                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1445853                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          706                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2683                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         7903                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          989                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1978709                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6741016                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6741016                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1630919                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          347787                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          166                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            44496                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       146883                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        80733                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3983                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        15568                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1440970                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1344953                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2225                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       221594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       511896                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2312063                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581711                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.265919                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1738906     75.21%     75.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       232613     10.06%     85.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       128245      5.55%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        84601      3.66%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        77076      3.33%     97.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        23563      1.02%     98.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17331      0.75%     99.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5882      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3846      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2312063                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            380     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1458     43.02%     54.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1551     45.77%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1107501     82.34%     82.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        24798      1.84%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          149      0.01%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       133290      9.91%     94.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        79215      5.89%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1344953                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.521010                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3389                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002520                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5007583                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1662937                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1319909                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1348342                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         6297                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        31331                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         5075                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1071                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         44627                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          29073                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1657                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1441286                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       146883                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        80733                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          166                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           856                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11775                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13311                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        25086                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1325149                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       126261                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19804                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              205324                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          179636                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             79063                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.513339                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1320051                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1319909                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           781539                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1982629                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.511309                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.394193                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       977522                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1191913                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       250576                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21972                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2267436                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.525666                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.376660                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1784534     78.70%     78.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       230060     10.15%     88.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        95435      4.21%     93.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        48683      2.15%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        36510      1.61%     96.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        20730      0.91%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        12930      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10768      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        27786      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2267436                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       977522                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1191913                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                191210                       # Number of memory references committed
system.switch_cpus2.commit.loads               115552                       # Number of loads committed
system.switch_cpus2.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            165423                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1077685                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        23240                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        27786                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3682139                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2929616                       # The number of ROB writes
system.switch_cpus2.timesIdled                  35093                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 269370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             977522                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1191913                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       977522                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.640793                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.640793                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.378674                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.378674                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6015024                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1804271                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1371631                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           300                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2581433                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          234127                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       195152                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        22978                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        89451                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           83793                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           24743                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1057                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2028277                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1283249                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             234127                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       108536                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               266653                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          64963                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         63084                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           127633                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21903                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2399819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.657735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.036325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2133166     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           16213      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20081      0.84%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           32667      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           13409      0.56%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           17827      0.74%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           20325      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            9701      0.40%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          136430      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2399819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090697                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.497107                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2016390                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        76340                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           265301                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          163                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         41622                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        35316                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1568114                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         41622                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2018876                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles           6224                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        64015                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           262945                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6130                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1557701                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents           822                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4205                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2176168                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7238704                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7238704                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1785333                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          390835                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          362                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            22112                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       147066                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        75131                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          803                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        17153                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1518695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          363                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1445616                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1730                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       206102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       433137                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2399819                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.602385                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.325219                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1788877     74.54%     74.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       277493     11.56%     86.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       114166      4.76%     90.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        64161      2.67%     93.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        86154      3.59%     97.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        27356      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        26506      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        13972      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1134      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2399819                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           9971     78.85%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1376     10.88%     89.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1298     10.26%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1218529     84.29%     84.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        19565      1.35%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          177      0.01%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       132527      9.17%     94.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        74818      5.18%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1445616                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.560005                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              12645                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5305426                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1725168                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1405320                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1458261                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          943                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        31067                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1375                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         41622                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           4735                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          639                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1519060                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       147066                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        75131                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           560                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        13422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        26333                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1418460                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       129873                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        27156                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              204671                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          199899                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             74798                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.549485                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1405335                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1405320                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           841890                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2262373                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.544395                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372127                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1038419                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1279664                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       239404                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        23004                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2358197                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.542645                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.361709                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1815716     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       275425     11.68%     88.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        99970      4.24%     92.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        49514      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        45072      1.91%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        19155      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        19021      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         9024      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        25300      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2358197                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1038419                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1279664                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                189755                       # Number of memory references committed
system.switch_cpus3.commit.loads               115999                       # Number of loads committed
system.switch_cpus3.commit.membars                178                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            185427                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1152192                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        26438                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        25300                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3851965                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3079759                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 181614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1038419                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1279664                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1038419                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.485926                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.485926                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.402265                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.402265                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6379545                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1966253                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1447688                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           356                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2581433                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          234183                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       195183                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        22982                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        89478                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           83818                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           24756                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1058                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2029013                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1283494                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             234183                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       108574                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               266716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          64973                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         62873                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           127676                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21907                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2400413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.657708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.036266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2133697     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           16219      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20087      0.84%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           32675      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           13411      0.56%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           17836      0.74%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           20334      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9707      0.40%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          136447      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2400413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090718                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.497202                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2017127                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        76128                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           265364                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          163                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         41628                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        35332                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1568441                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         41628                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2019613                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles           6203                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        63824                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           263008                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         6130                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1558028                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents           822                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4205                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2176579                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7240210                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7240210                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1785692                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          390870                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          362                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            22111                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       147108                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        75152                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          803                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        17156                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1519022                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          363                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1445932                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1733                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       206129                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       433207                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2400413                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.602368                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.325165                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1789313     74.54%     74.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       277568     11.56%     86.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       114202      4.76%     90.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        64192      2.67%     93.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        86161      3.59%     97.13% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        27362      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        26509      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        13972      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1134      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2400413                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           9971     78.85%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1377     10.89%     89.74% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1298     10.26%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1218785     84.29%     84.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        19565      1.35%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          177      0.01%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       132566      9.17%     94.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        74839      5.18%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1445932                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.560128                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              12646                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008746                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5306655                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1725522                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1405625                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1458578                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          943                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        31079                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1375                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         41628                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           4714                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          638                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1519387                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       147108                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        75152                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12915                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        26337                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1418771                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       129909                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        27160                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              204728                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          199952                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             74819                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.549606                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1405640                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1405625                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           842046                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2262769                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.544513                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372131                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1038636                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1279950                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       239435                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        23008                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2358785                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.542631                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.361656                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1816158     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       275511     11.68%     88.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        99989      4.24%     92.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        49537      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        45081      1.91%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        19159      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        19021      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9027      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        25302      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2358785                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1038636                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1279950                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                189806                       # Number of memory references committed
system.switch_cpus4.commit.loads               116029                       # Number of loads committed
system.switch_cpus4.commit.membars                178                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            185475                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1152463                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        26453                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        25302                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3852868                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3080409                       # The number of ROB writes
system.switch_cpus4.timesIdled                  32715                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 181020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1038636                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1279950                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1038636                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.485407                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.485407                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.402349                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.402349                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6380927                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1966627                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1447984                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           356                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2581433                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          213571                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       174793                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        22661                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        86655                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           81716                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           21563                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1046                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2050818                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1195042                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             213571                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       103279                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               248034                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          62752                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         41583                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           127022                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        22504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2380243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.964190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2132209     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           11420      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           17948      0.75%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           24097      1.01%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           25582      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           21650      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           11387      0.48%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           18203      0.76%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          117747      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2380243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082734                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462937                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2030158                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        62683                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           247432                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          363                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         39600                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        34922                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1464582                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         39600                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2036076                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          12423                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        37284                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           241890                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        12961                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1463338                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1612                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         5769                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2042633                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6803278                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6803278                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1737943                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          304682                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          353                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          182                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            40701                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       137728                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        73443                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          834                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        17867                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1460555                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          353                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1377193                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          289                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       179747                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       434584                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2380243                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.578593                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.270835                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1798056     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       238924     10.04%     85.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       121472      5.10%     90.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        91715      3.85%     94.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        71910      3.02%     97.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        28729      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        18495      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         9611      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1331      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2380243                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            285     11.64%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           908     37.09%     48.73% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1255     51.27%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1158802     84.14%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        20433      1.48%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          171      0.01%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       124739      9.06%     94.70% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        73048      5.30%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1377193                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.533499                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2448                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001778                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5137366                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1640671                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1354455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1379641                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2798                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        24693                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1509                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         39600                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           9662                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1158                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1460912                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       137728                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        73443                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          181                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           989                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12329                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13435                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        25764                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1356601                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       117353                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        20592                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              190381                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          192315                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             73028                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525522                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1354539                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1354455                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           778307                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2097596                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524691                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371047                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1013307                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1247011                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       213906                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        22722                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2340643                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.532764                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.379349                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1828410     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       254181     10.86%     88.98% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        95946      4.10%     93.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        45400      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        38537      1.65%     96.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        22347      0.95%     97.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        19525      0.83%     98.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8671      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        27626      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2340643                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1013307                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1247011                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                184969                       # Number of memory references committed
system.switch_cpus5.commit.loads               113035                       # Number of loads committed
system.switch_cpus5.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            179801                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1123581                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        25696                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        27626                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3773921                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2961446                       # The number of ROB writes
system.switch_cpus5.timesIdled                  32901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 201190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1013307                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1247011                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1013307                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.547533                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.547533                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392537                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392537                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6103539                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1888280                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1357282                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2581433                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          202108                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       164683                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21363                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        82671                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           77219                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           20211                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          944                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1965080                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1196188                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             202108                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        97430                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               245482                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          66784                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         60080                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           122645                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21425                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2315288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.628241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.995099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2069806     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           12891      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20559      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           31104      1.34%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           13001      0.56%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           15062      0.65%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           15791      0.68%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           11414      0.49%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          125660      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2315288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078293                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.463381                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1940847                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        85007                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           243762                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1350                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         44321                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        32912                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          326                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1450597                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1066                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         44321                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1945630                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          40508                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        29407                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           240446                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        14967                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1447635                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          847                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2687                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         7552                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         1209                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1980928                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6749789                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6749789                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1635039                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          345884                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          312                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          163                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            43208                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       146419                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        80852                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         4000                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        15669                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1442969                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          313                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1347699                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2079                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       221247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       507182                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2315288                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582087                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.266516                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1741027     75.20%     75.20% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       233016     10.06%     85.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       128723      5.56%     90.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        84501      3.65%     94.47% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        77146      3.33%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        23822      1.03%     98.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        17203      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5978      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         3872      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2315288                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            384     11.47%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1432     42.76%     54.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1533     45.77%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1109986     82.36%     82.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        24840      1.84%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          149      0.01%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       133344      9.89%     94.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        79380      5.89%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1347699                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.522074                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3349                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002485                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5016114                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1664589                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1323047                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1351048                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         6263                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        30602                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         5031                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1051                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         44321                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          29848                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1679                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1443282                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           65                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       146419                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        80852                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          163                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           880                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           46                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11577                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13163                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24740                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1328085                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       126299                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        19614                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              205514                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          180019                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             79215                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.514476                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1323153                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1323047                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           783379                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1988204                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.512524                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.394013                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       979912                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1194874                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       249531                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21770                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2270967                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.526152                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.377201                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1786990     78.69%     78.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       230448     10.15%     88.84% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        95539      4.21%     93.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        49004      2.16%     95.20% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        36650      1.61%     96.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        20849      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        12816      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10773      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        27898      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2270967                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       979912                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1194874                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                191638                       # Number of memory references committed
system.switch_cpus6.commit.loads               115817                       # Number of loads committed
system.switch_cpus6.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            165843                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1080350                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        23299                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        27898                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3687474                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2933144                       # The number of ROB writes
system.switch_cpus6.timesIdled                  34983                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 266145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             979912                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1194874                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       979912                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.634352                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.634352                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.379600                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.379600                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6028804                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1808368                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1374013                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           300                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2581433                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          209491                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       171606                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        22360                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        89321                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           80238                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21185                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1022                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2010324                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1195900                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             209491                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       101423                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               261952                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          63843                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         60531                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           125420                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22117                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2373922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.971013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2111970     88.97%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           27742      1.17%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           32633      1.37%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           17803      0.75%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           20327      0.86%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           11634      0.49%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            7736      0.33%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           20551      0.87%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          123526      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2373922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081153                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463270                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1993392                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        78101                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           259614                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2096                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         40715                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        33963                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          401                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1459341                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2191                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         40715                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1996944                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          16027                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        52882                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           258172                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         9178                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1457249                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2019                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4474                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2026286                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6784399                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6784399                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1702919                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          323355                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          391                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          224                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            26660                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       140088                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        75252                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1949                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        15797                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1453289                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          393                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1365574                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1839                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       197555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       460616                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2373922                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575240                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.266283                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1798786     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       231411      9.75%     85.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       124577      5.25%     90.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        85393      3.60%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        75143      3.17%     97.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        38480      1.62%     99.15% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6         9513      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         6172      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         4447      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2373922                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            361     11.88%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1327     43.68%     55.56% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1350     44.44%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1143649     83.75%     83.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        21211      1.55%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.30% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.31% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       126126      9.24%     94.55% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        74422      5.45%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1365574                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528998                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3038                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002225                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5109947                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1651279                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1340864                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1368612                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3390                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        27219                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         2192                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         40715                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          11147                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1223                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1453689                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       140088                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        75252                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          225                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           854                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12365                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        25310                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1343643                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       118081                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        21931                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              192455                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          187377                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             74374                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.520503                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1340953                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1340864                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           798277                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2092554                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.519426                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381485                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       999904                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1226772                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       226925                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        22298                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2333207                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.525788                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.344014                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1831979     78.52%     78.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       232413      9.96%     88.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        97553      4.18%     92.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        58514      2.51%     95.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        40285      1.73%     96.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        26277      1.13%     98.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        13776      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        10750      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        21660      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2333207                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       999904                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1226772                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                185929                       # Number of memory references committed
system.switch_cpus7.commit.loads               112869                       # Number of loads committed
system.switch_cpus7.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            175529                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1106021                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        24958                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        21660                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3765231                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2948119                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32815                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 207511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             999904                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1226772                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       999904                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.581681                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.581681                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.387345                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.387345                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6059654                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1863530                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1360344                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           336                       # number of misc regfile writes
system.l2.replacements                           1905                       # number of replacements
system.l2.tagsinuse                      32750.290428                       # Cycle average of tags in use
system.l2.total_refs                          1004094                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34660                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.969821                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2249.787953                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     22.287055                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     81.289534                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     22.809031                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     85.126348                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.641368                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    224.322508                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     10.765094                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     47.641140                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     10.765788                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     44.101922                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     14.733768                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     50.291972                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     12.660458                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    230.389719                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     24.216271                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     79.353994                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3691.995899                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4648.581855                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4919.937497                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2296.229673                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2347.625806                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3005.884392                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4935.364475                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3679.486910                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.068658                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000680                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002481                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000696                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002598                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000386                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.006846                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000329                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001454                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000329                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001346                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000450                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.001535                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000386                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.007031                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000739                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.002422                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.112671                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.141863                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.150145                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.070075                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.071644                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.091732                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.150615                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.112289                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999460                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          429                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          414                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          599                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          267                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          272                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          292                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          605                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          434                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3317                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1878                       # number of Writeback hits
system.l2.Writeback_hits::total                  1878                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          432                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          417                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          599                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          267                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          272                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          295                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          605                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          437                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3329                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          432                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          417                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          599                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          267                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          272                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          295                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          605                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          437                       # number of overall hits
system.l2.overall_hits::total                    3329                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           23                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          144                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          150                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          454                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data           99                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data           94                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          105                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          461                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          140                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1797                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 105                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           23                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          145                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          150                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          505                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data           99                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data           94                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          105                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          513                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          141                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1902                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           23                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          145                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          150                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          505                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data           99                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data           94                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          105                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          513                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          141                       # number of overall misses
system.l2.overall_misses::total                  1902                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3570307                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     21844449                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4059220                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     23076286                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1993470                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     68481322                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1638223                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     14717614                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      1567072                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     14057553                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4169902                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     15822539                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      1985618                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     69671284                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      3735052                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     20796838                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       271186749                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       159657                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      7833725                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data      7783497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data       131030                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15907909                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3570307                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     22004106                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4059220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     23076286                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1993470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     76315047                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1638223                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     14717614                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      1567072                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     14057553                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4169902                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     15822539                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      1985618                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     77454781                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      3735052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     20927868                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        287094658                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3570307                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     22004106                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4059220                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     23076286                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1993470                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     76315047                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1638223                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     14717614                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      1567072                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     14057553                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4169902                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     15822539                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      1985618                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     77454781                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      3735052                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     20927868                       # number of overall miss cycles
system.l2.overall_miss_latency::total       287094658                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           24                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          573                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          564                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         1053                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          397                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         1066                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          574                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5114                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1878                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1878                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               117                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           24                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          577                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          567                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         1104                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          366                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          366                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          400                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         1118                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          578                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5231                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           24                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          577                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          567                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         1104                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          366                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          366                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          400                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         1118                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          578                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5231                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.251309                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.265957                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.431149                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.270492                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.256831                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.264484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.432458                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.243902                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.351388                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.897436                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.251300                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.264550                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.457428                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.270492                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.256831                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.262500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.458855                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.243945                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.363602                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.251300                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.264550                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.457428                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.270492                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.256831                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.262500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.458855                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.243945                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.363602                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 155230.739130                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151697.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 156123.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 153841.906667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 153343.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150839.916300                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 148929.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 148662.767677                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 142461.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 149548.436170                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 148925.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150690.847619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152739.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151130.767896                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 149402.080000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 148548.842857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150910.823038                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       159657                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 153602.450980                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 149682.634615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data       131030                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 151503.895238                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 155230.739130                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151752.455172                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 156123.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 153841.906667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 153343.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151118.904950                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 148929.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 148662.767677                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 142461.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 149548.436170                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 148925.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150690.847619                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152739.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150983.978558                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 149402.080000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 148424.595745                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150943.563617                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 155230.739130                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151752.455172                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 156123.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 153841.906667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 153343.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151118.904950                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 148929.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 148662.767677                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 142461.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 149548.436170                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 148925.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150690.847619                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152739.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150983.978558                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 149402.080000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 148424.595745                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150943.563617                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  991                       # number of writebacks
system.l2.writebacks::total                       991                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          144                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          150                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          454                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data           99                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data           94                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          105                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          461                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          140                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1797                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            105                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data           99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1902                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1902                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2234067                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     13465346                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2546701                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     14335607                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1237063                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     42040861                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       998946                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      8952609                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst       927438                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data      8590361                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2540711                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      9709606                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1228899                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     42826002                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2278528                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     12638716                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    166551461                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       100858                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      4860306                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data      4752179                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data        73230                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9786573                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2234067                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     13566204                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2546701                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     14335607                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1237063                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     46901167                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       998946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      8952609                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst       927438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data      8590361                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2540711                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      9709606                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1228899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     47578181                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2278528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     12711946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    176338034                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2234067                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     13566204                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2546701                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     14335607                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1237063                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     46901167                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       998946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      8952609                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst       927438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data      8590361                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2540711                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      9709606                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1228899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     47578181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2278528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     12711946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    176338034                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.251309                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.265957                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.431149                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.270492                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.256831                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.264484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.432458                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.243902                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.351388                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.897436                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.251300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.264550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.457428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.270492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.256831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.262500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.458855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.243945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.363602                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.251300                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.264550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.457428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.270492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.256831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.262500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.458855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.243945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.363602                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 97133.347826                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93509.347222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 97950.038462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95570.713333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95158.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92601.015419                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 90813.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90430.393939                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 84312.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91386.819149                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90739.678571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92472.438095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 94530.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92898.052061                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 91141.120000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 90276.542857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92683.061213                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       100858                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 95300.117647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 91388.057692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data        73230                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93205.457143                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 97133.347826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93560.027586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 97950.038462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 95570.713333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95158.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92873.598020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 90813.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 90430.393939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 84312.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91386.819149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90739.678571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92472.438095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 94530.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92744.992203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 91141.120000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 90155.645390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92711.900105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 97133.347826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93560.027586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 97950.038462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 95570.713333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95158.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92873.598020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 90813.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 90430.393939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 84312.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91386.819149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90739.678571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92472.438095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 94530.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92744.992203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 91141.120000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 90155.645390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92711.900105                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               505.248607                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750133230                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1482476.739130                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    23.248607                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.037257                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.809693                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125268                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125268                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125268                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125268                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125268                       # number of overall hits
system.cpu0.icache.overall_hits::total         125268                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           32                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           32                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           32                       # number of overall misses
system.cpu0.icache.overall_misses::total           32                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5126125                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5126125                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5126125                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5126125                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5126125                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5126125                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125300                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125300                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125300                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125300                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125300                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125300                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000255                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000255                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000255                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000255                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000255                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000255                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 160191.406250                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 160191.406250                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 160191.406250                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 160191.406250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 160191.406250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 160191.406250                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4097814                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4097814                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4097814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4097814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4097814                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4097814                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 170742.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 170742.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 170742.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 170742.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 170742.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 170742.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   577                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203559                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   833                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              141901.031212                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   183.654777                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    72.345223                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.717401                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.282599                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86828                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86828                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72631                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72631                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          183                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159459                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159459                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159459                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159459                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1942                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           65                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2007                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2007                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2007                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2007                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    222207454                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    222207454                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8571463                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8571463                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    230778917                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    230778917                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    230778917                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    230778917                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88770                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88770                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161466                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161466                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161466                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161466                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021877                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021877                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000894                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000894                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012430                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012430                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012430                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012430                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 114421.963955                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 114421.963955                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 131868.661538                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 131868.661538                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 114987.003986                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 114987.003986                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 114987.003986                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 114987.003986                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          224                       # number of writebacks
system.cpu0.dcache.writebacks::total              224                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1369                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1369                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1430                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1430                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1430                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1430                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          577                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          577                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          577                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          577                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     52127652                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     52127652                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       374386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       374386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     52502038                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     52502038                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     52502038                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     52502038                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003574                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003574                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003574                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003574                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90973.214660                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90973.214660                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 93596.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 93596.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90991.400347                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90991.400347                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90991.400347                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90991.400347                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               548.808036                       # Cycle average of tags in use
system.cpu1.icache.total_refs               646510198                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1169096.198915                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    23.692661                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   525.115375                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.037969                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.841531                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.879500                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       126637                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         126637                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       126637                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          126637                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       126637                       # number of overall hits
system.cpu1.icache.overall_hits::total         126637                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           32                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           32                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           32                       # number of overall misses
system.cpu1.icache.overall_misses::total           32                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5029780                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5029780                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5029780                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5029780                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5029780                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5029780                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       126669                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       126669                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       126669                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       126669                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       126669                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       126669                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000253                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000253                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 157180.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 157180.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 157180.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 157180.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 157180.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 157180.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4385721                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4385721                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4385721                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4385721                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4385721                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4385721                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162434.111111                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 162434.111111                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 162434.111111                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 162434.111111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 162434.111111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 162434.111111                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   567                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               151271271                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   823                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              183804.703524                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   151.727634                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   104.272366                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.592686                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.407314                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       189689                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         189689                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        31811                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         31811                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           81                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           77                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       221500                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          221500                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       221500                       # number of overall hits
system.cpu1.dcache.overall_hits::total         221500                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1843                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1843                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           15                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1858                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1858                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1858                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1858                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    184314757                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    184314757                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1215652                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1215652                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    185530409                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    185530409                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    185530409                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    185530409                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       191532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       191532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       223358                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       223358                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       223358                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       223358                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009622                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009622                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000471                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008318                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008318                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008318                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008318                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100008.007054                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100008.007054                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81043.466667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81043.466667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99854.902583                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99854.902583                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99854.902583                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99854.902583                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           62                       # number of writebacks
system.cpu1.dcache.writebacks::total               62                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1279                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1279                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1291                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1291                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1291                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1291                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          564                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          564                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          567                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          567                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          567                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          567                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     51996417                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     51996417                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     52188717                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     52188717                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     52188717                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     52188717                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002539                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002539                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002539                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002539                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92192.228723                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92192.228723                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92043.592593                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92043.592593                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92043.592593                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92043.592593                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.640649                       # Cycle average of tags in use
system.cpu2.icache.total_refs               753314492                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1497643.125249                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.640649                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020257                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805514                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       122648                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         122648                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       122648                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          122648                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       122648                       # number of overall hits
system.cpu2.icache.overall_hits::total         122648                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2362648                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2362648                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2362648                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2362648                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2362648                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2362648                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       122662                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       122662                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       122662                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       122662                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       122662                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       122662                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 168760.571429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 168760.571429                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 168760.571429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 168760.571429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 168760.571429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 168760.571429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2121852                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2121852                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2121852                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2121852                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2121852                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2121852                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 163219.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 163219.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 163219.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 163219.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 163219.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 163219.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  1104                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               125534043                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1360                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              92304.443382                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   193.762917                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    62.237083                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.756886                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.243114                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        92821                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          92821                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        74875                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         74875                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          155                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          155                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          150                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       167696                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          167696                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       167696                       # number of overall hits
system.cpu2.dcache.overall_hits::total         167696                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2469                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2469                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          384                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          384                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2853                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2853                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2853                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2853                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    307558027                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    307558027                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     68343917                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     68343917                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    375901944                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    375901944                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    375901944                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    375901944                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        95290                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        95290                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        75259                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        75259                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       170549                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       170549                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       170549                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       170549                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.025910                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.025910                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.005102                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005102                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.016728                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.016728                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.016728                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016728                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 124567.852167                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 124567.852167                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 177978.950521                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 177978.950521                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 131756.727655                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 131756.727655                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 131756.727655                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 131756.727655                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          555                       # number of writebacks
system.cpu2.dcache.writebacks::total              555                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1416                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1416                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          333                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          333                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1749                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1749                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1749                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1749                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         1053                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1053                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           51                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         1104                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         1104                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         1104                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         1104                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    113507498                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    113507498                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      8277625                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      8277625                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    121785123                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    121785123                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    121785123                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    121785123                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.011050                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.011050                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000678                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000678                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.006473                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006473                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.006473                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006473                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 107794.395062                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 107794.395062                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 162306.372549                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 162306.372549                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 110312.611413                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110312.611413                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 110312.611413                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110312.611413                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               465.764462                       # Cycle average of tags in use
system.cpu3.icache.total_refs               753003871                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1615888.135193                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    10.764462                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.017251                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.746417                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       127619                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         127619                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       127619                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          127619                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       127619                       # number of overall hits
system.cpu3.icache.overall_hits::total         127619                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.cpu3.icache.overall_misses::total           14                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2190101                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2190101                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2190101                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2190101                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2190101                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2190101                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       127633                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       127633                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       127633                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       127633                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       127633                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       127633                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000110                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000110                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000110                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000110                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000110                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000110                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 156435.785714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 156435.785714                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 156435.785714                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 156435.785714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 156435.785714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 156435.785714                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           11                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           11                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           11                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1774185                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1774185                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1774185                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1774185                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1774185                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1774185                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 161289.545455                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 161289.545455                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 161289.545455                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 161289.545455                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 161289.545455                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 161289.545455                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   366                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               109335432                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   622                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              175780.437299                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   129.565737                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   126.434263                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.506116                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.493884                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        99789                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          99789                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        73401                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         73401                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          185                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          185                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          178                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          178                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       173190                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          173190                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       173190                       # number of overall hits
system.cpu3.dcache.overall_hits::total         173190                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          944                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          944                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          944                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           944                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          944                       # number of overall misses
system.cpu3.dcache.overall_misses::total          944                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     95820266                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     95820266                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data     95820266                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     95820266                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data     95820266                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     95820266                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       100733                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       100733                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        73401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        73401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       174134                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       174134                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       174134                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       174134                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009371                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009371                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005421                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005421                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005421                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005421                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 101504.519068                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101504.519068                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 101504.519068                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 101504.519068                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 101504.519068                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 101504.519068                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           79                       # number of writebacks
system.cpu3.dcache.writebacks::total               79                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          578                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          578                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          578                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          578                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          578                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          578                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          366                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          366                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          366                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     33485744                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     33485744                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     33485744                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     33485744                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     33485744                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     33485744                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003633                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003633                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002102                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002102                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002102                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002102                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91491.103825                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 91491.103825                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 91491.103825                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91491.103825                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 91491.103825                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91491.103825                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               465.765174                       # Cycle average of tags in use
system.cpu4.icache.total_refs               753003914                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1615888.227468                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    10.765174                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.017252                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.746419                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       127662                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         127662                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       127662                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          127662                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       127662                       # number of overall hits
system.cpu4.icache.overall_hits::total         127662                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.cpu4.icache.overall_misses::total           14                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2061805                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2061805                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2061805                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2061805                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2061805                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2061805                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       127676                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       127676                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       127676                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       127676                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       127676                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       127676                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000110                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000110                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000110                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000110                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000110                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000110                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 147271.785714                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 147271.785714                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 147271.785714                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 147271.785714                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 147271.785714                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 147271.785714                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            3                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            3                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           11                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           11                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           11                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      1679772                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      1679772                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      1679772                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      1679772                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      1679772                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      1679772                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 152706.545455                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 152706.545455                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 152706.545455                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 152706.545455                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 152706.545455                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 152706.545455                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   366                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               109335489                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   622                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              175780.528939                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   129.608564                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   126.391436                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.506283                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.493717                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        99825                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          99825                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        73422                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         73422                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          185                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          185                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          178                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          178                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       173247                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          173247                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       173247                       # number of overall hits
system.cpu4.dcache.overall_hits::total         173247                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          944                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          944                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data          944                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           944                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data          944                       # number of overall misses
system.cpu4.dcache.overall_misses::total          944                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data     94942611                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     94942611                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data     94942611                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     94942611                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data     94942611                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     94942611                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       100769                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       100769                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        73422                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        73422                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       174191                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       174191                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       174191                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       174191                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009368                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009368                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005419                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005419                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005419                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005419                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 100574.799788                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 100574.799788                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 100574.799788                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 100574.799788                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 100574.799788                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 100574.799788                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           79                       # number of writebacks
system.cpu4.dcache.writebacks::total               79                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          578                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          578                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          578                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          578                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          578                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          578                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          366                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          366                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          366                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     33033080                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     33033080                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     33033080                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     33033080                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     33033080                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     33033080                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003632                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003632                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002101                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002101                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002101                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002101                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90254.316940                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 90254.316940                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90254.316940                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90254.316940                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90254.316940                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90254.316940                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               489.887212                       # Cycle average of tags in use
system.cpu5.icache.total_refs               749560929                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1484279.067327                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    14.887212                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.023858                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.785076                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       126986                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         126986                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       126986                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          126986                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       126986                       # number of overall hits
system.cpu5.icache.overall_hits::total         126986                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.cpu5.icache.overall_misses::total           36                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5275163                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5275163                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5275163                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5275163                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5275163                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5275163                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       127022                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       127022                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       127022                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       127022                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       127022                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       127022                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000283                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000283                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000283                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000283                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000283                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000283                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 146532.305556                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 146532.305556                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 146532.305556                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 146532.305556                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 146532.305556                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 146532.305556                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            6                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            6                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           30                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           30                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           30                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4572816                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4572816                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4572816                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4572816                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4572816                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4572816                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000236                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000236                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000236                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000236                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000236                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000236                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 152427.200000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 152427.200000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 152427.200000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 152427.200000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 152427.200000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 152427.200000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   400                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               113237632                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   656                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              172618.341463                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   139.152694                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   116.847306                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.543565                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.456435                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        86181                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          86181                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        71583                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         71583                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          173                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          172                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       157764                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          157764                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       157764                       # number of overall hits
system.cpu5.dcache.overall_hits::total         157764                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1267                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1267                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           16                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1283                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1283                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1283                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1283                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    138693337                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    138693337                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1265244                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1265244                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    139958581                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    139958581                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    139958581                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    139958581                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        87448                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        87448                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        71599                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        71599                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       159047                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       159047                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       159047                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       159047                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.014489                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.014489                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000223                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000223                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008067                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008067                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008067                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008067                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 109465.932912                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 109465.932912                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 79077.750000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 79077.750000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 109086.968823                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 109086.968823                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 109086.968823                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 109086.968823                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu5.dcache.writebacks::total               88                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          870                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          870                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          883                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          883                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          883                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          883                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          397                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          400                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          400                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     36118204                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     36118204                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     36310504                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     36310504                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     36310504                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     36310504                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004540                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004540                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002515                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002515                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002515                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002515                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 90977.843829                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 90977.843829                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 90776.260000                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 90776.260000                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 90776.260000                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 90776.260000                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               502.659755                       # Cycle average of tags in use
system.cpu6.icache.total_refs               753314474                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1497643.089463                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.659755                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.020288                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.805544                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       122630                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         122630                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       122630                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          122630                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       122630                       # number of overall hits
system.cpu6.icache.overall_hits::total         122630                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.cpu6.icache.overall_misses::total           15                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2451575                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2451575                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2451575                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2451575                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2451575                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2451575                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       122645                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       122645                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       122645                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       122645                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       122645                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       122645                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000122                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000122                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 163438.333333                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 163438.333333                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 163438.333333                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 163438.333333                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 163438.333333                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 163438.333333                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            2                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            2                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            2                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2095421                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2095421                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2095421                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2095421                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2095421                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2095421                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 161186.230769                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 161186.230769                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 161186.230769                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 161186.230769                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 161186.230769                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 161186.230769                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  1118                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               125534185                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1374                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              91364.035662                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   194.759079                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    61.240921                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.760778                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.239222                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        92814                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          92814                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        75024                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         75024                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          155                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          155                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          150                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       167838                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          167838                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       167838                       # number of overall hits
system.cpu6.dcache.overall_hits::total         167838                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2512                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2512                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          398                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          398                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2910                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2910                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2910                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2910                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    310905263                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    310905263                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     68727071                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     68727071                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    379632334                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    379632334                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    379632334                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    379632334                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        95326                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        95326                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        75422                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        75422                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       170748                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       170748                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       170748                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       170748                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.026352                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.026352                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005277                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005277                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.017043                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.017043                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.017043                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.017043                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 123768.018710                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 123768.018710                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 172681.082915                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 172681.082915                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 130457.846735                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 130457.846735                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 130457.846735                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 130457.846735                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          566                       # number of writebacks
system.cpu6.dcache.writebacks::total              566                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1446                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1446                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          346                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          346                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1792                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1792                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1792                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1792                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         1066                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1066                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           52                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         1118                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1118                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         1118                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1118                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    115123648                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    115123648                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      8248082                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      8248082                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    123371730                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    123371730                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    123371730                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    123371730                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011183                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011183                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000689                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000689                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006548                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006548                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006548                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006548                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 107995.917448                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 107995.917448                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 158616.961538                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 158616.961538                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 110350.384615                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 110350.384615                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 110350.384615                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 110350.384615                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               507.177801                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750133348                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1476640.448819                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    25.177801                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.040349                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.812785                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       125386                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         125386                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       125386                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          125386                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       125386                       # number of overall hits
system.cpu7.icache.overall_hits::total         125386                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.cpu7.icache.overall_misses::total           34                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5275484                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5275484                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5275484                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5275484                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5275484                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5275484                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       125420                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       125420                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       125420                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       125420                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       125420                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       125420                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000271                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000271                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000271                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000271                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000271                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000271                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 155161.294118                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 155161.294118                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 155161.294118                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 155161.294118                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 155161.294118                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 155161.294118                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           26                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           26                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           26                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4250720                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4250720                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4250720                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4250720                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4250720                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4250720                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000207                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000207                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000207                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000207                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 163489.230769                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 163489.230769                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 163489.230769                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 163489.230769                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 163489.230769                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 163489.230769                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   578                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               118203060                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   834                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              141730.287770                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   183.957454                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    72.042546                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.718584                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.281416                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        86340                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          86340                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        72628                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         72628                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          175                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          175                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          168                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       158968                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          158968                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       158968                       # number of overall hits
system.cpu7.dcache.overall_hits::total         158968                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1935                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1935                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           65                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2000                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2000                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2000                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2000                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    217694264                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    217694264                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7029276                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7029276                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    224723540                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    224723540                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    224723540                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    224723540                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        88275                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        88275                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        72693                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        72693                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       160968                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       160968                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       160968                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       160968                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021920                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021920                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000894                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000894                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012425                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012425                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012425                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012425                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 112503.495607                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 112503.495607                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 108142.707692                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 108142.707692                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 112361.770000                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 112361.770000                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 112361.770000                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 112361.770000                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          225                       # number of writebacks
system.cpu7.dcache.writebacks::total              225                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1361                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1361                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           61                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1422                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1422                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1422                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1422                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          574                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          574                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            4                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          578                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          578                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          578                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          578                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     51316326                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     51316326                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       331830                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       331830                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     51648156                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     51648156                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     51648156                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     51648156                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006502                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006502                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003591                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003591                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003591                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003591                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89401.264808                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89401.264808                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 82957.500000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 82957.500000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89356.671280                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89356.671280                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89356.671280                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89356.671280                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
