#ifndef THERMAL_COMMON_H
#define THERMAL_COMMON_H 
#define IPA_MNTN_CPU_FREQ_BASE 0xff340000
#define IPA_MNTN_CPU_FREQ_SIZE 0xF0
#define LITTLE_FREQ_UP_LIMIT_SHIFT_ADDR 0xEDC
#define LITTLE_FREQ_LW_LIMIT_SHIFT_ADDR 0xEE0
#define MIDDLE_FREQ_UP_LIMIT_SHIFT_ADDR 0xEE4
#define MIDDLE_FREQ_LW_LIMIT_SHIFT_ADDR 0xEE8
#define BIG_FREQ_UP_LIMIT_SHIFT_ADDR 0xEEC
#define BIG_FREQ_LW_LIMIT_SHIFT_ADDR 0xEF0
#define M3_RDR_THERMAL_FREQ_LIMIT_ADDR_BASE 0x2ABF0
#define M3_RDR_THERMAL_FREQ_LIMIT_ADDR_SIZE 0x80
#endif
