
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joinet/HLS/HLS-dt-kv260/stereo_bm_strm/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.dcp' for cell 'design_1_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint '/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_stereolbm_accel_0_0/design_1_stereolbm_accel_0_0.dcp' for cell 'design_1_i/stereolbm_accel_0'
INFO: [Project 1-454] Reading design checkpoint '/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2972.023 ; gain = 0.000 ; free physical = 8042 ; free virtual = 39976
INFO: [Netlist 29-17] Analyzing 10028 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_1/U0'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_1/U0'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_1/U0'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/joinet/HLS/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
INFO: [Project 1-1714] 92 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3472.660 ; gain = 0.000 ; free physical = 6791 ; free virtual = 38739
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 422 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 56 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 163 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 167 instances

22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3472.660 ; gain = 725.254 ; free physical = 6795 ; free virtual = 38742
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3472.660 ; gain = 0.000 ; free physical = 6780 ; free virtual = 38729

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d1eeaf14

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3795.301 ; gain = 322.641 ; free physical = 7368 ; free virtual = 39317

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/in_sobel_x_data_1_U/U_stereolbm_accel_fifo_w16_d2_S_ram/icmp_ln637_fu_128_p2_carry_i_5__0 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/in_sobel_x_data_1_U/U_stereolbm_accel_fifo_w16_d2_S_ram/SRL_SIG[0][6]_i_6__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/in_sobel_x_data_U/U_stereolbm_accel_fifo_w16_d2_S_ram/icmp_ln637_fu_128_p2_carry_i_5 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/in_sobel_x_data_U/U_stereolbm_accel_fifo_w16_d2_S_ram/SRL_SIG[0][6]_i_6, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_33_reg_44887[0]_i_1 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_33_reg_44887[0]_i_2, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_34_reg_44892[0]_i_1 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_34_reg_44892[0]_i_2, which resulted in an inversion of 60 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_35_reg_44897[0]_i_1 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_35_reg_44897[0]_i_2, which resulted in an inversion of 54 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_40_reg_44926[0]_i_1 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_40_reg_44926[0]_i_2, which resulted in an inversion of 90 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_41_reg_44931[0]_i_2 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_41_reg_44931[0]_i_3, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_42_reg_44936[0]_i_1 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_42_reg_44936[0]_i_2, which resulted in an inversion of 60 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_43_reg_44941[0]_i_1 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_43_reg_44941[0]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_45_reg_44953[0]_i_1 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_45_reg_44953[0]_i_2, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_46_reg_44958[0]_i_2 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_46_reg_44958[0]_i_3, which resulted in an inversion of 60 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_47_reg_44963[0]_i_1 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_47_reg_44963[0]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_49_reg_44980[0]_i_1 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_49_reg_44980[0]_i_2, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_50_reg_44985[0]_i_1 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_50_reg_44985[0]_i_2, which resulted in an inversion of 60 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_51_reg_44990[0]_i_1 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/and_ln535_51_reg_44990[0]_i_2, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_12_fu_842[11]_i_131 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_12_fu_842[11]_i_192, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_13_fu_890[12]_i_132 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_13_fu_890[12]_i_193, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_14_fu_938[11]_i_131 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_14_fu_938[11]_i_192, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_18_fu_986[12]_i_132 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_18_fu_986[12]_i_193, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_19_fu_1034[11]_i_133 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_19_fu_1034[11]_i_194, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_1_fu_554[11]_i_146 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_1_fu_554[11]_i_204, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_20_fu_1082[12]_i_131 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_20_fu_1082[12]_i_192, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_24_fu_1130[12]_i_133 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_24_fu_1130[12]_i_194, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_25_fu_1178[12]_i_132 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_25_fu_1178[12]_i_193, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_26_fu_1226[12]_i_132 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_26_fu_1226[12]_i_193, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_2_fu_602[12]_i_127 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_2_fu_602[12]_i_187, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_30_fu_1274[12]_i_132 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_30_fu_1274[12]_i_193, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_31_fu_1322[11]_i_136 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_31_fu_1322[11]_i_197, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_32_fu_1370[12]_i_132 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_32_fu_1370[12]_i_193, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_36_fu_1418[11]_i_132 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_36_fu_1418[11]_i_193, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_37_fu_1466[11]_i_132 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_37_fu_1466[11]_i_193, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_38_fu_1514[11]_i_132 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_38_fu_1514[11]_i_193, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_3_fu_650[11]_i_126 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_3_fu_650[11]_i_186, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_42_fu_1562[12]_i_133 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_42_fu_1562[12]_i_194, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_43_fu_1610[11]_i_131 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_43_fu_1610[11]_i_192, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_6_fu_698[11]_i_126 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_6_fu_698[11]_i_186, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_7_fu_746[12]_i_126 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_7_fu_746[12]_i_186, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_8_fu_794[12]_i_126 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_3_U/b_sum_8_fu_794[12]_i_186, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_12_fu_842[11]_i_126 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_12_fu_842[11]_i_186, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_13_fu_890[12]_i_127 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_13_fu_890[12]_i_187, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_14_fu_938[11]_i_126 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_14_fu_938[11]_i_186, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_18_fu_986[12]_i_127 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_18_fu_986[12]_i_187, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_19_fu_1034[11]_i_128 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_19_fu_1034[11]_i_188, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_1_fu_554[11]_i_143 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_1_fu_554[11]_i_199, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_20_fu_1082[12]_i_126 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_20_fu_1082[12]_i_186, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_24_fu_1130[12]_i_128 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_24_fu_1130[12]_i_188, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_25_fu_1178[12]_i_127 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_25_fu_1178[12]_i_187, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_26_fu_1226[12]_i_127 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_26_fu_1226[12]_i_187, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_2_fu_602[12]_i_133 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_2_fu_602[12]_i_191, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_30_fu_1274[12]_i_127 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_30_fu_1274[12]_i_187, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_31_fu_1322[11]_i_131 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_31_fu_1322[11]_i_191, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_32_fu_1370[12]_i_127 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_32_fu_1370[12]_i_187, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_36_fu_1418[11]_i_127 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_36_fu_1418[11]_i_187, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_37_fu_1466[11]_i_127 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_37_fu_1466[11]_i_187, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_38_fu_1514[11]_i_127 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_38_fu_1514[11]_i_187, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_3_fu_650[11]_i_132 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_3_fu_650[11]_i_190, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_42_fu_1562[12]_i_128 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_42_fu_1562[12]_i_188, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_43_fu_1610[11]_i_126 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_43_fu_1610[11]_i_186, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_6_fu_698[11]_i_132 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_6_fu_698[11]_i_190, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_7_fu_746[12]_i_132 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_7_fu_746[12]_i_190, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_8_fu_794[12]_i_132 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_7_U/b_sum_8_fu_794[12]_i_190, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_12_fu_842[11]_i_189 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_12_fu_842[11]_i_254, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_13_fu_890[12]_i_190 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_13_fu_890[12]_i_255, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_14_fu_938[11]_i_189 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_14_fu_938[11]_i_254, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_18_fu_986[12]_i_190 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_18_fu_986[12]_i_255, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_19_fu_1034[11]_i_191 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_19_fu_1034[11]_i_256, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_1_fu_554[11]_i_202 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_1_fu_554[11]_i_273, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_20_fu_1082[12]_i_189 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_20_fu_1082[12]_i_254, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_24_fu_1130[12]_i_191 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_24_fu_1130[12]_i_256, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_25_fu_1178[12]_i_190 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_25_fu_1178[12]_i_255, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_26_fu_1226[12]_i_190 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_26_fu_1226[12]_i_255, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_2_fu_602[12]_i_194 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_2_fu_602[12]_i_255, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_30_fu_1274[12]_i_190 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_30_fu_1274[12]_i_255, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_31_fu_1322[11]_i_194 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_31_fu_1322[11]_i_259, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_32_fu_1370[12]_i_190 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_32_fu_1370[12]_i_255, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_36_fu_1418[11]_i_190 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_36_fu_1418[11]_i_255, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_37_fu_1466[11]_i_190 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_37_fu_1466[11]_i_255, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_38_fu_1514[11]_i_190 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_38_fu_1514[11]_i_255, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_3_fu_650[11]_i_193 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_3_fu_650[11]_i_254, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_42_fu_1562[12]_i_191 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_42_fu_1562[12]_i_256, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_43_fu_1610[11]_i_189 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_43_fu_1610[11]_i_254, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_6_fu_698[11]_i_193 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_6_fu_698[11]_i_254, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_7_fu_746[12]_i_193 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_7_fu_746[12]_i_254, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_8_fu_794[12]_i_193 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_8_U/b_sum_8_fu_794[12]_i_254, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[15]_i_2 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[15]_i_18, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[15]_i_3 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[15]_i_19, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[15]_i_4 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[15]_i_20, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[15]_i_5 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[15]_i_21, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[15]_i_6 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[15]_i_22, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[15]_i_7 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[15]_i_23, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[15]_i_8 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[15]_i_24, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[15]_i_9 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[15]_i_25, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[22]_i_2 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[22]_i_15, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[22]_i_4 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[22]_i_19, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[22]_i_5 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[22]_i_20, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[22]_i_6 into driver instance design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/dividend0[22]_i_21, which resulted in an inversion of 6 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 106 inverter(s) to 3474 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dca8a6e7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4041.223 ; gain = 0.000 ; free physical = 6406 ; free virtual = 38355
INFO: [Opt 31-389] Phase Retarget created 537 cells and removed 1136 cells
INFO: [Opt 31-1021] In phase Retarget, 111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c7877710

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4041.223 ; gain = 0.000 ; free physical = 6391 ; free virtual = 38340
INFO: [Opt 31-389] Phase Constant propagation created 734 cells and removed 3210 cells
INFO: [Opt 31-1021] In phase Constant propagation, 130 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c8e79e70

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4041.223 ; gain = 0.000 ; free physical = 6392 ; free virtual = 38342
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1359 cells
INFO: [Opt 31-1021] In phase Sweep, 290 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1c8e79e70

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 4041.223 ; gain = 0.000 ; free physical = 6391 ; free virtual = 38341
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b02772fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 4041.223 ; gain = 0.000 ; free physical = 6389 ; free virtual = 38340
INFO: [Opt 31-389] Phase Shift Register Optimization created 32 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b02772fc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4041.223 ; gain = 0.000 ; free physical = 6387 ; free virtual = 38339
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 123 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             537  |            1136  |                                            111  |
|  Constant propagation         |             734  |            3210  |                                            130  |
|  Sweep                        |               0  |            1359  |                                            290  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |              32  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            123  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.40 . Memory (MB): peak = 4041.223 ; gain = 0.000 ; free physical = 6381 ; free virtual = 38332
Ending Logic Optimization Task | Checksum: 138288d7d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 4041.223 ; gain = 0.000 ; free physical = 6380 ; free virtual = 38333

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 2 Total Ports: 44
Ending PowerOpt Patch Enables Task | Checksum: a5033bd2

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.73 . Memory (MB): peak = 4957.293 ; gain = 0.000 ; free physical = 5966 ; free virtual = 37924
Ending Power Optimization Task | Checksum: a5033bd2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 4957.293 ; gain = 916.070 ; free physical = 6065 ; free virtual = 38023

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a5033bd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4957.293 ; gain = 0.000 ; free physical = 6065 ; free virtual = 38023

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4957.293 ; gain = 0.000 ; free physical = 6065 ; free virtual = 38023
Ending Netlist Obfuscation Task | Checksum: ebf1e8bc

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4957.293 ; gain = 0.000 ; free physical = 6065 ; free virtual = 38023
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:27 ; elapsed = 00:00:49 . Memory (MB): peak = 4957.293 ; gain = 1484.633 ; free physical = 6065 ; free virtual = 38024
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/joinet/HLS/final_project/final_project.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 4957.293 ; gain = 0.000 ; free physical = 7026 ; free virtual = 39015
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/joinet/HLS/final_project/final_project.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 5364.445 ; gain = 407.152 ; free physical = 6177 ; free virtual = 38299
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5364.445 ; gain = 0.000 ; free physical = 5884 ; free virtual = 38006
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3c662d3f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5364.445 ; gain = 0.000 ; free physical = 5884 ; free virtual = 38006
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5364.445 ; gain = 0.000 ; free physical = 5885 ; free virtual = 38007

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3137d2d9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5364.445 ; gain = 0.000 ; free physical = 4849 ; free virtual = 36976

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 4d4b08bf

Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 5437.406 ; gain = 72.961 ; free physical = 5744 ; free virtual = 37872

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 4d4b08bf

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 5437.406 ; gain = 72.961 ; free physical = 5741 ; free virtual = 37869
Phase 1 Placer Initialization | Checksum: 4d4b08bf

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 5437.406 ; gain = 72.961 ; free physical = 6034 ; free virtual = 38162

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 4256fdb1

Time (s): cpu = 00:01:37 ; elapsed = 00:00:46 . Memory (MB): peak = 5517.445 ; gain = 153.000 ; free physical = 4813 ; free virtual = 36943

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 4256fdb1

Time (s): cpu = 00:01:39 ; elapsed = 00:00:47 . Memory (MB): peak = 5517.445 ; gain = 153.000 ; free physical = 4800 ; free virtual = 36931

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 4256fdb1

Time (s): cpu = 00:01:41 ; elapsed = 00:00:49 . Memory (MB): peak = 5561.809 ; gain = 197.363 ; free physical = 4717 ; free virtual = 36903

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 12fab46cb

Time (s): cpu = 00:01:50 ; elapsed = 00:00:53 . Memory (MB): peak = 5593.824 ; gain = 229.379 ; free physical = 4688 ; free virtual = 36872

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 12fab46cb

Time (s): cpu = 00:01:50 ; elapsed = 00:00:53 . Memory (MB): peak = 5593.824 ; gain = 229.379 ; free physical = 4688 ; free virtual = 36872
Phase 2.1.1 Partition Driven Placement | Checksum: 12fab46cb

Time (s): cpu = 00:01:50 ; elapsed = 00:00:53 . Memory (MB): peak = 5593.824 ; gain = 229.379 ; free physical = 4716 ; free virtual = 36901
Phase 2.1 Floorplanning | Checksum: 80388180

Time (s): cpu = 00:01:50 ; elapsed = 00:00:53 . Memory (MB): peak = 5593.824 ; gain = 229.379 ; free physical = 4716 ; free virtual = 36901

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 80388180

Time (s): cpu = 00:01:50 ; elapsed = 00:00:53 . Memory (MB): peak = 5593.824 ; gain = 229.379 ; free physical = 4716 ; free virtual = 36901

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 80388180

Time (s): cpu = 00:01:50 ; elapsed = 00:00:53 . Memory (MB): peak = 5593.824 ; gain = 229.379 ; free physical = 4716 ; free virtual = 36901

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2641 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1105 nets or LUTs. Breaked 0 LUT, combined 1105 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 86 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 67 nets.  Re-placed 360 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 67 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 360 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.70 . Memory (MB): peak = 5593.824 ; gain = 0.000 ; free physical = 4861 ; free virtual = 37050
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5593.824 ; gain = 0.000 ; free physical = 4862 ; free virtual = 37054

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1105  |                  1105  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    67  |           0  |           1  |  00:00:06  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1105  |                  1172  |           0  |           5  |  00:00:09  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1d5a426e4

Time (s): cpu = 00:04:46 ; elapsed = 00:02:18 . Memory (MB): peak = 5593.824 ; gain = 229.379 ; free physical = 5554 ; free virtual = 37743
Phase 2.4 Global Placement Core | Checksum: 18927bcdb

Time (s): cpu = 00:04:54 ; elapsed = 00:02:21 . Memory (MB): peak = 5593.824 ; gain = 229.379 ; free physical = 4977 ; free virtual = 37192
Phase 2 Global Placement | Checksum: 18927bcdb

Time (s): cpu = 00:04:54 ; elapsed = 00:02:21 . Memory (MB): peak = 5593.824 ; gain = 229.379 ; free physical = 4956 ; free virtual = 37184

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15c21dcd1

Time (s): cpu = 00:05:07 ; elapsed = 00:02:27 . Memory (MB): peak = 5593.824 ; gain = 229.379 ; free physical = 4903 ; free virtual = 37092

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 107c773c9

Time (s): cpu = 00:05:27 ; elapsed = 00:02:37 . Memory (MB): peak = 5593.824 ; gain = 229.379 ; free physical = 4870 ; free virtual = 37059

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: d269fd6a

Time (s): cpu = 00:05:31 ; elapsed = 00:02:40 . Memory (MB): peak = 5597.059 ; gain = 232.613 ; free physical = 4824 ; free virtual = 37013

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: d932bfe5

Time (s): cpu = 00:05:31 ; elapsed = 00:02:41 . Memory (MB): peak = 5597.059 ; gain = 232.613 ; free physical = 4828 ; free virtual = 37019

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 18aa156f8

Time (s): cpu = 00:05:36 ; elapsed = 00:02:45 . Memory (MB): peak = 5597.059 ; gain = 232.613 ; free physical = 5731 ; free virtual = 37920
Phase 3.3 Small Shape DP | Checksum: 21c1e97af

Time (s): cpu = 00:05:58 ; elapsed = 00:02:52 . Memory (MB): peak = 5597.059 ; gain = 232.613 ; free physical = 4663 ; free virtual = 36852

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 179c7ed77

Time (s): cpu = 00:06:03 ; elapsed = 00:02:57 . Memory (MB): peak = 5597.059 ; gain = 232.613 ; free physical = 4628 ; free virtual = 36817

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 10bb6ce96

Time (s): cpu = 00:06:04 ; elapsed = 00:02:58 . Memory (MB): peak = 5597.059 ; gain = 232.613 ; free physical = 4626 ; free virtual = 36817
Phase 3 Detail Placement | Checksum: 10bb6ce96

Time (s): cpu = 00:06:05 ; elapsed = 00:02:59 . Memory (MB): peak = 5597.059 ; gain = 232.613 ; free physical = 4625 ; free virtual = 36814

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15425889e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.424 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2021885c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 5597.059 ; gain = 0.000 ; free physical = 4660 ; free virtual = 36850
INFO: [Place 46-32] Processed net design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/left_line_buf_V_9_U/a_sum_10_fu_994, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-35] Processed net design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sdiv_23ns_15s_10_27_1_U158/stereolbm_accel_sdiv_23ns_15s_10_27_1_divider_u/E[0], inserted BUFG to drive 2953 loads.
INFO: [Place 46-35] Processed net design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/p_2_in, inserted BUFG to drive 2065 loads.
INFO: [Place 46-35] Processed net design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r, inserted BUFG to drive 1130 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/ce_r_reg_replica
INFO: [Place 46-35] Processed net design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0], inserted BUFG to drive 1267 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/ce_r, inserted BUFG to drive 1250 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dsqrt_64ns_64ns_64_21_no_dsp_1_U531/ce_r_reg_replica
INFO: [Place 46-35] Processed net design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/flow_control_loop_pipe_sequential_init_U/SR[0], inserted BUFG to drive 1293 loads.
INFO: [Place 46-56] BUFG insertion identified 7 candidate nets. Inserted BUFG: 6, Replicated BUFG Driver: 3, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 1.
Ending Physical Synthesis Task | Checksum: bfd56e9e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 5597.059 ; gain = 0.000 ; free physical = 4639 ; free virtual = 36828
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a28569ae

Time (s): cpu = 00:07:25 ; elapsed = 00:03:30 . Memory (MB): peak = 5597.059 ; gain = 232.613 ; free physical = 4643 ; free virtual = 36833

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.424. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e9479de6

Time (s): cpu = 00:07:26 ; elapsed = 00:03:31 . Memory (MB): peak = 5597.059 ; gain = 232.613 ; free physical = 4641 ; free virtual = 36831

Time (s): cpu = 00:07:26 ; elapsed = 00:03:31 . Memory (MB): peak = 5597.059 ; gain = 232.613 ; free physical = 4641 ; free virtual = 36831
Phase 4.1 Post Commit Optimization | Checksum: e9479de6

Time (s): cpu = 00:07:27 ; elapsed = 00:03:32 . Memory (MB): peak = 5597.059 ; gain = 232.613 ; free physical = 4641 ; free virtual = 36831
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5642.074 ; gain = 0.000 ; free physical = 4630 ; free virtual = 36821

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 141747564

Time (s): cpu = 00:07:33 ; elapsed = 00:03:37 . Memory (MB): peak = 5642.074 ; gain = 277.629 ; free physical = 4629 ; free virtual = 36819

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 141747564

Time (s): cpu = 00:07:34 ; elapsed = 00:03:37 . Memory (MB): peak = 5642.074 ; gain = 277.629 ; free physical = 4642 ; free virtual = 36832
Phase 4.3 Placer Reporting | Checksum: 141747564

Time (s): cpu = 00:07:34 ; elapsed = 00:03:38 . Memory (MB): peak = 5642.074 ; gain = 277.629 ; free physical = 5721 ; free virtual = 37910

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5642.074 ; gain = 0.000 ; free physical = 5715 ; free virtual = 37905

Time (s): cpu = 00:07:34 ; elapsed = 00:03:38 . Memory (MB): peak = 5642.074 ; gain = 277.629 ; free physical = 5715 ; free virtual = 37905
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a2527fb6

Time (s): cpu = 00:07:35 ; elapsed = 00:03:38 . Memory (MB): peak = 5642.074 ; gain = 277.629 ; free physical = 5632 ; free virtual = 37821
Ending Placer Task | Checksum: 165ea78e2

Time (s): cpu = 00:07:35 ; elapsed = 00:03:38 . Memory (MB): peak = 5642.074 ; gain = 277.629 ; free physical = 5550 ; free virtual = 37740
INFO: [Common 17-83] Releasing license: Implementation
198 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:40 ; elapsed = 00:03:40 . Memory (MB): peak = 5642.074 ; gain = 277.629 ; free physical = 5718 ; free virtual = 37908
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 5642.074 ; gain = 0.000 ; free physical = 4631 ; free virtual = 37052
report_design_analysis: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 5642.074 ; gain = 0.000 ; free physical = 4627 ; free virtual = 37062
INFO: [Common 17-1381] The checkpoint '/home/joinet/HLS/final_project/final_project.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 5642.074 ; gain = 0.000 ; free physical = 4823 ; free virtual = 37060
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.38 . Memory (MB): peak = 5642.074 ; gain = 0.000 ; free physical = 4803 ; free virtual = 37039
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.34 . Memory (MB): peak = 5642.074 ; gain = 0.000 ; free physical = 4824 ; free virtual = 37061
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
207 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 5642.074 ; gain = 0.000 ; free physical = 4845 ; free virtual = 37083
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 5642.074 ; gain = 0.000 ; free physical = 4522 ; free virtual = 36990
INFO: [Common 17-1381] The checkpoint '/home/joinet/HLS/final_project/final_project.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 5642.074 ; gain = 0.000 ; free physical = 5623 ; free virtual = 37907
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6dae8de4 ConstDB: 0 ShapeSum: a00f1380 RouteDB: 582cd77e
Nodegraph reading from file.  Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.54 . Memory (MB): peak = 5642.074 ; gain = 0.000 ; free physical = 4678 ; free virtual = 36967
Post Restoration Checksum: NetGraph: ad3accbe NumContArr: cfd16d1f Constraints: abd1b440 Timing: 0
Phase 1 Build RT Design | Checksum: 228ddee1d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:16 . Memory (MB): peak = 5642.074 ; gain = 0.000 ; free physical = 4667 ; free virtual = 36958

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 228ddee1d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 5642.074 ; gain = 0.000 ; free physical = 4603 ; free virtual = 36892

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 228ddee1d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:17 . Memory (MB): peak = 5642.074 ; gain = 0.000 ; free physical = 4600 ; free virtual = 36890

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 26eae06d1

Time (s): cpu = 00:00:57 ; elapsed = 00:00:20 . Memory (MB): peak = 5700.504 ; gain = 58.430 ; free physical = 5559 ; free virtual = 37848

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18363e746

Time (s): cpu = 00:01:31 ; elapsed = 00:00:34 . Memory (MB): peak = 5700.504 ; gain = 58.430 ; free physical = 3685 ; free virtual = 35974
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.617  | TNS=0.000  | WHS=-0.090 | THS=-226.257|


Router Utilization Summary
  Global Vertical Routing Utilization    = 2.28651e-05 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 94815
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 79469
  Number of Partially Routed Nets     = 15346
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 1c1a55c10

Time (s): cpu = 00:02:30 ; elapsed = 00:00:54 . Memory (MB): peak = 5772.613 ; gain = 130.539 ; free physical = 4377 ; free virtual = 36669

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c1a55c10

Time (s): cpu = 00:02:31 ; elapsed = 00:00:54 . Memory (MB): peak = 5772.613 ; gain = 130.539 ; free physical = 4374 ; free virtual = 36663
Phase 3 Initial Routing | Checksum: 2da8f0c6b

Time (s): cpu = 00:03:21 ; elapsed = 00:01:13 . Memory (MB): peak = 5910.629 ; gain = 268.555 ; free physical = 5338 ; free virtual = 37627

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 24459
 Number of Nodes with overlaps = 2171
 Number of Nodes with overlaps = 397
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.088  | TNS=0.000  | WHS=-0.049 | THS=-0.490 |

Phase 4.1 Global Iteration 0 | Checksum: 23b97f872

Time (s): cpu = 00:09:01 ; elapsed = 00:04:16 . Memory (MB): peak = 5974.660 ; gain = 332.586 ; free physical = 4356 ; free virtual = 36646

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 18204f0ec

Time (s): cpu = 00:09:03 ; elapsed = 00:04:17 . Memory (MB): peak = 5974.660 ; gain = 332.586 ; free physical = 4357 ; free virtual = 36647
Phase 4 Rip-up And Reroute | Checksum: 18204f0ec

Time (s): cpu = 00:09:04 ; elapsed = 00:04:17 . Memory (MB): peak = 5974.660 ; gain = 332.586 ; free physical = 4357 ; free virtual = 36648

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e601c34b

Time (s): cpu = 00:09:31 ; elapsed = 00:04:27 . Memory (MB): peak = 5974.660 ; gain = 332.586 ; free physical = 5133 ; free virtual = 37423
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.088  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1e601c34b

Time (s): cpu = 00:09:32 ; elapsed = 00:04:27 . Memory (MB): peak = 5974.660 ; gain = 332.586 ; free physical = 5445 ; free virtual = 37734

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e601c34b

Time (s): cpu = 00:09:32 ; elapsed = 00:04:27 . Memory (MB): peak = 5974.660 ; gain = 332.586 ; free physical = 5411 ; free virtual = 37700
Phase 5 Delay and Skew Optimization | Checksum: 1e601c34b

Time (s): cpu = 00:09:32 ; elapsed = 00:04:28 . Memory (MB): peak = 5974.660 ; gain = 332.586 ; free physical = 5361 ; free virtual = 37650

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a9c982fb

Time (s): cpu = 00:09:59 ; elapsed = 00:04:37 . Memory (MB): peak = 5974.660 ; gain = 332.586 ; free physical = 4429 ; free virtual = 36719
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.088  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21eafedd1

Time (s): cpu = 00:09:59 ; elapsed = 00:04:37 . Memory (MB): peak = 5974.660 ; gain = 332.586 ; free physical = 4431 ; free virtual = 36721
Phase 6 Post Hold Fix | Checksum: 21eafedd1

Time (s): cpu = 00:10:00 ; elapsed = 00:04:38 . Memory (MB): peak = 5974.660 ; gain = 332.586 ; free physical = 4426 ; free virtual = 36718

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.0649 %
  Global Horizontal Routing Utilization  = 12.3953 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 232b21b4c

Time (s): cpu = 00:10:02 ; elapsed = 00:04:39 . Memory (MB): peak = 5974.660 ; gain = 332.586 ; free physical = 4424 ; free virtual = 36714

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 232b21b4c

Time (s): cpu = 00:10:03 ; elapsed = 00:04:40 . Memory (MB): peak = 5974.660 ; gain = 332.586 ; free physical = 4420 ; free virtual = 36710

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 232b21b4c

Time (s): cpu = 00:10:11 ; elapsed = 00:04:46 . Memory (MB): peak = 5974.660 ; gain = 332.586 ; free physical = 4415 ; free virtual = 36706

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 232b21b4c

Time (s): cpu = 00:10:12 ; elapsed = 00:04:47 . Memory (MB): peak = 5974.660 ; gain = 332.586 ; free physical = 4417 ; free virtual = 36708

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.088  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 232b21b4c

Time (s): cpu = 00:10:24 ; elapsed = 00:04:49 . Memory (MB): peak = 5974.660 ; gain = 332.586 ; free physical = 4420 ; free virtual = 36709
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:10:24 ; elapsed = 00:04:50 . Memory (MB): peak = 5974.660 ; gain = 332.586 ; free physical = 4530 ; free virtual = 36820

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
222 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:47 ; elapsed = 00:04:58 . Memory (MB): peak = 5974.660 ; gain = 332.586 ; free physical = 4533 ; free virtual = 36823
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 5974.660 ; gain = 0.000 ; free physical = 5018 ; free virtual = 37588
report_design_analysis: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 5974.660 ; gain = 0.000 ; free physical = 4205 ; free virtual = 36789
INFO: [Common 17-1381] The checkpoint '/home/joinet/HLS/final_project/final_project.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 5974.660 ; gain = 0.000 ; free physical = 4448 ; free virtual = 36797
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/joinet/HLS/final_project/final_project.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:49 ; elapsed = 00:00:12 . Memory (MB): peak = 5974.660 ; gain = 0.000 ; free physical = 3667 ; free virtual = 36016
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/joinet/HLS/final_project/final_project.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:52 ; elapsed = 00:00:14 . Memory (MB): peak = 5974.660 ; gain = 0.000 ; free physical = 3496 ; free virtual = 35844
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
234 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 5974.660 ; gain = 0.000 ; free physical = 4072 ; free virtual = 36447
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5974.660 ; gain = 0.000 ; free physical = 4999 ; free virtual = 37376
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout input design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__0 input design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1 input design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2 input design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout output design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__0 output design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1 output design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2 output design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout multiplier stage design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__0 multiplier stage design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1 multiplier stage design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2 multiplier stage design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout__0 multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_ln199_reg_8517_reg multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_ln199_reg_8517_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_ln199_reg_8517_reg__0 multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_ln199_reg_8517_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 66 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 42 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 320 Warnings, 74 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 281 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 6279.848 ; gain = 305.188 ; free physical = 4099 ; free virtual = 36488
INFO: [Common 17-206] Exiting Vivado at Wed Jun 22 01:38:06 2022...
