<stg><name>conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8</name>


<trans_list>

<trans id="114" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten132 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten132"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %feat = alloca i32 1

]]></Node>
<StgValue><ssdm name="feat"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten145 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten145"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_to_conv3, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_to_conv3, void @empty_23, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i14 0, i14 %indvar_flatten145

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i6 0, i6 %feat

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i10 0, i10 %indvar_flatten132

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i5 0, i5 %i_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc149

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc149:0 %indvar_flatten145_load = load i14 %indvar_flatten145

]]></Node>
<StgValue><ssdm name="indvar_flatten145_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc149:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc149:2 %icmp_ln371 = icmp_eq  i14 %indvar_flatten145_load, i14 9248

]]></Node>
<StgValue><ssdm name="icmp_ln371"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc149:3 %add_ln371_1 = add i14 %indvar_flatten145_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln371_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc149:4 %br_ln371 = br i1 %icmp_ln371, void %for.inc155, void %for.end157.exitStub

]]></Node>
<StgValue><ssdm name="br_ln371"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc155:0 %j_load = load i5 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc155:1 %i_3_load = load i5 %i_3

]]></Node>
<StgValue><ssdm name="i_3_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc155:2 %indvar_flatten132_load = load i10 %indvar_flatten132

]]></Node>
<StgValue><ssdm name="indvar_flatten132_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc155:3 %feat_load = load i6 %feat

]]></Node>
<StgValue><ssdm name="feat_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc155:4 %add_ln371 = add i6 %feat_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln371"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc155:7 %icmp_ln372 = icmp_eq  i10 %indvar_flatten132_load, i10 289

]]></Node>
<StgValue><ssdm name="icmp_ln372"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc155:8 %select_ln371 = select i1 %icmp_ln372, i5 0, i5 %i_3_load

]]></Node>
<StgValue><ssdm name="select_ln371"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc155:9 %select_ln371_1 = select i1 %icmp_ln372, i6 %add_ln371, i6 %feat_load

]]></Node>
<StgValue><ssdm name="select_ln371_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="6">
<![CDATA[
for.inc155:10 %zext_ln374 = zext i6 %select_ln371_1

]]></Node>
<StgValue><ssdm name="zext_ln374"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
for.inc155:11 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln371_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc155:12 %add_ln374 = add i10 %tmp_s, i10 %zext_ln374

]]></Node>
<StgValue><ssdm name="add_ln374"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc155:14 %xor_ln371 = xor i1 %icmp_ln372, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln371"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc155:15 %icmp_ln373 = icmp_eq  i5 %j_load, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln373"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc155:16 %and_ln371 = and i1 %icmp_ln373, i1 %xor_ln371

]]></Node>
<StgValue><ssdm name="and_ln371"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc155:17 %add_ln372 = add i5 %select_ln371, i5 1

]]></Node>
<StgValue><ssdm name="add_ln372"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc155:19 %or_ln372 = or i1 %and_ln371, i1 %icmp_ln372

]]></Node>
<StgValue><ssdm name="or_ln372"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc155:20 %select_ln372 = select i1 %or_ln372, i5 0, i5 %j_load

]]></Node>
<StgValue><ssdm name="select_ln372"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc155:21 %select_ln372_1 = select i1 %and_ln371, i5 %add_ln372, i5 %select_ln371

]]></Node>
<StgValue><ssdm name="select_ln372_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="5">
<![CDATA[
for.inc155:22 %zext_ln374_1 = zext i5 %select_ln372_1

]]></Node>
<StgValue><ssdm name="zext_ln374_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc155:23 %add_ln374_1 = add i10 %add_ln374, i10 %zext_ln374_1

]]></Node>
<StgValue><ssdm name="add_ln374_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="10">
<![CDATA[
for.inc155:24 %zext_ln374_2 = zext i10 %add_ln374_1

]]></Node>
<StgValue><ssdm name="zext_ln374_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155:25 %layer2_output_tile_addr = getelementptr i32 %layer2_output_tile, i64 0, i64 %zext_ln374_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155:26 %layer2_output_tile_1_addr = getelementptr i32 %layer2_output_tile_1, i64 0, i64 %zext_ln374_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_1_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155:27 %layer2_output_tile_2_addr = getelementptr i32 %layer2_output_tile_2, i64 0, i64 %zext_ln374_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_2_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155:28 %layer2_output_tile_3_addr = getelementptr i32 %layer2_output_tile_3, i64 0, i64 %zext_ln374_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_3_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155:29 %layer2_output_tile_4_addr = getelementptr i32 %layer2_output_tile_4, i64 0, i64 %zext_ln374_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_4_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155:30 %layer2_output_tile_5_addr = getelementptr i32 %layer2_output_tile_5, i64 0, i64 %zext_ln374_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_5_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155:31 %layer2_output_tile_6_addr = getelementptr i32 %layer2_output_tile_6, i64 0, i64 %zext_ln374_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_6_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155:32 %layer2_output_tile_7_addr = getelementptr i32 %layer2_output_tile_7, i64 0, i64 %zext_ln374_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_7_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155:33 %layer2_output_tile_8_addr = getelementptr i32 %layer2_output_tile_8, i64 0, i64 %zext_ln374_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_8_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155:34 %layer2_output_tile_9_addr = getelementptr i32 %layer2_output_tile_9, i64 0, i64 %zext_ln374_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_9_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155:35 %layer2_output_tile_10_addr = getelementptr i32 %layer2_output_tile_10, i64 0, i64 %zext_ln374_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_10_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155:36 %layer2_output_tile_11_addr = getelementptr i32 %layer2_output_tile_11, i64 0, i64 %zext_ln374_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_11_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155:37 %layer2_output_tile_12_addr = getelementptr i32 %layer2_output_tile_12, i64 0, i64 %zext_ln374_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_12_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155:38 %layer2_output_tile_13_addr = getelementptr i32 %layer2_output_tile_13, i64 0, i64 %zext_ln374_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_13_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155:39 %layer2_output_tile_14_addr = getelementptr i32 %layer2_output_tile_14, i64 0, i64 %zext_ln374_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_14_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155:40 %layer2_output_tile_15_addr = getelementptr i32 %layer2_output_tile_15, i64 0, i64 %zext_ln374_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_15_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155:41 %layer2_output_tile_16_addr = getelementptr i32 %layer2_output_tile_16, i64 0, i64 %zext_ln374_2

]]></Node>
<StgValue><ssdm name="layer2_output_tile_16_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:44 %layer2_output_tile_load = load i10 %layer2_output_tile_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:45 %layer2_output_tile_1_load = load i10 %layer2_output_tile_1_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_1_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:46 %layer2_output_tile_2_load = load i10 %layer2_output_tile_2_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_2_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:47 %layer2_output_tile_3_load = load i10 %layer2_output_tile_3_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_3_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:48 %layer2_output_tile_4_load = load i10 %layer2_output_tile_4_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_4_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:49 %layer2_output_tile_5_load = load i10 %layer2_output_tile_5_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_5_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:50 %layer2_output_tile_6_load = load i10 %layer2_output_tile_6_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_6_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:51 %layer2_output_tile_7_load = load i10 %layer2_output_tile_7_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_7_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:52 %layer2_output_tile_8_load = load i10 %layer2_output_tile_8_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_8_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:53 %layer2_output_tile_9_load = load i10 %layer2_output_tile_9_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_9_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:54 %layer2_output_tile_10_load = load i10 %layer2_output_tile_10_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_10_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:55 %layer2_output_tile_11_load = load i10 %layer2_output_tile_11_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_11_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:56 %layer2_output_tile_12_load = load i10 %layer2_output_tile_12_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_12_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:57 %layer2_output_tile_13_load = load i10 %layer2_output_tile_13_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_13_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:58 %layer2_output_tile_14_load = load i10 %layer2_output_tile_14_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_14_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:59 %layer2_output_tile_15_load = load i10 %layer2_output_tile_15_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_15_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:60 %layer2_output_tile_16_load = load i10 %layer2_output_tile_16_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_16_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc155:64 %add_ln373 = add i5 %select_ln372, i5 1

]]></Node>
<StgValue><ssdm name="add_ln373"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc155:65 %add_ln372_1 = add i10 %indvar_flatten132_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln372_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc155:66 %select_ln372_2 = select i1 %icmp_ln372, i10 1, i10 %add_ln372_1

]]></Node>
<StgValue><ssdm name="select_ln372_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc155:67 %store_ln373 = store i14 %add_ln371_1, i14 %indvar_flatten145

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc155:68 %store_ln373 = store i6 %select_ln371_1, i6 %feat

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc155:69 %store_ln373 = store i10 %select_ln372_2, i10 %indvar_flatten132

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc155:70 %store_ln373 = store i5 %select_ln372_1, i5 %i_3

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc155:71 %store_ln373 = store i5 %add_ln373, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0">
<![CDATA[
for.end157.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc155:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc155:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc155:13 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc155:18 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_372_7_VITIS_LOOP_373_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc155:42 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc155:43 %specloopname_ln373 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln373"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:44 %layer2_output_tile_load = load i10 %layer2_output_tile_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:45 %layer2_output_tile_1_load = load i10 %layer2_output_tile_1_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_1_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:46 %layer2_output_tile_2_load = load i10 %layer2_output_tile_2_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_2_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:47 %layer2_output_tile_3_load = load i10 %layer2_output_tile_3_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_3_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:48 %layer2_output_tile_4_load = load i10 %layer2_output_tile_4_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_4_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:49 %layer2_output_tile_5_load = load i10 %layer2_output_tile_5_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_5_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:50 %layer2_output_tile_6_load = load i10 %layer2_output_tile_6_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_6_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:51 %layer2_output_tile_7_load = load i10 %layer2_output_tile_7_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_7_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:52 %layer2_output_tile_8_load = load i10 %layer2_output_tile_8_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_8_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:53 %layer2_output_tile_9_load = load i10 %layer2_output_tile_9_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_9_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:54 %layer2_output_tile_10_load = load i10 %layer2_output_tile_10_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_10_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:55 %layer2_output_tile_11_load = load i10 %layer2_output_tile_11_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_11_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:56 %layer2_output_tile_12_load = load i10 %layer2_output_tile_12_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_12_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:57 %layer2_output_tile_13_load = load i10 %layer2_output_tile_13_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_13_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:58 %layer2_output_tile_14_load = load i10 %layer2_output_tile_14_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_14_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:59 %layer2_output_tile_15_load = load i10 %layer2_output_tile_15_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_15_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="10">
<![CDATA[
for.inc155:60 %layer2_output_tile_16_load = load i10 %layer2_output_tile_16_addr

]]></Node>
<StgValue><ssdm name="layer2_output_tile_16_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="5">
<![CDATA[
for.inc155:61 %tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %layer2_output_tile_load, i32 %layer2_output_tile_1_load, i32 %layer2_output_tile_2_load, i32 %layer2_output_tile_3_load, i32 %layer2_output_tile_4_load, i32 %layer2_output_tile_5_load, i32 %layer2_output_tile_6_load, i32 %layer2_output_tile_7_load, i32 %layer2_output_tile_8_load, i32 %layer2_output_tile_9_load, i32 %layer2_output_tile_10_load, i32 %layer2_output_tile_11_load, i32 %layer2_output_tile_12_load, i32 %layer2_output_tile_13_load, i32 %layer2_output_tile_14_load, i32 %layer2_output_tile_15_load, i32 %layer2_output_tile_16_load, i5 %select_ln372

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
for.inc155:62 %bitcast_ln374 = bitcast i32 %tmp_24

]]></Node>
<StgValue><ssdm name="bitcast_ln374"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc155:63 %write_ln374 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv2_to_conv3, i32 %bitcast_ln374

]]></Node>
<StgValue><ssdm name="write_ln374"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
for.inc155:72 %br_ln373 = br void %for.inc149

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="124" name="layer2_output_tile" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="layer2_output_tile_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="layer2_output_tile_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="layer2_output_tile_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="layer2_output_tile_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="layer2_output_tile_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="layer2_output_tile_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="layer2_output_tile_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="layer2_output_tile_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="layer2_output_tile_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="layer2_output_tile_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="layer2_output_tile_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="layer2_output_tile_12" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="layer2_output_tile_13" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="layer2_output_tile_14" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="layer2_output_tile_15" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="layer2_output_tile_16" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer2_output_tile_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="conv2_to_conv3" dir="1" iftype="3">
<core>FIFO_LUTRAM</core><StgValue><ssdm name="conv2_to_conv3"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="143" from="StgValue_142" to="j" fromId="142" toId="5">
</dataflow>
<dataflow id="144" from="StgValue_142" to="i_3" fromId="142" toId="6">
</dataflow>
<dataflow id="145" from="StgValue_142" to="indvar_flatten132" fromId="142" toId="7">
</dataflow>
<dataflow id="146" from="StgValue_142" to="feat" fromId="142" toId="8">
</dataflow>
<dataflow id="147" from="StgValue_142" to="indvar_flatten145" fromId="142" toId="9">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="148" toId="10">
</dataflow>
<dataflow id="150" from="conv2_to_conv3" to="specmemcore_ln0" fromId="141" toId="10">
</dataflow>
<dataflow id="152" from="StgValue_151" to="specmemcore_ln0" fromId="151" toId="10">
</dataflow>
<dataflow id="154" from="StgValue_153" to="specmemcore_ln0" fromId="153" toId="10">
</dataflow>
<dataflow id="156" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="10">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="157" toId="11">
</dataflow>
<dataflow id="159" from="conv2_to_conv3" to="specinterface_ln0" fromId="141" toId="11">
</dataflow>
<dataflow id="161" from="empty_23" to="specinterface_ln0" fromId="160" toId="11">
</dataflow>
<dataflow id="163" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="11">
</dataflow>
<dataflow id="164" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="11">
</dataflow>
<dataflow id="166" from="empty_42" to="specinterface_ln0" fromId="165" toId="11">
</dataflow>
<dataflow id="167" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="11">
</dataflow>
<dataflow id="168" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="11">
</dataflow>
<dataflow id="169" from="empty_42" to="specinterface_ln0" fromId="165" toId="11">
</dataflow>
<dataflow id="170" from="empty_42" to="specinterface_ln0" fromId="165" toId="11">
</dataflow>
<dataflow id="171" from="empty_42" to="specinterface_ln0" fromId="165" toId="11">
</dataflow>
<dataflow id="172" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="11">
</dataflow>
<dataflow id="173" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="11">
</dataflow>
<dataflow id="174" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="11">
</dataflow>
<dataflow id="175" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="11">
</dataflow>
<dataflow id="176" from="empty_42" to="specinterface_ln0" fromId="165" toId="11">
</dataflow>
<dataflow id="177" from="empty_42" to="specinterface_ln0" fromId="165" toId="11">
</dataflow>
<dataflow id="179" from="StgValue_178" to="specinterface_ln0" fromId="178" toId="11">
</dataflow>
<dataflow id="180" from="StgValue_162" to="specinterface_ln0" fromId="162" toId="11">
</dataflow>
<dataflow id="182" from="StgValue_181" to="store_ln0" fromId="181" toId="12">
</dataflow>
<dataflow id="183" from="indvar_flatten145" to="store_ln0" fromId="9" toId="12">
</dataflow>
<dataflow id="185" from="StgValue_184" to="store_ln0" fromId="184" toId="13">
</dataflow>
<dataflow id="186" from="feat" to="store_ln0" fromId="8" toId="13">
</dataflow>
<dataflow id="188" from="StgValue_187" to="store_ln0" fromId="187" toId="14">
</dataflow>
<dataflow id="189" from="indvar_flatten132" to="store_ln0" fromId="7" toId="14">
</dataflow>
<dataflow id="191" from="StgValue_190" to="store_ln0" fromId="190" toId="15">
</dataflow>
<dataflow id="192" from="i_3" to="store_ln0" fromId="6" toId="15">
</dataflow>
<dataflow id="193" from="StgValue_190" to="store_ln0" fromId="190" toId="16">
</dataflow>
<dataflow id="194" from="j" to="store_ln0" fromId="5" toId="16">
</dataflow>
<dataflow id="195" from="indvar_flatten145" to="indvar_flatten145_load" fromId="9" toId="18">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="196" toId="19">
</dataflow>
<dataflow id="198" from="StgValue_178" to="specpipeline_ln0" fromId="178" toId="19">
</dataflow>
<dataflow id="199" from="StgValue_162" to="specpipeline_ln0" fromId="162" toId="19">
</dataflow>
<dataflow id="200" from="StgValue_142" to="specpipeline_ln0" fromId="142" toId="19">
</dataflow>
<dataflow id="201" from="StgValue_162" to="specpipeline_ln0" fromId="162" toId="19">
</dataflow>
<dataflow id="203" from="p_str" to="specpipeline_ln0" fromId="202" toId="19">
</dataflow>
<dataflow id="204" from="indvar_flatten145_load" to="icmp_ln371" fromId="18" toId="20">
</dataflow>
<dataflow id="206" from="StgValue_205" to="icmp_ln371" fromId="205" toId="20">
</dataflow>
<dataflow id="207" from="indvar_flatten145_load" to="add_ln371_1" fromId="18" toId="21">
</dataflow>
<dataflow id="209" from="StgValue_208" to="add_ln371_1" fromId="208" toId="21">
</dataflow>
<dataflow id="210" from="icmp_ln371" to="br_ln371" fromId="20" toId="22">
</dataflow>
<dataflow id="211" from="j" to="j_load" fromId="5" toId="23">
</dataflow>
<dataflow id="212" from="i_3" to="i_3_load" fromId="6" toId="24">
</dataflow>
<dataflow id="213" from="indvar_flatten132" to="indvar_flatten132_load" fromId="7" toId="25">
</dataflow>
<dataflow id="214" from="feat" to="feat_load" fromId="8" toId="26">
</dataflow>
<dataflow id="215" from="feat_load" to="add_ln371" fromId="26" toId="27">
</dataflow>
<dataflow id="217" from="StgValue_216" to="add_ln371" fromId="216" toId="27">
</dataflow>
<dataflow id="218" from="indvar_flatten132_load" to="icmp_ln372" fromId="25" toId="28">
</dataflow>
<dataflow id="220" from="StgValue_219" to="icmp_ln372" fromId="219" toId="28">
</dataflow>
<dataflow id="221" from="icmp_ln372" to="select_ln371" fromId="28" toId="29">
</dataflow>
<dataflow id="222" from="StgValue_190" to="select_ln371" fromId="190" toId="29">
</dataflow>
<dataflow id="223" from="i_3_load" to="select_ln371" fromId="24" toId="29">
</dataflow>
<dataflow id="224" from="icmp_ln372" to="select_ln371_1" fromId="28" toId="30">
</dataflow>
<dataflow id="225" from="add_ln371" to="select_ln371_1" fromId="27" toId="30">
</dataflow>
<dataflow id="226" from="feat_load" to="select_ln371_1" fromId="26" toId="30">
</dataflow>
<dataflow id="227" from="select_ln371_1" to="zext_ln374" fromId="30" toId="31">
</dataflow>
<dataflow id="229" from="_ssdm_op_BitConcatenate.i10.i6.i4" to="tmp_s" fromId="228" toId="32">
</dataflow>
<dataflow id="230" from="select_ln371_1" to="tmp_s" fromId="30" toId="32">
</dataflow>
<dataflow id="232" from="StgValue_231" to="tmp_s" fromId="231" toId="32">
</dataflow>
<dataflow id="233" from="tmp_s" to="add_ln374" fromId="32" toId="33">
</dataflow>
<dataflow id="234" from="zext_ln374" to="add_ln374" fromId="31" toId="33">
</dataflow>
<dataflow id="235" from="icmp_ln372" to="xor_ln371" fromId="28" toId="34">
</dataflow>
<dataflow id="237" from="StgValue_236" to="xor_ln371" fromId="236" toId="34">
</dataflow>
<dataflow id="238" from="j_load" to="icmp_ln373" fromId="23" toId="35">
</dataflow>
<dataflow id="240" from="StgValue_239" to="icmp_ln373" fromId="239" toId="35">
</dataflow>
<dataflow id="241" from="icmp_ln373" to="and_ln371" fromId="35" toId="36">
</dataflow>
<dataflow id="242" from="xor_ln371" to="and_ln371" fromId="34" toId="36">
</dataflow>
<dataflow id="243" from="select_ln371" to="add_ln372" fromId="29" toId="37">
</dataflow>
<dataflow id="245" from="StgValue_244" to="add_ln372" fromId="244" toId="37">
</dataflow>
<dataflow id="246" from="and_ln371" to="or_ln372" fromId="36" toId="38">
</dataflow>
<dataflow id="247" from="icmp_ln372" to="or_ln372" fromId="28" toId="38">
</dataflow>
<dataflow id="248" from="or_ln372" to="select_ln372" fromId="38" toId="39">
</dataflow>
<dataflow id="249" from="StgValue_190" to="select_ln372" fromId="190" toId="39">
</dataflow>
<dataflow id="250" from="j_load" to="select_ln372" fromId="23" toId="39">
</dataflow>
<dataflow id="251" from="and_ln371" to="select_ln372_1" fromId="36" toId="40">
</dataflow>
<dataflow id="252" from="add_ln372" to="select_ln372_1" fromId="37" toId="40">
</dataflow>
<dataflow id="253" from="select_ln371" to="select_ln372_1" fromId="29" toId="40">
</dataflow>
<dataflow id="254" from="select_ln372_1" to="zext_ln374_1" fromId="40" toId="41">
</dataflow>
<dataflow id="255" from="add_ln374" to="add_ln374_1" fromId="33" toId="42">
</dataflow>
<dataflow id="256" from="zext_ln374_1" to="add_ln374_1" fromId="41" toId="42">
</dataflow>
<dataflow id="257" from="add_ln374_1" to="zext_ln374_2" fromId="42" toId="43">
</dataflow>
<dataflow id="258" from="layer2_output_tile" to="layer2_output_tile_addr" fromId="124" toId="44">
</dataflow>
<dataflow id="260" from="StgValue_259" to="layer2_output_tile_addr" fromId="259" toId="44">
</dataflow>
<dataflow id="261" from="zext_ln374_2" to="layer2_output_tile_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="262" from="layer2_output_tile_1" to="layer2_output_tile_1_addr" fromId="125" toId="45">
</dataflow>
<dataflow id="263" from="StgValue_259" to="layer2_output_tile_1_addr" fromId="259" toId="45">
</dataflow>
<dataflow id="264" from="zext_ln374_2" to="layer2_output_tile_1_addr" fromId="43" toId="45">
</dataflow>
<dataflow id="265" from="layer2_output_tile_2" to="layer2_output_tile_2_addr" fromId="126" toId="46">
</dataflow>
<dataflow id="266" from="StgValue_259" to="layer2_output_tile_2_addr" fromId="259" toId="46">
</dataflow>
<dataflow id="267" from="zext_ln374_2" to="layer2_output_tile_2_addr" fromId="43" toId="46">
</dataflow>
<dataflow id="268" from="layer2_output_tile_3" to="layer2_output_tile_3_addr" fromId="127" toId="47">
</dataflow>
<dataflow id="269" from="StgValue_259" to="layer2_output_tile_3_addr" fromId="259" toId="47">
</dataflow>
<dataflow id="270" from="zext_ln374_2" to="layer2_output_tile_3_addr" fromId="43" toId="47">
</dataflow>
<dataflow id="271" from="layer2_output_tile_4" to="layer2_output_tile_4_addr" fromId="128" toId="48">
</dataflow>
<dataflow id="272" from="StgValue_259" to="layer2_output_tile_4_addr" fromId="259" toId="48">
</dataflow>
<dataflow id="273" from="zext_ln374_2" to="layer2_output_tile_4_addr" fromId="43" toId="48">
</dataflow>
<dataflow id="274" from="layer2_output_tile_5" to="layer2_output_tile_5_addr" fromId="129" toId="49">
</dataflow>
<dataflow id="275" from="StgValue_259" to="layer2_output_tile_5_addr" fromId="259" toId="49">
</dataflow>
<dataflow id="276" from="zext_ln374_2" to="layer2_output_tile_5_addr" fromId="43" toId="49">
</dataflow>
<dataflow id="277" from="layer2_output_tile_6" to="layer2_output_tile_6_addr" fromId="130" toId="50">
</dataflow>
<dataflow id="278" from="StgValue_259" to="layer2_output_tile_6_addr" fromId="259" toId="50">
</dataflow>
<dataflow id="279" from="zext_ln374_2" to="layer2_output_tile_6_addr" fromId="43" toId="50">
</dataflow>
<dataflow id="280" from="layer2_output_tile_7" to="layer2_output_tile_7_addr" fromId="131" toId="51">
</dataflow>
<dataflow id="281" from="StgValue_259" to="layer2_output_tile_7_addr" fromId="259" toId="51">
</dataflow>
<dataflow id="282" from="zext_ln374_2" to="layer2_output_tile_7_addr" fromId="43" toId="51">
</dataflow>
<dataflow id="283" from="layer2_output_tile_8" to="layer2_output_tile_8_addr" fromId="132" toId="52">
</dataflow>
<dataflow id="284" from="StgValue_259" to="layer2_output_tile_8_addr" fromId="259" toId="52">
</dataflow>
<dataflow id="285" from="zext_ln374_2" to="layer2_output_tile_8_addr" fromId="43" toId="52">
</dataflow>
<dataflow id="286" from="layer2_output_tile_9" to="layer2_output_tile_9_addr" fromId="133" toId="53">
</dataflow>
<dataflow id="287" from="StgValue_259" to="layer2_output_tile_9_addr" fromId="259" toId="53">
</dataflow>
<dataflow id="288" from="zext_ln374_2" to="layer2_output_tile_9_addr" fromId="43" toId="53">
</dataflow>
<dataflow id="289" from="layer2_output_tile_10" to="layer2_output_tile_10_addr" fromId="134" toId="54">
</dataflow>
<dataflow id="290" from="StgValue_259" to="layer2_output_tile_10_addr" fromId="259" toId="54">
</dataflow>
<dataflow id="291" from="zext_ln374_2" to="layer2_output_tile_10_addr" fromId="43" toId="54">
</dataflow>
<dataflow id="292" from="layer2_output_tile_11" to="layer2_output_tile_11_addr" fromId="135" toId="55">
</dataflow>
<dataflow id="293" from="StgValue_259" to="layer2_output_tile_11_addr" fromId="259" toId="55">
</dataflow>
<dataflow id="294" from="zext_ln374_2" to="layer2_output_tile_11_addr" fromId="43" toId="55">
</dataflow>
<dataflow id="295" from="layer2_output_tile_12" to="layer2_output_tile_12_addr" fromId="136" toId="56">
</dataflow>
<dataflow id="296" from="StgValue_259" to="layer2_output_tile_12_addr" fromId="259" toId="56">
</dataflow>
<dataflow id="297" from="zext_ln374_2" to="layer2_output_tile_12_addr" fromId="43" toId="56">
</dataflow>
<dataflow id="298" from="layer2_output_tile_13" to="layer2_output_tile_13_addr" fromId="137" toId="57">
</dataflow>
<dataflow id="299" from="StgValue_259" to="layer2_output_tile_13_addr" fromId="259" toId="57">
</dataflow>
<dataflow id="300" from="zext_ln374_2" to="layer2_output_tile_13_addr" fromId="43" toId="57">
</dataflow>
<dataflow id="301" from="layer2_output_tile_14" to="layer2_output_tile_14_addr" fromId="138" toId="58">
</dataflow>
<dataflow id="302" from="StgValue_259" to="layer2_output_tile_14_addr" fromId="259" toId="58">
</dataflow>
<dataflow id="303" from="zext_ln374_2" to="layer2_output_tile_14_addr" fromId="43" toId="58">
</dataflow>
<dataflow id="304" from="layer2_output_tile_15" to="layer2_output_tile_15_addr" fromId="139" toId="59">
</dataflow>
<dataflow id="305" from="StgValue_259" to="layer2_output_tile_15_addr" fromId="259" toId="59">
</dataflow>
<dataflow id="306" from="zext_ln374_2" to="layer2_output_tile_15_addr" fromId="43" toId="59">
</dataflow>
<dataflow id="307" from="layer2_output_tile_16" to="layer2_output_tile_16_addr" fromId="140" toId="60">
</dataflow>
<dataflow id="308" from="StgValue_259" to="layer2_output_tile_16_addr" fromId="259" toId="60">
</dataflow>
<dataflow id="309" from="zext_ln374_2" to="layer2_output_tile_16_addr" fromId="43" toId="60">
</dataflow>
<dataflow id="310" from="layer2_output_tile_addr" to="layer2_output_tile_load" fromId="44" toId="61">
</dataflow>
<dataflow id="311" from="layer2_output_tile_1_addr" to="layer2_output_tile_1_load" fromId="45" toId="62">
</dataflow>
<dataflow id="312" from="layer2_output_tile_2_addr" to="layer2_output_tile_2_load" fromId="46" toId="63">
</dataflow>
<dataflow id="313" from="layer2_output_tile_3_addr" to="layer2_output_tile_3_load" fromId="47" toId="64">
</dataflow>
<dataflow id="314" from="layer2_output_tile_4_addr" to="layer2_output_tile_4_load" fromId="48" toId="65">
</dataflow>
<dataflow id="315" from="layer2_output_tile_5_addr" to="layer2_output_tile_5_load" fromId="49" toId="66">
</dataflow>
<dataflow id="316" from="layer2_output_tile_6_addr" to="layer2_output_tile_6_load" fromId="50" toId="67">
</dataflow>
<dataflow id="317" from="layer2_output_tile_7_addr" to="layer2_output_tile_7_load" fromId="51" toId="68">
</dataflow>
<dataflow id="318" from="layer2_output_tile_8_addr" to="layer2_output_tile_8_load" fromId="52" toId="69">
</dataflow>
<dataflow id="319" from="layer2_output_tile_9_addr" to="layer2_output_tile_9_load" fromId="53" toId="70">
</dataflow>
<dataflow id="320" from="layer2_output_tile_10_addr" to="layer2_output_tile_10_load" fromId="54" toId="71">
</dataflow>
<dataflow id="321" from="layer2_output_tile_11_addr" to="layer2_output_tile_11_load" fromId="55" toId="72">
</dataflow>
<dataflow id="322" from="layer2_output_tile_12_addr" to="layer2_output_tile_12_load" fromId="56" toId="73">
</dataflow>
<dataflow id="323" from="layer2_output_tile_13_addr" to="layer2_output_tile_13_load" fromId="57" toId="74">
</dataflow>
<dataflow id="324" from="layer2_output_tile_14_addr" to="layer2_output_tile_14_load" fromId="58" toId="75">
</dataflow>
<dataflow id="325" from="layer2_output_tile_15_addr" to="layer2_output_tile_15_load" fromId="59" toId="76">
</dataflow>
<dataflow id="326" from="layer2_output_tile_16_addr" to="layer2_output_tile_16_load" fromId="60" toId="77">
</dataflow>
<dataflow id="327" from="select_ln372" to="add_ln373" fromId="39" toId="78">
</dataflow>
<dataflow id="328" from="StgValue_244" to="add_ln373" fromId="244" toId="78">
</dataflow>
<dataflow id="329" from="indvar_flatten132_load" to="add_ln372_1" fromId="25" toId="79">
</dataflow>
<dataflow id="331" from="StgValue_330" to="add_ln372_1" fromId="330" toId="79">
</dataflow>
<dataflow id="332" from="icmp_ln372" to="select_ln372_2" fromId="28" toId="80">
</dataflow>
<dataflow id="333" from="StgValue_330" to="select_ln372_2" fromId="330" toId="80">
</dataflow>
<dataflow id="334" from="add_ln372_1" to="select_ln372_2" fromId="79" toId="80">
</dataflow>
<dataflow id="335" from="add_ln371_1" to="store_ln373" fromId="21" toId="81">
</dataflow>
<dataflow id="336" from="indvar_flatten145" to="store_ln373" fromId="9" toId="81">
</dataflow>
<dataflow id="337" from="select_ln371_1" to="store_ln373" fromId="30" toId="82">
</dataflow>
<dataflow id="338" from="feat" to="store_ln373" fromId="8" toId="82">
</dataflow>
<dataflow id="339" from="select_ln372_2" to="store_ln373" fromId="80" toId="83">
</dataflow>
<dataflow id="340" from="indvar_flatten132" to="store_ln373" fromId="7" toId="83">
</dataflow>
<dataflow id="341" from="select_ln372_1" to="store_ln373" fromId="40" toId="84">
</dataflow>
<dataflow id="342" from="i_3" to="store_ln373" fromId="6" toId="84">
</dataflow>
<dataflow id="343" from="add_ln373" to="store_ln373" fromId="78" toId="85">
</dataflow>
<dataflow id="344" from="j" to="store_ln373" fromId="5" toId="85">
</dataflow>
<dataflow id="346" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="345" toId="86">
</dataflow>
<dataflow id="348" from="STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8_str" to="specloopname_ln0" fromId="347" toId="86">
</dataflow>
<dataflow id="350" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="349" toId="87">
</dataflow>
<dataflow id="352" from="StgValue_351" to="speclooptripcount_ln0" fromId="351" toId="87">
</dataflow>
<dataflow id="353" from="StgValue_351" to="speclooptripcount_ln0" fromId="351" toId="87">
</dataflow>
<dataflow id="354" from="StgValue_351" to="speclooptripcount_ln0" fromId="351" toId="87">
</dataflow>
<dataflow id="355" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="196" toId="88">
</dataflow>
<dataflow id="356" from="StgValue_178" to="specpipeline_ln0" fromId="178" toId="88">
</dataflow>
<dataflow id="357" from="StgValue_162" to="specpipeline_ln0" fromId="162" toId="88">
</dataflow>
<dataflow id="358" from="StgValue_142" to="specpipeline_ln0" fromId="142" toId="88">
</dataflow>
<dataflow id="359" from="StgValue_162" to="specpipeline_ln0" fromId="162" toId="88">
</dataflow>
<dataflow id="360" from="p_str" to="specpipeline_ln0" fromId="202" toId="88">
</dataflow>
<dataflow id="361" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="345" toId="89">
</dataflow>
<dataflow id="363" from="VITIS_LOOP_372_7_VITIS_LOOP_373_8_str" to="specloopname_ln0" fromId="362" toId="89">
</dataflow>
<dataflow id="364" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="196" toId="90">
</dataflow>
<dataflow id="365" from="StgValue_178" to="specpipeline_ln0" fromId="178" toId="90">
</dataflow>
<dataflow id="366" from="StgValue_162" to="specpipeline_ln0" fromId="162" toId="90">
</dataflow>
<dataflow id="367" from="StgValue_142" to="specpipeline_ln0" fromId="142" toId="90">
</dataflow>
<dataflow id="368" from="StgValue_162" to="specpipeline_ln0" fromId="162" toId="90">
</dataflow>
<dataflow id="369" from="p_str" to="specpipeline_ln0" fromId="202" toId="90">
</dataflow>
<dataflow id="370" from="_ssdm_op_SpecLoopName" to="specloopname_ln373" fromId="345" toId="91">
</dataflow>
<dataflow id="372" from="empty_8" to="specloopname_ln373" fromId="371" toId="91">
</dataflow>
<dataflow id="373" from="layer2_output_tile_addr" to="layer2_output_tile_load" fromId="44" toId="92">
</dataflow>
<dataflow id="374" from="layer2_output_tile_1_addr" to="layer2_output_tile_1_load" fromId="45" toId="93">
</dataflow>
<dataflow id="375" from="layer2_output_tile_2_addr" to="layer2_output_tile_2_load" fromId="46" toId="94">
</dataflow>
<dataflow id="376" from="layer2_output_tile_3_addr" to="layer2_output_tile_3_load" fromId="47" toId="95">
</dataflow>
<dataflow id="377" from="layer2_output_tile_4_addr" to="layer2_output_tile_4_load" fromId="48" toId="96">
</dataflow>
<dataflow id="378" from="layer2_output_tile_5_addr" to="layer2_output_tile_5_load" fromId="49" toId="97">
</dataflow>
<dataflow id="379" from="layer2_output_tile_6_addr" to="layer2_output_tile_6_load" fromId="50" toId="98">
</dataflow>
<dataflow id="380" from="layer2_output_tile_7_addr" to="layer2_output_tile_7_load" fromId="51" toId="99">
</dataflow>
<dataflow id="381" from="layer2_output_tile_8_addr" to="layer2_output_tile_8_load" fromId="52" toId="100">
</dataflow>
<dataflow id="382" from="layer2_output_tile_9_addr" to="layer2_output_tile_9_load" fromId="53" toId="101">
</dataflow>
<dataflow id="383" from="layer2_output_tile_10_addr" to="layer2_output_tile_10_load" fromId="54" toId="102">
</dataflow>
<dataflow id="384" from="layer2_output_tile_11_addr" to="layer2_output_tile_11_load" fromId="55" toId="103">
</dataflow>
<dataflow id="385" from="layer2_output_tile_12_addr" to="layer2_output_tile_12_load" fromId="56" toId="104">
</dataflow>
<dataflow id="386" from="layer2_output_tile_13_addr" to="layer2_output_tile_13_load" fromId="57" toId="105">
</dataflow>
<dataflow id="387" from="layer2_output_tile_14_addr" to="layer2_output_tile_14_load" fromId="58" toId="106">
</dataflow>
<dataflow id="388" from="layer2_output_tile_15_addr" to="layer2_output_tile_15_load" fromId="59" toId="107">
</dataflow>
<dataflow id="389" from="layer2_output_tile_16_addr" to="layer2_output_tile_16_load" fromId="60" toId="108">
</dataflow>
<dataflow id="391" from="_ssdm_op_Mux.ap_auto.17f32.i5" to="tmp_24" fromId="390" toId="109">
</dataflow>
<dataflow id="392" from="layer2_output_tile_load" to="tmp_24" fromId="92" toId="109">
</dataflow>
<dataflow id="393" from="layer2_output_tile_1_load" to="tmp_24" fromId="93" toId="109">
</dataflow>
<dataflow id="394" from="layer2_output_tile_2_load" to="tmp_24" fromId="94" toId="109">
</dataflow>
<dataflow id="395" from="layer2_output_tile_3_load" to="tmp_24" fromId="95" toId="109">
</dataflow>
<dataflow id="396" from="layer2_output_tile_4_load" to="tmp_24" fromId="96" toId="109">
</dataflow>
<dataflow id="397" from="layer2_output_tile_5_load" to="tmp_24" fromId="97" toId="109">
</dataflow>
<dataflow id="398" from="layer2_output_tile_6_load" to="tmp_24" fromId="98" toId="109">
</dataflow>
<dataflow id="399" from="layer2_output_tile_7_load" to="tmp_24" fromId="99" toId="109">
</dataflow>
<dataflow id="400" from="layer2_output_tile_8_load" to="tmp_24" fromId="100" toId="109">
</dataflow>
<dataflow id="401" from="layer2_output_tile_9_load" to="tmp_24" fromId="101" toId="109">
</dataflow>
<dataflow id="402" from="layer2_output_tile_10_load" to="tmp_24" fromId="102" toId="109">
</dataflow>
<dataflow id="403" from="layer2_output_tile_11_load" to="tmp_24" fromId="103" toId="109">
</dataflow>
<dataflow id="404" from="layer2_output_tile_12_load" to="tmp_24" fromId="104" toId="109">
</dataflow>
<dataflow id="405" from="layer2_output_tile_13_load" to="tmp_24" fromId="105" toId="109">
</dataflow>
<dataflow id="406" from="layer2_output_tile_14_load" to="tmp_24" fromId="106" toId="109">
</dataflow>
<dataflow id="407" from="layer2_output_tile_15_load" to="tmp_24" fromId="107" toId="109">
</dataflow>
<dataflow id="408" from="layer2_output_tile_16_load" to="tmp_24" fromId="108" toId="109">
</dataflow>
<dataflow id="409" from="select_ln372" to="tmp_24" fromId="39" toId="109">
</dataflow>
<dataflow id="410" from="tmp_24" to="bitcast_ln374" fromId="109" toId="110">
</dataflow>
<dataflow id="412" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln374" fromId="411" toId="111">
</dataflow>
<dataflow id="413" from="conv2_to_conv3" to="write_ln374" fromId="141" toId="111">
</dataflow>
<dataflow id="414" from="bitcast_ln374" to="write_ln374" fromId="110" toId="111">
</dataflow>
<dataflow id="415" from="icmp_ln371" to="StgValue_2" fromId="20" toId="2">
</dataflow>
</dataflows>


</stg>
