Design Name: fpga_core
Run Directory: /home/hosni/OpenFPGA/clear/openlane/fpga_core/runs/23_03_20_17_16
----------------------------------------

Magic DRC Summary:
Source: /home/hosni/OpenFPGA/clear/openlane/fpga_core/runs/23_03_20_17_16/reports/signoff/drc.rpt
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /home/hosni/OpenFPGA/clear/openlane/fpga_core/runs/23_03_20_17_16/logs/signoff/31-fpga_core.lef.lvs.log
Number of nets: 11971                      |Number of nets: 11971                      
Design is LVS clean.
----------------------------------------

Antenna Summary:
No antenna report found.