#ifndef _XNN_REG_OFFSET_H_
#define _XNN_REG_OFFSET_H_


#define    XNN0_REG_OFFSET            0x000
#define    XNN1_REG_OFFSET            0x080
#define    MIXW1_REG_OFFSET           0x100
#define    MIXW2_REG_OFFSET           0x180
#define    MIXR1_REG_OFFSET           0x200
#define    MIXR2_REG_OFFSET           0x280
#define    RBC_REG_OFFSET             0xF00
#define    MIXR0_REG_OFFSET           0xF80

#define    C_XNN0_MNG_CTRL          (XNN0_REG_OFFSET  + 0x00)
#define    C_XNN0_CNV_UPD           (XNN0_REG_OFFSET  + 0x10)
#define    C_XNN0_CNV_CTRL          (XNN0_REG_OFFSET  + 0x14)
#define    C_XNN0_CNV_H             (XNN0_REG_OFFSET  + 0x18)
#define    C_XNN0_CNV_W             (XNN0_REG_OFFSET  + 0x1C)
#define    C_XNN0_CNV_C             (XNN0_REG_OFFSET  + 0x20)
#define    C_XNN0_CNV_BH            (XNN0_REG_OFFSET  + 0x24)
#define    C_XNN0_CNV_BW            (XNN0_REG_OFFSET  + 0x28)
#define    C_XNN0_CNV_P0            (XNN0_REG_OFFSET  + 0x2C)
#define    C_XNN0_CNV_P1            (XNN0_REG_OFFSET  + 0x30)
#define    C_XNN0_CNV_P2            (XNN0_REG_OFFSET  + 0x34)
#define    C_XNN0_XTF_CTRL          (XNN0_REG_OFFSET  + 0x40)
#define    C_XNN0_BNR_CTRL          (XNN0_REG_OFFSET  + 0x50)
#define    C_XNN0_BNR_P             (XNN0_REG_OFFSET  + 0x54)
#define    C_XNN0_RLU_CTRL          (XNN0_REG_OFFSET  + 0x60)
#define    C_XNN0_RLU_P             (XNN0_REG_OFFSET  + 0x64)
#define    C_XNN0_QTZ_CTRL          (XNN0_REG_OFFSET  + 0x70)
#define    C_XNN1_MNG_CTRL          (XNN1_REG_OFFSET  + 0x00)
#define    C_XNN1_CNV_UPD           (XNN1_REG_OFFSET  + 0x10)
#define    C_XNN1_CNV_CTRL          (XNN1_REG_OFFSET  + 0x14)
#define    C_XNN1_CNV_H             (XNN1_REG_OFFSET  + 0x18)
#define    C_XNN1_CNV_W             (XNN1_REG_OFFSET  + 0x1C)
#define    C_XNN1_CNV_C             (XNN1_REG_OFFSET  + 0x20)
#define    C_XNN1_CNV_BH            (XNN1_REG_OFFSET  + 0x24)
#define    C_XNN1_CNV_BW            (XNN1_REG_OFFSET  + 0x28)
#define    C_XNN1_CNV_P0            (XNN1_REG_OFFSET  + 0x2C)
#define    C_XNN1_CNV_P1            (XNN1_REG_OFFSET  + 0x30)
#define    C_XNN1_CNV_P2            (XNN1_REG_OFFSET  + 0x34)
#define    C_XNN1_XTF_CTRL          (XNN1_REG_OFFSET  + 0x40)
#define    C_XNN1_BNR_CTRL          (XNN1_REG_OFFSET  + 0x50)
#define    C_XNN1_BNR_P             (XNN1_REG_OFFSET  + 0x54)
#define    C_XNN1_RLU_CTRL          (XNN1_REG_OFFSET  + 0x60)
#define    C_XNN1_RLU_P             (XNN1_REG_OFFSET  + 0x64)
#define    C_XNN1_QTZ_CTRL          (XNN1_REG_OFFSET  + 0x70)
#define    C_MIXW1_ENABLE           (MIXW1_REG_OFFSET + 0x00)
#define    C_MIXW1_CFG_UPD          (MIXW1_REG_OFFSET + 0x04)
#define    C_MIXW1_GEN_UPD          (MIXW1_REG_OFFSET + 0x08)
#define    C_MIXW1_CTRL             (MIXW1_REG_OFFSET + 0x0C)
#define    C_MIXW1_X_STRIDE         (MIXW1_REG_OFFSET + 0x1C)
#define    C_MIXW1_Y_STRIDE         (MIXW1_REG_OFFSET + 0x20)
#define    C_MIXW1_Y_ADDR           (MIXW1_REG_OFFSET + 0x24)
#define    C_MIXW1_ENABLE_SHD       (MIXW1_REG_OFFSET + 0x30)
#define    C_MIXW1_Y_ADDR_SHD       (MIXW1_REG_OFFSET + 0x34)
#define    C_MIXW1_DBG_STATE        (MIXW1_REG_OFFSET + 0x40)
#define    C_MIXW1_DBG_Y_PTR        (MIXW1_REG_OFFSET + 0x44)
#define    C_MIXW1_DBG_CMD_CNT      (MIXW1_REG_OFFSET + 0x4C)
#define    C_MIXW1_DBG_RSP_CNT      (MIXW1_REG_OFFSET + 0x50)
#define    C_MIXW1_IMSC             (MIXW1_REG_OFFSET + 0x60)
#define    C_MIXW1_RIS              (MIXW1_REG_OFFSET + 0x64)
#define    C_MIXW1_MIS              (MIXW1_REG_OFFSET + 0x68)
#define    C_MIXW1_ICR              (MIXW1_REG_OFFSET + 0x6C)
#define    C_MIXW1_ISR              (MIXW1_REG_OFFSET + 0x70)
#define    C_MIXW1_LEAK_EN          (MIXW1_REG_OFFSET + 0x78)
#define    C_MIXW1_SW_LEAK          (MIXW1_REG_OFFSET + 0x7C)
#define    C_MIXW2_ENABLE           (MIXW2_REG_OFFSET + 0x00)
#define    C_MIXW2_CFG_UPD          (MIXW2_REG_OFFSET + 0x04)
#define    C_MIXW2_GEN_UPD          (MIXW2_REG_OFFSET + 0x08)
#define    C_MIXW2_CTRL             (MIXW2_REG_OFFSET + 0x0C)
#define    C_MIXW2_X_STRIDE         (MIXW2_REG_OFFSET + 0x1C)
#define    C_MIXW2_Y_STRIDE         (MIXW2_REG_OFFSET + 0x20)
#define    C_MIXW2_Y_ADDR           (MIXW2_REG_OFFSET + 0x24)
#define    C_MIXW2_ENABLE_SHD       (MIXW2_REG_OFFSET + 0x30)
#define    C_MIXW2_Y_ADDR_SHD       (MIXW2_REG_OFFSET + 0x34)
#define    C_MIXW2_DBG_STATE        (MIXW2_REG_OFFSET + 0x40)
#define    C_MIXW2_DBG_Y_PTR        (MIXW2_REG_OFFSET + 0x44)
#define    C_MIXW2_DBG_CMD_CNT      (MIXW2_REG_OFFSET + 0x4C)
#define    C_MIXW2_DBG_RSP_CNT      (MIXW2_REG_OFFSET + 0x50)
#define    C_MIXW2_IMSC             (MIXW2_REG_OFFSET + 0x60)
#define    C_MIXW2_RIS              (MIXW2_REG_OFFSET + 0x64)
#define    C_MIXW2_MIS              (MIXW2_REG_OFFSET + 0x68)
#define    C_MIXW2_ICR              (MIXW2_REG_OFFSET + 0x6C)
#define    C_MIXW2_ISR              (MIXW2_REG_OFFSET + 0x70)
#define    C_MIXW2_LEAK_EN          (MIXW2_REG_OFFSET + 0x78)
#define    C_MIXW2_SW_LEAK          (MIXW2_REG_OFFSET + 0x7C)
#define    C_MIXR1_ENABLE           (MIXR1_REG_OFFSET + 0x00)
#define    C_MIXR1_SW_START         (MIXR1_REG_OFFSET + 0x04)
#define    C_MIXR1_GEN_UPD          (MIXR1_REG_OFFSET + 0x08)
#define    C_MIXR1_CTRL             (MIXR1_REG_OFFSET + 0x0C)
#define    C_MIXR1_X_LENGTH         (MIXR1_REG_OFFSET + 0x10)
#define    C_MIXR1_Y_LENGTH         (MIXR1_REG_OFFSET + 0x14)
#define    C_MIXR1_Z_LENGTH         (MIXR1_REG_OFFSET + 0x18)
#define    C_MIXR1_X_STRIDE         (MIXR1_REG_OFFSET + 0x1C)
#define    C_MIXR1_Y_STRIDE         (MIXR1_REG_OFFSET + 0x20)
#define    C_MIXR1_Y_ADDR           (MIXR1_REG_OFFSET + 0x24)
#define    C_MIXR1_ENABLE_SHD       (MIXR1_REG_OFFSET + 0x30)
#define    C_MIXR1_Y_ADDR_SHD       (MIXR1_REG_OFFSET + 0x34)
#define    C_MIXR1_DBG_STATE        (MIXR1_REG_OFFSET + 0x40)
#define    C_MIXR1_DBG_Y_PTR        (MIXR1_REG_OFFSET + 0x44)
#define    C_MIXR1_DBG_CMD_CNT      (MIXR1_REG_OFFSET + 0x4C)
#define    C_MIXR1_DBG_RSP_CNT      (MIXR1_REG_OFFSET + 0x50)
#define    C_MIXR1_DBG_FIFO         (MIXR1_REG_OFFSET + 0x54)
#define    C_MIXR1_IMSC             (MIXR1_REG_OFFSET + 0x60)
#define    C_MIXR1_RIS              (MIXR1_REG_OFFSET + 0x64)
#define    C_MIXR1_MIS              (MIXR1_REG_OFFSET + 0x68)
#define    C_MIXR1_ICR              (MIXR1_REG_OFFSET + 0x6C)
#define    C_MIXR1_ISR              (MIXR1_REG_OFFSET + 0x70)
#define    C_MIXR1_LEAK_EN          (MIXR1_REG_OFFSET + 0x78)
#define    C_MIXR1_SW_LEAK          (MIXR1_REG_OFFSET + 0x7C)
#define    C_MIXR2_ENABLE           (MIXR2_REG_OFFSET + 0x00)
#define    C_MIXR2_SW_START         (MIXR2_REG_OFFSET + 0x04)
#define    C_MIXR2_GEN_UPD          (MIXR2_REG_OFFSET + 0x08)
#define    C_MIXR2_CTRL             (MIXR2_REG_OFFSET + 0x0C)
#define    C_MIXR2_X_LENGTH         (MIXR2_REG_OFFSET + 0x10)
#define    C_MIXR2_Y_LENGTH         (MIXR2_REG_OFFSET + 0x14)
#define    C_MIXR2_Z_LENGTH         (MIXR2_REG_OFFSET + 0x18)
#define    C_MIXR2_X_STRIDE         (MIXR2_REG_OFFSET + 0x1C)
#define    C_MIXR2_Y_STRIDE         (MIXR2_REG_OFFSET + 0x20)
#define    C_MIXR2_Y_ADDR           (MIXR2_REG_OFFSET + 0x24)
#define    C_MIXR2_ENABLE_SHD       (MIXR2_REG_OFFSET + 0x30)
#define    C_MIXR2_Y_ADDR_SHD       (MIXR2_REG_OFFSET + 0x34)
#define    C_MIXR2_DBG_STATE        (MIXR2_REG_OFFSET + 0x40)
#define    C_MIXR2_DBG_Y_PTR        (MIXR2_REG_OFFSET + 0x44)
#define    C_MIXR2_DBG_CMD_CNT      (MIXR2_REG_OFFSET + 0x4C)
#define    C_MIXR2_DBG_RSP_CNT      (MIXR2_REG_OFFSET + 0x50)
#define    C_MIXR2_DBG_FIFO         (MIXR2_REG_OFFSET + 0x54)
#define    C_MIXR2_IMSC             (MIXR2_REG_OFFSET + 0x60)
#define    C_MIXR2_RIS              (MIXR2_REG_OFFSET + 0x64)
#define    C_MIXR2_MIS              (MIXR2_REG_OFFSET + 0x68)
#define    C_MIXR2_ICR              (MIXR2_REG_OFFSET + 0x6C)
#define    C_MIXR2_ISR              (MIXR2_REG_OFFSET + 0x70)
#define    C_MIXR2_LEAK_EN          (MIXR2_REG_OFFSET + 0x78)
#define    C_MIXR2_SW_LEAK          (MIXR2_REG_OFFSET + 0x7C)
#define    C_RBC_TIMER_EN           (RBC_REG_OFFSET   + 0x00)
#define    C_RBC_TIMER_THD          (RBC_REG_OFFSET   + 0x04)
#define    C_RBC_WAIT_THD           (RBC_REG_OFFSET   + 0x08)
#define    C_RBC_DBG_CMD_CNT        (RBC_REG_OFFSET   + 0x40)
#define    C_RBC_DBG_CMD_HI         (RBC_REG_OFFSET   + 0x44)
#define    C_RBC_DBG_CMD_LO         (RBC_REG_OFFSET   + 0x48)
#define    C_RBC_IMSC               (RBC_REG_OFFSET   + 0x60)
#define    C_RBC_RIS                (RBC_REG_OFFSET   + 0x64)
#define    C_RBC_MIS                (RBC_REG_OFFSET   + 0x68)
#define    C_RBC_ICR                (RBC_REG_OFFSET   + 0x6C)
#define    C_RBC_ISR                (RBC_REG_OFFSET   + 0x70)
#define    C_MIXR0_ENABLE           (MIXR0_REG_OFFSET + 0x00)
#define    C_MIXR0_SW_START         (MIXR0_REG_OFFSET + 0x04)
#define    C_MIXR0_GEN_UPD          (MIXR0_REG_OFFSET + 0x08)
#define    C_MIXR0_CTRL             (MIXR0_REG_OFFSET + 0x0C)
#define    C_MIXR0_X_LENGTH         (MIXR0_REG_OFFSET + 0x10)
#define    C_MIXR0_Y_LENGTH         (MIXR0_REG_OFFSET + 0x14)
#define    C_MIXR0_Z_LENGTH         (MIXR0_REG_OFFSET + 0x18)
#define    C_MIXR0_X_STRIDE         (MIXR0_REG_OFFSET + 0x1C)
#define    C_MIXR0_Y_STRIDE         (MIXR0_REG_OFFSET + 0x20)
#define    C_MIXR0_Y_ADDR           (MIXR0_REG_OFFSET + 0x24)
#define    C_MIXR0_ENABLE_SHD       (MIXR0_REG_OFFSET + 0x30)
#define    C_MIXR0_Y_ADDR_SHD       (MIXR0_REG_OFFSET + 0x34)
#define    C_MIXR0_DBG_STATE        (MIXR0_REG_OFFSET + 0x40)
#define    C_MIXR0_DBG_Y_PTR        (MIXR0_REG_OFFSET + 0x44)
#define    C_MIXR0_DBG_CMD_CNT      (MIXR0_REG_OFFSET + 0x4C)
#define    C_MIXR0_DBG_RSP_CNT      (MIXR0_REG_OFFSET + 0x50)
#define    C_MIXR0_DBG_FIFO         (MIXR0_REG_OFFSET + 0x54)
#define    C_MIXR0_IMSC             (MIXR0_REG_OFFSET + 0x60)
#define    C_MIXR0_RIS              (MIXR0_REG_OFFSET + 0x64)
#define    C_MIXR0_MIS              (MIXR0_REG_OFFSET + 0x68)
#define    C_MIXR0_ICR              (MIXR0_REG_OFFSET + 0x6C)
#define    C_MIXR0_ISR              (MIXR0_REG_OFFSET + 0x70)
#define    C_MIXR0_LEAK_EN          (MIXR0_REG_OFFSET + 0x78)
#define    C_MIXR0_SW_LEAK          (MIXR0_REG_OFFSET + 0x7C)

#endif
