{
  "module_name": "arm64_exception_types.h",
  "hash_id": "88832f477bf6c2586cb077dc79524bb2d8fdc2faa3685bedbf09df14c11d9b64",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/arch/arm64/util/arm64_exception_types.h",
  "human_readable_source": "\n#ifndef ARCH_PERF_ARM64_EXCEPTION_TYPES_H\n#define ARCH_PERF_ARM64_EXCEPTION_TYPES_H\n\n \n#define HVC_STUB_ERR\t\t  0xbadca11\n\n \n#define ARM_EXCEPTION_IRQ\t\t0\n#define ARM_EXCEPTION_EL1_SERROR\t1\n#define ARM_EXCEPTION_TRAP\t\t2\n#define ARM_EXCEPTION_IL\t\t3\n \n#define ARM_EXCEPTION_HYP_GONE\t\tHVC_STUB_ERR\n\n#define kvm_arm_exception_type\t\t\t\t\t\\\n\t{ARM_EXCEPTION_IRQ,\t\t\"IRQ\"\t\t},\t\\\n\t{ARM_EXCEPTION_EL1_SERROR,\t\"SERROR\"\t},\t\\\n\t{ARM_EXCEPTION_TRAP,\t\t\"TRAP\"\t\t},\t\\\n\t{ARM_EXCEPTION_IL,\t\t\"ILLEGAL\"\t},\t\\\n\t{ARM_EXCEPTION_HYP_GONE,\t\"HYP_GONE\"\t}\n\n \n#define ESR_ELx_EC_UNKNOWN\t(0x00)\n#define ESR_ELx_EC_WFx\t\t(0x01)\n \n#define ESR_ELx_EC_CP15_32\t(0x03)\n#define ESR_ELx_EC_CP15_64\t(0x04)\n#define ESR_ELx_EC_CP14_MR\t(0x05)\n#define ESR_ELx_EC_CP14_LS\t(0x06)\n#define ESR_ELx_EC_FP_ASIMD\t(0x07)\n#define ESR_ELx_EC_CP10_ID\t(0x08)\t \n#define ESR_ELx_EC_PAC\t\t(0x09)\t \n \n#define ESR_ELx_EC_CP14_64\t(0x0C)\n \n#define ESR_ELx_EC_ILL\t\t(0x0E)\n \n#define ESR_ELx_EC_SVC32\t(0x11)\n#define ESR_ELx_EC_HVC32\t(0x12)\t \n#define ESR_ELx_EC_SMC32\t(0x13)\t \n \n#define ESR_ELx_EC_SVC64\t(0x15)\n#define ESR_ELx_EC_HVC64\t(0x16)\t \n#define ESR_ELx_EC_SMC64\t(0x17)\t \n#define ESR_ELx_EC_SYS64\t(0x18)\n#define ESR_ELx_EC_SVE\t\t(0x19)\n#define ESR_ELx_EC_ERET\t\t(0x1a)\t \n \n#define ESR_ELx_EC_IMP_DEF\t(0x1f)\t \n#define ESR_ELx_EC_IABT_LOW\t(0x20)\n#define ESR_ELx_EC_IABT_CUR\t(0x21)\n#define ESR_ELx_EC_PC_ALIGN\t(0x22)\n \n#define ESR_ELx_EC_DABT_LOW\t(0x24)\n#define ESR_ELx_EC_DABT_CUR\t(0x25)\n#define ESR_ELx_EC_SP_ALIGN\t(0x26)\n \n#define ESR_ELx_EC_FP_EXC32\t(0x28)\n \n#define ESR_ELx_EC_FP_EXC64\t(0x2C)\n \n#define ESR_ELx_EC_SERROR\t(0x2F)\n#define ESR_ELx_EC_BREAKPT_LOW\t(0x30)\n#define ESR_ELx_EC_BREAKPT_CUR\t(0x31)\n#define ESR_ELx_EC_SOFTSTP_LOW\t(0x32)\n#define ESR_ELx_EC_SOFTSTP_CUR\t(0x33)\n#define ESR_ELx_EC_WATCHPT_LOW\t(0x34)\n#define ESR_ELx_EC_WATCHPT_CUR\t(0x35)\n \n#define ESR_ELx_EC_BKPT32\t(0x38)\n \n#define ESR_ELx_EC_VECTOR32\t(0x3A)\t \n \n#define ESR_ELx_EC_BRK64\t(0x3C)\n \n#define ESR_ELx_EC_MAX\t\t(0x3F)\n\n#define ECN(x) { ESR_ELx_EC_##x, #x }\n\n#define kvm_arm_exception_class \\\n\tECN(UNKNOWN), ECN(WFx), ECN(CP15_32), ECN(CP15_64), ECN(CP14_MR), \\\n\tECN(CP14_LS), ECN(FP_ASIMD), ECN(CP10_ID), ECN(PAC), ECN(CP14_64), \\\n\tECN(SVC64), ECN(HVC64), ECN(SMC64), ECN(SYS64), ECN(SVE), \\\n\tECN(IMP_DEF), ECN(IABT_LOW), ECN(IABT_CUR), \\\n\tECN(PC_ALIGN), ECN(DABT_LOW), ECN(DABT_CUR), \\\n\tECN(SP_ALIGN), ECN(FP_EXC32), ECN(FP_EXC64), ECN(SERROR), \\\n\tECN(BREAKPT_LOW), ECN(BREAKPT_CUR), ECN(SOFTSTP_LOW), \\\n\tECN(SOFTSTP_CUR), ECN(WATCHPT_LOW), ECN(WATCHPT_CUR), \\\n\tECN(BKPT32), ECN(VECTOR32), ECN(BRK64)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}