{
  "creator": "Next Generation Place and Route (Version nextpnr-0.4-63-g16ffd02a)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000000"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:3.1-107.10"
      },
      "ports": {
        "uart_tx": {
          "direction": "output",
          "bits": [ 3878890 ]
        },
        "uart_rx": {
          "direction": "input",
          "bits": [ 3878889 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 838, 838, 838, 0, 1712694640, 1127493970 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3878887 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 3878886 ]
        }
      },
      "cells": {
        "txBitNumber_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:50.1-106.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879019 ],
            "CE": [ 3879015 ],
            "Q": [ 3879018 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879016 ]
          }
        },
        "txBitNumber_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:50.1-106.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879024 ],
            "CE": [ 3879015 ],
            "Q": [ 3879023 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879021 ]
          }
        },
        "txBitNumber_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:50.1-106.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879030 ],
            "CE": [ 3879015 ],
            "Q": [ 3879029 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879027 ]
          }
        },
        "txByteCounter_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:50.1-106.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879047 ],
            "CE": [ 3879045 ],
            "Q": [ 3878992 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879046 ]
          }
        },
        "txByteCounter_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:50.1-106.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879050 ],
            "CE": [ 3879045 ],
            "Q": [ 3878991 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879049 ]
          }
        },
        "txByteCounter_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:50.1-106.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879056 ],
            "CE": [ 3879045 ],
            "Q": [ 3878994 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879055 ]
          }
        },
        "txByteCounter_DFFRE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:50.1-106.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879060 ],
            "CE": [ 3879045 ],
            "Q": [ 3878993 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879059 ]
          }
        },
        "txState_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:50.1-106.4|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879314 ],
            "Q": [ 3878901 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879222 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878943 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878944 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879522 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878954 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878955 ],
            "CLK": [  ],
            "D": [ 3878961 ],
            "C": [ 3878960 ],
            "B": [ 3878959 ],
            "A": [ 3878958 ]
          }
        },
        "dataOut_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878965 ],
            "CLK": [  ],
            "D": [ 3878989 ],
            "C": [ 3878988 ],
            "B": [ 3878987 ],
            "A": [ 3878901 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0011110111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878965 ],
            "Q": [ 3878967 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [ 3878994 ],
            "C": [ 3878993 ],
            "B": [ 3878992 ],
            "A": [ 3878991 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001111111111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878965 ],
            "Q": [ 3878970 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [ 3878994 ],
            "C": [ 3878993 ],
            "B": [ 3878991 ],
            "A": [ 3878992 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000110100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878965 ],
            "Q": [ 3878973 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [ 3878994 ],
            "C": [ 3878993 ],
            "B": [ 3878992 ],
            "A": [ 3878991 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1011101000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878965 ],
            "Q": [ 3878976 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [ 3878993 ],
            "C": [ 3878991 ],
            "B": [ 3878992 ],
            "A": [ 3878994 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0010000000000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878965 ],
            "Q": [ 3878979 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [ 3878994 ],
            "C": [ 3878991 ],
            "B": [ 3878992 ],
            "A": [ 3878993 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1100110111000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878965 ],
            "Q": [ 3878982 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [ 3878994 ],
            "C": [ 3878993 ],
            "B": [ 3878992 ],
            "A": [ 3878991 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0011000100111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878965 ],
            "Q": [ 3878985 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [ 3878994 ],
            "C": [ 3878992 ],
            "B": [ 3878993 ],
            "A": [ 3878991 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879529 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879535 ],
            "CLK": [  ],
            "D": [ 3878940 ],
            "C": [ 3878926 ],
            "B": [ 3878932 ],
            "A": [ 3878909 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879493 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879492 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879530 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879534 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txBitNumber_DFFRE_Q_1_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879024 ],
            "CLK": [  ],
            "D": [ 3878989 ],
            "C": [ 3878988 ],
            "B": [ 3878987 ],
            "A": [ 3878901 ]
          }
        },
        "txBitNumber_DFFRE_Q_2_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879030 ],
            "CLK": [  ],
            "D": [ 3878989 ],
            "C": [ 3878988 ],
            "B": [ 3878987 ],
            "A": [ 3878901 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879015 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878988 ],
            "B": [ 3878987 ],
            "A": [ 3878989 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879501 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txBitNumber_DFFRE_Q_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879019 ],
            "CLK": [  ],
            "D": [ 3878989 ],
            "C": [ 3878988 ],
            "B": [ 3878987 ],
            "A": [ 3878901 ]
          }
        },
        "txByteCounter_DFFRE_Q_1_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879050 ],
            "CLK": [  ],
            "D": [ 3879053 ],
            "C": [ 3878904 ],
            "B": [ 3878902 ],
            "A": [ 3878901 ]
          }
        },
        "txByteCounter_DFFRE_Q_2_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879056 ],
            "CLK": [  ],
            "D": [ 3879053 ],
            "C": [ 3878904 ],
            "B": [ 3878902 ],
            "A": [ 3878901 ]
          }
        },
        "txByteCounter_DFFRE_Q_3_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879060 ],
            "CLK": [  ],
            "D": [ 3879053 ],
            "C": [ 3878904 ],
            "B": [ 3878902 ],
            "A": [ 3878901 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879045 ],
            "CLK": [  ],
            "D": [ 3879053 ],
            "C": [ 3879066 ],
            "B": [ 3879064 ],
            "A": [ 3878904 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879064 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878902 ],
            "A": [ 3878901 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879069 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879070 ],
            "B": [ 3879064 ],
            "A": [ 3878904 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_LUT3_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879072 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878914 ],
            "B": [ 3878920 ],
            "A": [ 3878940 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_LUT3_I1_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879074 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878926 ],
            "B": [ 3878932 ],
            "A": [ 3878909 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_LUT3_I1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879076 ],
            "CLK": [  ],
            "D": [ 3879069 ],
            "C": [ 3878897 ],
            "B": [ 3879074 ],
            "A": [ 3879072 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_1_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879463 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879091 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879092 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879488 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879098 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879099 ],
            "CLK": [  ],
            "D": [ 3879109 ],
            "C": [ 3879107 ],
            "B": [ 3879105 ],
            "A": [ 3879103 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879505 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879487 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879114 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879115 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879462 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879119 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879120 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879506 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879521 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879127 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879128 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879132 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879133 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879140 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879141 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879145 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879146 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879047 ],
            "CLK": [  ],
            "D": [ 3879053 ],
            "C": [ 3878904 ],
            "B": [ 3878902 ],
            "A": [ 3878901 ]
          }
        },
        "txPinRegister_DFFSE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879212 ],
            "CLK": [  ],
            "D": [ 3878904 ],
            "C": [ 3879053 ],
            "B": [ 3878902 ],
            "A": [ 3878901 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111010011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879552 ],
            "CE": [ 3879212 ],
            "Q": [ 3879214 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [ 3879222 ],
            "C": [ 3879220 ],
            "B": [ 3879219 ],
            "A": [ 3879217 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879220 ],
            "CLK": [  ],
            "D": [ 3878901 ],
            "C": [ 3879018 ],
            "B": [ 3879226 ],
            "A": [ 3879225 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879225 ],
            "CLK": [  ],
            "D": [ 3879023 ],
            "C": [ 3879029 ],
            "B": [ 3878976 ],
            "A": [ 3878979 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879226 ],
            "CLK": [  ],
            "D": [ 3879029 ],
            "C": [ 3879023 ],
            "B": [ 3878982 ],
            "A": [ 3878985 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O_LUT4_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879103 ],
            "CLK": [  ],
            "D": [ 3879455 ],
            "C": [ 3879336 ],
            "B": [ 3879338 ],
            "A": [ 3879362 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879230 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879029 ],
            "B": [ 3878970 ],
            "A": [ 3878973 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879231 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879029 ],
            "A": [ 3878967 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879219 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878901 ],
            "B": [ 3879018 ],
            "A": [ 3878902 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879236 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879023 ],
            "B": [ 3879029 ],
            "A": [ 3879219 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111111110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879314 ],
            "Q": [ 3878902 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [ 3879066 ],
            "C": [ 3879236 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879314 ],
            "Q": [ 3878904 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879245 ],
            "A": [ 3879244 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879066 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879244 ],
            "A": [ 3879245 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879105 ],
            "CLK": [  ],
            "D": [ 3879364 ],
            "C": [ 3879366 ],
            "B": [ 3879368 ],
            "A": [ 3879370 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879257 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879258 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879107 ],
            "CLK": [  ],
            "D": [ 3879372 ],
            "C": [ 3879374 ],
            "B": [ 3879376 ],
            "A": [ 3879340 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879262 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879263 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879094 ],
            "CLK": [  ],
            "D": [ 3879342 ],
            "C": [ 3879344 ],
            "B": [ 3879346 ],
            "A": [ 3879348 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879270 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879271 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879089 ],
            "CLK": [  ],
            "D": [ 3879350 ],
            "C": [ 3879352 ],
            "B": [ 3879354 ],
            "A": [ 3879356 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879275 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879276 ],
            "CLK": [  ],
            "D": [ 3879094 ],
            "C": [ 3879109 ],
            "B": [ 3879107 ],
            "A": [ 3879105 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879516 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879070 ],
            "CLK": [  ],
            "D": [ 3878893 ],
            "C": [ 3878904 ],
            "B": [ 3878902 ],
            "A": [ 3878901 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879286 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879287 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879244 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878901 ],
            "B": [ 3878902 ],
            "A": [ 3878904 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879291 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879292 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879517 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879299 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879300 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879459 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879304 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879305 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879245 ],
            "CLK": [  ],
            "D": [ 3878994 ],
            "C": [ 3878993 ],
            "B": [ 3878992 ],
            "A": [ 3878991 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879222 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878902 ],
            "B": [ 3878901 ],
            "A": [ 3878904 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878988 ],
            "CLK": [  ],
            "D": [ 3879222 ],
            "C": [ 3879023 ],
            "B": [ 3879029 ],
            "A": [ 3879219 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878987 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879089 ],
            "B": [ 3879094 ],
            "A": [ 3879109 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878989 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879107 ],
            "B": [ 3879105 ],
            "A": [ 3879103 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101000000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879314 ],
            "CLK": [  ],
            "D": [ 3879319 ],
            "C": [ 3879053 ],
            "B": [ 3879318 ],
            "A": [ 3878904 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878916 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879322 ],
            "A": [ 3879319 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878915 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879325 ],
            "A": [ 3879319 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878941 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879328 ],
            "A": [ 3879319 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878961 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879331 ],
            "A": [ 3879319 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878959 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879334 ],
            "A": [ 3879319 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878912 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879336 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878911 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879338 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_10_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878927 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879340 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_11_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878924 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879342 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_12_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878923 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879344 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_13_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878922 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879346 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_14_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878921 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879348 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_15_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878918 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879350 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_16_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878917 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879352 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_17_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878945 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879354 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_18_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878960 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879356 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_19_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878958 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879359 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878910 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879362 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878936 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879364 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878935 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879366 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878934 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879368 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878933 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879370 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878930 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879372 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_8_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878929 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879374 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_9_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879076 ],
            "Q": [ 3878928 ],
            "F": [  ],
            "CLK": [ 3878963 ],
            "D": [  ],
            "C": [ 3879376 ],
            "B": [ 3879240 ],
            "A": [ 3878897 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879240 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878904 ],
            "B": [ 3878901 ],
            "A": [ 3878902 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878940 ],
            "SEL": [ 3878941 ],
            "I1": [ 3878939 ],
            "I0": [ 3878938 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879079 ],
            "SEL": [ 3879089 ],
            "I1": [ 3879138 ],
            "I0": [ 3879137 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879083 ],
            "SEL": [ 3879089 ],
            "I1": [ 3879112 ],
            "I0": [ 3879111 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879249 ],
            "SEL": [ 3879244 ],
            "I1": [ 3879281 ],
            "I0": [ 3879280 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879251 ],
            "SEL": [ 3879103 ],
            "I1": [ 3879255 ],
            "I0": [ 3879254 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879457 ],
            "CLK": [  ],
            "D": [ 3879325 ],
            "C": [ 3879328 ],
            "B": [ 3879331 ],
            "A": [ 3879359 ]
          }
        },
        "led_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R26C1_IOBB",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879552 ],
            "PAD": [  ]
          }
        },
        "uart_tx_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBA",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:10.12-10.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879214 ],
            "PAD": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879078 ],
            "SEL": [ 3879089 ],
            "I1": [ 3879125 ],
            "I0": [ 3879124 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879526 ],
            "SEL": [ 3878920 ],
            "I1": [ 3879530 ],
            "I0": [ 3879529 ]
          }
        },
        "led_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R16C1_IOBB",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879552 ],
            "PAD": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879082 ],
            "SEL": [ 3879089 ],
            "I1": [ 3879087 ],
            "I0": [ 3879086 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878939 ],
            "SEL": [ 3878945 ],
            "I1": [ 3878955 ],
            "I0": [ 3878954 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879248 ],
            "SEL": [ 3879244 ],
            "I1": [ 3879252 ],
            "I0": [ 3879251 ]
          }
        },
        "led_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R21C1_IOBB",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879552 ],
            "PAD": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879084 ],
            "SEL": [ 3879064 ],
            "I1": [ 3879083 ],
            "I0": [ 3879082 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879111 ],
            "SEL": [ 3879094 ],
            "I1": [ 3879115 ],
            "I0": [ 3879114 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879087 ],
            "SEL": [ 3879094 ],
            "I1": [ 3879099 ],
            "I0": [ 3879098 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879086 ],
            "SEL": [ 3879094 ],
            "I1": [ 3879092 ],
            "I0": [ 3879091 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879527 ],
            "SEL": [ 3878920 ],
            "I1": [ 3879535 ],
            "I0": [ 3879534 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879080 ],
            "SEL": [ 3879064 ],
            "I1": [ 3879079 ],
            "I0": [ 3879078 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879510 ],
            "SEL": [ 3878914 ],
            "I1": [ 3879514 ],
            "I0": [ 3879513 ]
          }
        },
        "clk_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:8.11-8.14",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878963 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879482 ],
            "SEL": [ 3878914 ],
            "I1": [ 3879498 ],
            "I0": [ 3879497 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879481 ],
            "SEL": [ 3878914 ],
            "I1": [ 3879485 ],
            "I0": [ 3879484 ]
          }
        },
        "btn1_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C2_IOBA",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:12.11-12.15"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878893 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "led_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R25C1_IOBB",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879552 ],
            "PAD": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879109 ],
            "SEL": [ 3879334 ],
            "I1": [ 3879460 ],
            "I0": [ 3879464 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879281 ],
            "SEL": [ 3879103 ],
            "I1": [ 3879297 ],
            "I0": [ 3879296 ]
          }
        },
        "led_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R22C1_IOBB",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879552 ],
            "PAD": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879280 ],
            "SEL": [ 3879103 ],
            "I1": [ 3879284 ],
            "I0": [ 3879283 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879252 ],
            "SEL": [ 3879103 ],
            "I1": [ 3879268 ],
            "I0": [ 3879267 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879511 ],
            "SEL": [ 3878914 ],
            "I1": [ 3879527 ],
            "I0": [ 3879526 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878938 ],
            "SEL": [ 3878945 ],
            "I1": [ 3878944 ],
            "I0": [ 3878943 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879319 ],
            "SEL": [ 3878904 ],
            "I1": [ 3879080 ],
            "I0": [ 3879084 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879053 ],
            "SEL": [ 3879070 ],
            "I1": [ 3879249 ],
            "I0": [ 3879248 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879479 ],
            "SEL": [ 3878893 ],
            "I1": [ 3879511 ],
            "I0": [ 3879510 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879478 ],
            "SEL": [ 3878893 ],
            "I1": [ 3879482 ],
            "I0": [ 3879481 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879514 ],
            "SEL": [ 3878920 ],
            "I1": [ 3879522 ],
            "I0": [ 3879521 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879513 ],
            "SEL": [ 3878920 ],
            "I1": [ 3879517 ],
            "I0": [ 3879516 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879498 ],
            "SEL": [ 3878920 ],
            "I1": [ 3879506 ],
            "I0": [ 3879505 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879497 ],
            "SEL": [ 3878920 ],
            "I1": [ 3879501 ],
            "I0": [ 3879500 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879485 ],
            "SEL": [ 3878920 ],
            "I1": [ 3879493 ],
            "I0": [ 3879492 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879484 ],
            "SEL": [ 3878920 ],
            "I1": [ 3879488 ],
            "I0": [ 3879487 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879464 ],
            "SEL": [ 3879322 ],
            "I1": [ 3879463 ],
            "I0": [ 3879462 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879460 ],
            "SEL": [ 3879322 ],
            "I1": [ 3879457 ],
            "I0": [ 3879459 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879297 ],
            "SEL": [ 3879089 ],
            "I1": [ 3879305 ],
            "I0": [ 3879304 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879318 ],
            "SEL": [ 3878897 ],
            "I1": [ 3879479 ],
            "I0": [ 3879478 ]
          }
        },
        "led_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C1_IOBA",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879552 ],
            "PAD": [  ]
          }
        },
        "uart_rx_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBB",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:9.11-9.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3879539 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879296 ],
            "SEL": [ 3879089 ],
            "I1": [ 3879300 ],
            "I0": [ 3879299 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879284 ],
            "SEL": [ 3879089 ],
            "I1": [ 3879292 ],
            "I0": [ 3879291 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879283 ],
            "SEL": [ 3879089 ],
            "I1": [ 3879287 ],
            "I0": [ 3879286 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879268 ],
            "SEL": [ 3879089 ],
            "I1": [ 3879276 ],
            "I0": [ 3879275 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879267 ],
            "SEL": [ 3879089 ],
            "I1": [ 3879271 ],
            "I0": [ 3879270 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879255 ],
            "SEL": [ 3879089 ],
            "I1": [ 3879263 ],
            "I0": [ 3879262 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879254 ],
            "SEL": [ 3879089 ],
            "I1": [ 3879258 ],
            "I0": [ 3879257 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879500 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879217 ],
            "SEL": [ 3879023 ],
            "I1": [ 3879231 ],
            "I0": [ 3879230 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878932 ],
            "CLK": [  ],
            "D": [ 3878936 ],
            "C": [ 3878935 ],
            "B": [ 3878934 ],
            "A": [ 3878933 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879138 ],
            "SEL": [ 3879094 ],
            "I1": [ 3879146 ],
            "I0": [ 3879145 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878926 ],
            "CLK": [  ],
            "D": [ 3878930 ],
            "C": [ 3878929 ],
            "B": [ 3878928 ],
            "A": [ 3878927 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878920 ],
            "CLK": [  ],
            "D": [ 3878924 ],
            "C": [ 3878923 ],
            "B": [ 3878922 ],
            "A": [ 3878921 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879137 ],
            "SEL": [ 3879094 ],
            "I1": [ 3879141 ],
            "I0": [ 3879140 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879027 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3879029 ],
            "A": [ 3879554 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879125 ],
            "SEL": [ 3879094 ],
            "I1": [ 3879133 ],
            "I0": [ 3879132 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879124 ],
            "SEL": [ 3879094 ],
            "I1": [ 3879128 ],
            "I0": [ 3879127 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879112 ],
            "SEL": [ 3879094 ],
            "I1": [ 3879120 ],
            "I0": [ 3879119 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879021 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3879023 ],
            "A": [ 3879552 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879016 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3879018 ],
            "A": [ 3879552 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878914 ],
            "CLK": [  ],
            "D": [ 3878918 ],
            "C": [ 3878917 ],
            "B": [ 3878916 ],
            "A": [ 3878915 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879554 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878909 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878912 ],
            "B": [ 3878911 ],
            "A": [ 3878910 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878897 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878904 ],
            "B": [ 3878902 ],
            "A": [ 3878901 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879059 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878993 ],
            "A": [ 3879554 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879055 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878994 ],
            "A": [ 3879552 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3879554 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879049 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878991 ],
            "A": [ 3879552 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879046 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878992 ],
            "A": [ 3879552 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879554 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879359 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878958 ],
            "A": [ 3879554 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879356 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878960 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879354 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878945 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879325 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878915 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879352 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878917 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879348 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878921 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879344 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878923 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879340 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878927 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879334 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878959 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879331 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878961 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879328 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878941 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879322 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878916 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879350 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878918 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879346 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878922 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879342 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878924 ],
            "A": [ 3879552 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879376 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878928 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879374 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878929 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879372 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878930 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879370 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878933 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879368 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878934 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879366 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878935 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879364 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878936 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879362 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878910 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879338 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878911 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879336 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3878912 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879455 ],
            "CLK": [  ],
            "D": [ 3879554 ],
            "C": [ 3879554 ],
            "B": [ 3879552 ],
            "A": [ 3879552 ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_5_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879554 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3879554 ]
          }
        }
      },
      "netnames": {
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3879439 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3879437 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3879431 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3879428 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3879425 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3879422 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3879419 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3879416 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3879413 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3879410 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3879408 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3879404 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3879402 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879398 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879396 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3879393 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879391 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3879388 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3879385 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3879382 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3879380 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3879376 ] ,
          "attributes": {
            "ROUTING": "R12C9_EW10;R12C9_F4_EW10;1;R12C8_S21;R12C8_W111_S210;1;R13C8_E21;R13C8_S211_E210;1;R13C9_X02;R13C9_E211_X02;1;R13C9_C2;R13C9_X02_C2;1;R12C9_F4;;1;R12C9_E24;R12C9_F4_E240;1;R12C9_B7;R12C9_E240_B7;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3879374 ] ,
          "attributes": {
            "ROUTING": "R12C9_S24;R12C9_N130_S240;1;R13C9_C0;R13C9_S241_C0;1;R12C9_F5;;1;R12C9_N13;R12C9_F5_N130;1;R12C9_C7;R12C9_N130_C7;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3879372 ] ,
          "attributes": {
            "ROUTING": "R12C10_S20;R12C10_F0_S200;1;R13C10_C5;R13C10_S201_C5;1;R12C10_F0;;1;R12C10_EW20;R12C10_F0_EW20;1;R12C9_D7;R12C9_W121_D7;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3879370 ] ,
          "attributes": {
            "ROUTING": "R12C10_S10;R12C10_F1_S100;1;R13C10_C1;R13C10_S101_C1;1;R12C10_F1;;1;R12C10_X06;R12C10_F1_X06;1;R12C10_A6;R12C10_X06_A6;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3879368 ] ,
          "attributes": {
            "ROUTING": "R12C10_W13;R12C10_F2_W130;1;R12C10_B6;R12C10_W130_B6;1;R12C10_F2;;1;R12C10_N13;R12C10_F2_N130;1;R12C10_S24;R12C10_N130_S240;1;R13C10_C0;R13C10_S241_C0;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3879366 ] ,
          "attributes": {
            "ROUTING": "R13C10_E23;R13C10_S231_E230;1;R13C11_N23;R13C11_E231_N230;1;R13C11_C2;R13C11_N230_C2;1;R12C10_F3;;1;R12C10_S23;R12C10_F3_S230;1;R12C10_C6;R12C10_S230_C6;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3879364 ] ,
          "attributes": {
            "ROUTING": "R13C10_C4;R13C10_S131_C4;1;R12C10_F4;;1;R12C10_S13;R12C10_F4_S130;1;R12C10_D6;R12C10_S130_D6;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3879362 ] ,
          "attributes": {
            "ROUTING": "R12C11_X08;R12C11_E251_X08;1;R12C11_C5;R12C11_X08_C5;1;R12C10_F5;;1;R12C10_E25;R12C10_F5_E250;1;R12C11_A6;R12C11_E251_A6;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_F_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879359 ] ,
          "attributes": {
            "ROUTING": "R12C7_W10;R12C7_F1_W100;1;R12C7_N23;R12C7_W100_N230;1;R11C7_E23;R11C7_N231_E230;1;R11C7_C4;R11C7_E230_C4;1;R12C7_F1;;1;R12C7_E21;R12C7_F1_E210;1;R12C8_N21;R12C8_E211_N210;1;R11C8_E21;R11C8_N211_E210;1;R11C8_A1;R11C8_E210_A1;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3879356 ] ,
          "attributes": {
            "ROUTING": "R12C7_S26;R12C7_E130_S260;1;R13C7_C3;R13C7_S261_C3;1;R12C7_F3;;1;R12C7_E13;R12C7_F3_E130;1;R12C7_A7;R12C7_E130_A7;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3879354 ] ,
          "attributes": {
            "ROUTING": "R12C7_N25;R12C7_F5_N250;1;R12C7_B7;R12C7_N250_B7;1;R12C7_F5;;1;R12C7_S10;R12C7_F5_S100;1;R13C7_C0;R13C7_S101_C0;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3879352 ] ,
          "attributes": {
            "ROUTING": "R12C7_S23;R12C7_W131_S230;1;R12C7_C7;R12C7_S230_C7;1;R12C8_F3;;1;R12C8_W13;R12C8_F3_W130;1;R12C8_S27;R12C8_W130_S270;1;R13C8_X04;R13C8_S271_X04;1;R13C8_C0;R13C8_X04_C0;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3879350 ] ,
          "attributes": {
            "ROUTING": "R12C8_EW20;R12C8_F4_EW20;1;R12C7_D7;R12C7_W121_D7;1;R12C8_F4;;1;R12C8_S24;R12C8_F4_S240;1;R13C8_C2;R13C8_S241_C2;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3879348 ] ,
          "attributes": {
            "ROUTING": "R13C7_N22;R13C7_W221_N220;1;R12C7_E22;R12C7_N221_E220;1;R12C9_E23;R12C9_E222_E230;1;R12C10_N23;R12C10_E231_N230;1;R11C10_W23;R11C10_N231_W230;1;R11C9_S23;R11C9_W231_S230;1;R13C9_A7;R13C9_S232_A7;1;R12C8_F5;;1;R12C8_SN20;R12C8_F5_SN20;1;R13C8_W22;R13C8_S121_W220;1;R13C8_C3;R13C8_W220_C3;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3879346 ] ,
          "attributes": {
            "ROUTING": "R13C9_E24;R13C9_S101_E240;1;R13C9_B7;R13C9_E240_B7;1;R12C9_F0;;1;R12C9_S10;R12C9_F0_S100;1;R13C9_C3;R13C9_S101_C3;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3879344 ] ,
          "attributes": {
            "ROUTING": "R13C9_C7;R13C9_S221_C7;1;R12C9_F1;;1;R12C9_E10;R12C9_F1_E100;1;R12C9_S22;R12C9_E100_S220;1;R13C9_C4;R13C9_S221_C4;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3879342 ] ,
          "attributes": {
            "ROUTING": "R12C8_S22;R12C8_W121_S220;1;R14C8_E22;R14C8_S222_E220;1;R14C10_N22;R14C10_E222_N220;1;R13C10_W22;R13C10_N221_W220;1;R13C9_D7;R13C9_W221_D7;1;R12C9_F2;;1;R12C9_EW20;R12C9_F2_EW20;1;R12C10_E26;R12C10_E121_E260;1;R12C11_S26;R12C11_E261_S260;1;R13C11_C0;R13C11_S261_C0;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3879340 ] ,
          "attributes": {
            "ROUTING": "R12C9_X06;R12C9_F3_X06;1;R12C9_A7;R12C9_X06_A7;1;R12C9_F3;;1;R12C9_SN20;R12C9_F3_SN20;1;R13C9_S22;R13C9_S121_S220;1;R14C9_X01;R14C9_S221_X01;1;R14C9_C0;R14C9_X01_C0;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3879338 ] ,
          "attributes": {
            "ROUTING": "R12C11_N27;R12C11_W130_N270;1;R11C11_X04;R11C11_N271_X04;1;R11C11_C2;R11C11_X04_C2;1;R12C11_F0;;1;R12C11_W13;R12C11_F0_W130;1;R12C11_B6;R12C11_W130_B6;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3879336 ] ,
          "attributes": {
            "ROUTING": "R12C11_E22;R12C11_E100_E220;1;R12C11_C6;R12C11_E220_C6;1;R12C11_C4;R12C11_S220_C4;1;R12C11_F1;;1;R12C11_E10;R12C11_F1_E100;1;R12C11_S22;R12C11_E100_S220;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1[5]": {
          "hide_name": 0,
          "bits": [ 3879334 ] ,
          "attributes": {
            "ROUTING": "R11C8_SEL1;R11C8_X03_SEL1;1;R11C8_B5;R11C8_X03_B5;1;R12C7_E10;R12C7_F2_E100;1;R12C8_N24;R12C8_E101_N240;1;R11C8_X03;R11C8_N241_X03;1;R12C7_F2;;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879331 ] ,
          "attributes": {
            "ROUTING": "R12C8_W24;R12C8_S241_W240;1;R12C6_N24;R12C6_W242_N240;1;R11C6_E24;R11C6_N241_E240;1;R11C7_N24;R11C7_E241_N240;1;R11C7_B5;R11C7_N240_B5;1;R12C7_F4;;1;R12C7_N24;R12C7_F4_N240;1;R11C7_E24;R11C7_N241_E240;1;R11C8_S24;R11C8_E241_S240;1;R11C8_B1;R11C8_S240_B1;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879328 ] ,
          "attributes": {
            "ROUTING": "R13C8_E23;R13C8_S131_E230;1;R13C9_B5;R13C9_E231_B5;1;R12C8_F0;;1;R12C8_S13;R12C8_F0_S130;1;R12C8_N25;R12C8_S130_N250;1;R11C8_X04;R11C8_N251_X04;1;R11C8_C1;R11C8_X04_C1;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879325 ] ,
          "attributes": {
            "ROUTING": "R12C9_S20;R12C9_E101_S200;1;R13C9_X07;R13C9_S201_X07;1;R13C9_B1;R13C9_X07_B1;1;R12C8_F1;;1;R12C8_E10;R12C8_F1_E100;1;R12C8_N22;R12C8_E100_N220;1;R11C8_D1;R11C8_N221_D1;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1[4]": {
          "hide_name": 0,
          "bits": [ 3879322 ] ,
          "attributes": {
            "ROUTING": "R11C8_SEL0;R11C8_X05_SEL0;1;R12C8_E13;R12C8_F2_E130;1;R12C8_N26;R12C8_E130_N260;1;R11C8_X05;R11C8_N261_X05;1;R11C8_SEL2;R11C8_X05_SEL2;1;R12C8_F2;;1;R12C8_N10;R12C8_F2_N100;1;R11C8_B4;R11C8_N101_B4;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879319 ] ,
          "attributes": {
            "ROUTING": "R11C9_E13;R11C9_OF7_E130;1;R11C9_S26;R11C9_E130_S260;1;R13C9_X01;R13C9_S262_X01;1;R13C9_A1;R13C9_X01_A1;1;R13C7_D7;R13C7_X02_D7;1;R13C9_X05;R13C9_S261_X05;1;R13C9_A5;R13C9_X05_A5;1;R11C7_S27;R11C7_W271_S270;1;R13C7_X02;R13C7_S272_X02;1;R11C9_SN20;R11C9_OF7_SN20;1;R12C9_S26;R12C9_S121_S260;1;R11C8_A4;R11C8_W131_A4;1;R11C8_A5;R11C8_W131_A5;1;R11C9_OF7;;1;R11C9_W13;R11C9_OF7_W130;1;R11C8_W27;R11C8_W131_W270;1;R11C7_A5;R11C7_W271_A5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879318 ] ,
          "attributes": {
            "ROUTING": "R14C10_OF7;;1;R14C10_W13;R14C10_OF7_W130;1;R14C9_W83;R14C9_W131_W830;1;R14C5_N26;R14C5_W834_N260;1;R13C5_E26;R13C5_N261_E260;1;R13C7_X07;R13C7_E262_X07;1;R13C7_B7;R13C7_X07_B7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879314 ] ,
          "attributes": {
            "ROUTING": "R13C7_SN20;R13C7_F7_SN20;1;R14C7_S22;R14C7_S121_S220;1;R15C7_X07;R15C7_S221_X07;1;R15C7_CE0;R15C7_X07_CE0;1;R15C6_X05;R15C6_S222_X05;1;R15C6_CE1;R15C6_X05_CE1;1;R13C7_F7;;1;R13C7_EW20;R13C7_F7_EW20;1;R13C6_S22;R13C6_W121_S220;1;R14C6_X07;R14C6_S221_X07;1;R14C6_CE2;R14C6_X07_CE2;1"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879305 ] ,
          "attributes": {
            "ROUTING": "R14C7_F1;;1;R14C7_I1MUX0;R14C7_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879304 ] ,
          "attributes": {
            "ROUTING": "R14C7_F0;;1;R14C7_I0MUX0;R14C7_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879300 ] ,
          "attributes": {
            "ROUTING": "R14C7_F3;;1;R14C7_I1MUX2;R14C7_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879299 ] ,
          "attributes": {
            "ROUTING": "R14C7_F2;;1;R14C7_I0MUX2;R14C7_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879297 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF0;;1;R14C7_I1MUX1;R14C7_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879296 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF2;;1;R14C7_I0MUX1;R14C7_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879292 ] ,
          "attributes": {
            "ROUTING": "R14C7_F5;;1;R14C7_I1MUX4;R14C7_F5_DUMMY_I1MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879291 ] ,
          "attributes": {
            "ROUTING": "R14C7_F4;;1;R14C7_I0MUX4;R14C7_F4_DUMMY_I0MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879287 ] ,
          "attributes": {
            "ROUTING": "R14C7_F7;;1;R14C7_I1MUX6;R14C7_F7_DUMMY_I1MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879286 ] ,
          "attributes": {
            "ROUTING": "R14C7_F6;;1;R14C7_I0MUX6;R14C7_F6_DUMMY_I0MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879284 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF4;;1;R14C7_I1MUX5;R14C7_OF4_DUMMY_I1MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879283 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF6;;1;R14C7_I0MUX5;R14C7_OF6_DUMMY_I0MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879281 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF1;;1;R14C7_I1MUX3;R14C7_OF1_DUMMY_I1MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879280 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF5;;1;R14C7_I0MUX3;R14C7_OF5_DUMMY_I0MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879276 ] ,
          "attributes": {
            "ROUTING": "R14C8_F1;;1;R14C8_I1MUX0;R14C8_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879275 ] ,
          "attributes": {
            "ROUTING": "R14C8_F0;;1;R14C8_I0MUX0;R14C8_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879271 ] ,
          "attributes": {
            "ROUTING": "R14C8_F3;;1;R14C8_I1MUX2;R14C8_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879270 ] ,
          "attributes": {
            "ROUTING": "R14C8_F2;;1;R14C8_I0MUX2;R14C8_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879268 ] ,
          "attributes": {
            "ROUTING": "R14C8_OF0;;1;R14C8_I1MUX1;R14C8_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879267 ] ,
          "attributes": {
            "ROUTING": "R14C8_OF2;;1;R14C8_I0MUX1;R14C8_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879263 ] ,
          "attributes": {
            "ROUTING": "R14C8_F5;;1;R14C8_I1MUX4;R14C8_F5_DUMMY_I1MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879262 ] ,
          "attributes": {
            "ROUTING": "R14C8_F4;;1;R14C8_I0MUX4;R14C8_F4_DUMMY_I0MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879258 ] ,
          "attributes": {
            "ROUTING": "R14C8_F7;;1;R14C8_I1MUX6;R14C8_F7_DUMMY_I1MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879257 ] ,
          "attributes": {
            "ROUTING": "R14C8_F6;;1;R14C8_I0MUX6;R14C8_F6_DUMMY_I0MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879255 ] ,
          "attributes": {
            "ROUTING": "R14C8_OF4;;1;R14C8_I1MUX5;R14C8_OF4_DUMMY_I1MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879254 ] ,
          "attributes": {
            "ROUTING": "R14C8_OF6;;1;R14C8_I0MUX5;R14C8_OF6_DUMMY_I0MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879252 ] ,
          "attributes": {
            "ROUTING": "R14C8_OF1;;1;R14C8_I1MUX3;R14C8_OF1_DUMMY_I1MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879251 ] ,
          "attributes": {
            "ROUTING": "R14C8_OF5;;1;R14C8_I0MUX3;R14C8_OF5_DUMMY_I0MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3879249 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF3;;1;R14C7_I1MUX7;R14C7_OF3_DUMMY_I1MUX7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3879248 ] ,
          "attributes": {
            "ROUTING": "R14C8_OF3;;1;R14C7_I0MUX7;R14C7_OF3_DUMMY_I0MUX7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879245 ] ,
          "attributes": {
            "ROUTING": "R15C4_W83;R15C4_N130_W830;1;R15C5_E26;R15C5_E838_E260;1;R15C6_X03;R15C6_E261_X03;1;R15C6_B3;R15C6_X03_B3;1;R15C4_F7;;1;R15C4_N13;R15C4_F7_N130;1;R14C4_W83;R14C4_N131_W830;1;R14C5_E25;R14C5_E838_E250;1;R14C6_A7;R14C6_E251_A7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879244 ] ,
          "attributes": {
            "ROUTING": "R14C7_X04;R14C7_E251_X04;1;R14C7_SEL3;R14C7_X04_SEL3;1;R14C6_E25;R14C6_N251_E250;1;R14C8_X04;R14C8_E252_X04;1;R14C8_SEL3;R14C8_X04_SEL3;1;R15C6_A3;R15C6_F5_A3;1;R15C6_F5;;1;R15C6_N25;R15C6_F5_N250;1;R14C6_B7;R14C6_N251_B7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3879462 ] ,
          "attributes": {
            "ROUTING": "R11C8_F2;;1;R11C8_I0MUX2;R11C8_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3879240 ] ,
          "attributes": {
            "ROUTING": "R13C11_B0;R13C11_X04_B0;1;R13C11_B2;R13C11_X04_B2;1;R13C9_B0;R13C9_S231_B0;1;R13C9_B2;R13C9_S231_B2;1;R13C8_B3;R13C8_E131_B3;1;R13C7_B3;R13C7_S250_B3;1;R13C7_S10;R13C7_F5_S100;1;R13C7_S25;R13C7_F5_S250;1;R13C7_B0;R13C7_S100_B0;1;R12C9_S23;R12C9_E231_S230;1;R13C9_B4;R13C9_X08_B4;1;R13C9_X08;R13C9_E271_X08;1;R14C6_B5;R14C6_X01_B5;1;R13C8_B0;R13C8_E131_B0;1;R14C7_W20;R14C7_S101_W200;1;R14C6_X01;R14C6_W201_X01;1;R13C8_B2;R13C8_E131_B2;1;R13C9_B3;R13C9_S231_B3;1;R13C10_B1;R13C10_X04_B1;1;R13C10_B5;R13C10_X08_B5;1;R13C9_S27;R13C9_E271_S270;1;R14C9_X04;R14C9_S271_X04;1;R14C9_B0;R14C9_X04_B0;1;R13C10_X08;R13C10_E272_X08;1;R13C10_B4;R13C10_X08_B4;1;R13C10_X04;R13C10_E272_X04;1;R13C10_B0;R13C10_X04_B0;1;R11C7_X03;R11C7_N262_X03;1;R11C7_B4;R11C7_X03_B4;1;R13C8_E27;R13C8_E131_E270;1;R13C7_N26;R13C7_E130_N260;1;R13C10_E27;R13C10_E272_E270;1;R13C11_X04;R13C11_E271_X04;1;R12C11_B5;R12C11_E231_B5;1;R13C8_N23;R13C8_E131_N230;1;R12C8_E23;R12C8_N231_E230;1;R12C10_E23;R12C10_E232_E230;1;R12C11_B4;R12C11_E231_B4;1;R13C7_F5;;1;R13C7_E13;R13C7_F5_E130;1;R13C8_N83;R13C8_E131_N830;1;R9C8_E25;R9C8_N834_E250;1;R9C10_E25;R9C10_E252_E250;1;R9C11_S25;R9C11_E251_S250;1;R11C11_S25;R11C11_S252_S250;1;R11C11_B2;R11C11_S250_B2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 3879460 ] ,
          "attributes": {
            "ROUTING": "R11C8_OF0;;1;R11C8_I1MUX1;R11C8_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3879236 ] ,
          "attributes": {
            "ROUTING": "R15C6_F7;;1;R15C6_N13;R15C6_F7_N130;1;R14C6_E23;R14C6_N131_E230;1;R14C6_C5;R14C6_E230_C5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879231 ] ,
          "attributes": {
            "ROUTING": "R16C5_F1;;1;R16C5_I1MUX0;R16C5_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879230 ] ,
          "attributes": {
            "ROUTING": "R16C5_F0;;1;R16C5_I0MUX0;R16C5_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879226 ] ,
          "attributes": {
            "ROUTING": "R15C6_F4;;1;R15C6_S24;R15C6_F4_S240;1;R15C6_B1;R15C6_S240_B1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879225 ] ,
          "attributes": {
            "ROUTING": "R15C5_F6;;1;R15C5_W10;R15C5_F6_W100;1;R15C5_E23;R15C5_W100_E230;1;R15C6_X02;R15C6_E231_X02;1;R15C6_A1;R15C6_X02_A1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879222 ] ,
          "attributes": {
            "ROUTING": "R15C6_D0;R15C6_W121_D0;1;R15C7_A0;R15C7_F5_A0;1;R15C7_F5;;1;R15C7_EW20;R15C7_F5_EW20;1;R15C6_W26;R15C6_W121_W260;1;R15C5_N26;R15C5_W261_N260;1;R15C5_D5;R15C5_N260_D5;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:0.0-0.0|/home/jishnu/codespace/fpgacodes/UART_test/uart.v:51.5-105.12|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879220 ] ,
          "attributes": {
            "ROUTING": "R15C6_F1;;1;R15C6_W10;R15C6_F1_W100;1;R15C5_C5;R15C5_W101_C5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879219 ] ,
          "attributes": {
            "ROUTING": "R15C7_S27;R15C7_E131_S270;1;R16C7_W27;R16C7_S271_W270;1;R16C6_N27;R16C6_W271_N270;1;R15C6_A0;R15C6_N271_A0;1;R15C6_E13;R15C6_F6_E130;1;R15C6_A7;R15C6_E130_A7;1;R15C6_F6;;1;R15C6_EW10;R15C6_F6_EW10;1;R15C5_B5;R15C5_W111_B5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879217 ] ,
          "attributes": {
            "ROUTING": "R16C5_OF0;;1;R16C5_SN10;R16C5_OF0_SN10;1;R15C5_W21;R15C5_N111_W210;1;R15C5_A5;R15C5_W210_A5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister": {
          "hide_name": 0,
          "bits": [ 3879214 ] ,
          "attributes": {
            "ROUTING": "R15C5_Q5;;1;R15C5_EW10;R15C5_Q5_EW10;1;R15C4_W81;R15C4_W111_W810;1;R15C1_S21;R15C1_E814_S210;1;R17C1_S81;R17C1_S212_S810;1;R25C1_S82;R25C1_S818_S820;1;R29C1_E24;R29C1_S824_E240;1;R29C2_X03;R29C2_E241_X03;1;R29C2_A0;R29C2_X03_A0;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:20.5-20.18"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3879459 ] ,
          "attributes": {
            "ROUTING": "R11C8_F0;;1;R11C8_I0MUX0;R11C8_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879212 ] ,
          "attributes": {
            "ROUTING": "R15C5_F7;;1;R15C5_EW20;R15C5_F7_EW20;1;R15C6_W82;R15C6_E121_W820;1;R15C3_E27;R15C3_E828_E270;1;R15C5_CE2;R15C5_E272_CE2;1"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879521 ] ,
          "attributes": {
            "ROUTING": "R14C10_F4;;1;R14C10_I0MUX4;R14C10_F4_DUMMY_I0MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879517 ] ,
          "attributes": {
            "ROUTING": "R14C10_F7;;1;R14C10_I1MUX6;R14C10_F7_DUMMY_I1MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879516 ] ,
          "attributes": {
            "ROUTING": "R14C10_F6;;1;R14C10_I0MUX6;R14C10_F6_DUMMY_I0MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879514 ] ,
          "attributes": {
            "ROUTING": "R14C10_OF4;;1;R14C10_I1MUX5;R14C10_OF4_DUMMY_I1MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879513 ] ,
          "attributes": {
            "ROUTING": "R14C10_OF6;;1;R14C10_I0MUX5;R14C10_OF6_DUMMY_I0MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879511 ] ,
          "attributes": {
            "ROUTING": "R14C10_OF1;;1;R14C10_I1MUX3;R14C10_OF1_DUMMY_I1MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879510 ] ,
          "attributes": {
            "ROUTING": "R14C10_OF5;;1;R14C10_I0MUX3;R14C10_OF5_DUMMY_I0MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879505 ] ,
          "attributes": {
            "ROUTING": "R14C11_F0;;1;R14C11_I0MUX0;R14C11_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3879481 ] ,
          "attributes": {
            "ROUTING": "R14C11_OF5;;1;R14C11_I0MUX3;R14C11_OF5_DUMMY_I0MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879501 ] ,
          "attributes": {
            "ROUTING": "R14C11_F3;;1;R14C11_I1MUX2;R14C11_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3879479 ] ,
          "attributes": {
            "ROUTING": "R14C10_OF3;;1;R14C10_I1MUX7;R14C10_OF3_DUMMY_I1MUX7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879500 ] ,
          "attributes": {
            "ROUTING": "R14C11_F2;;1;R14C11_I0MUX2;R14C11_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879506 ] ,
          "attributes": {
            "ROUTING": "R14C11_F1;;1;R14C11_I1MUX0;R14C11_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3879478 ] ,
          "attributes": {
            "ROUTING": "R14C11_OF3;;1;R14C10_I0MUX7;R14C10_OF3_DUMMY_I0MUX7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 3879464 ] ,
          "attributes": {
            "ROUTING": "R11C8_OF2;;1;R11C8_I0MUX1;R11C8_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3879463 ] ,
          "attributes": {
            "ROUTING": "R11C8_F3;;1;R11C8_I1MUX2;R11C8_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879498 ] ,
          "attributes": {
            "ROUTING": "R14C11_OF0;;1;R14C11_I1MUX1;R14C11_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879497 ] ,
          "attributes": {
            "ROUTING": "R14C11_OF2;;1;R14C11_I0MUX1;R14C11_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879493 ] ,
          "attributes": {
            "ROUTING": "R14C11_F5;;1;R14C11_I1MUX4;R14C11_F5_DUMMY_I1MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879492 ] ,
          "attributes": {
            "ROUTING": "R14C11_F4;;1;R14C11_I0MUX4;R14C11_F4_DUMMY_I0MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879488 ] ,
          "attributes": {
            "ROUTING": "R14C11_F7;;1;R14C11_I1MUX6;R14C11_F7_DUMMY_I1MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879487 ] ,
          "attributes": {
            "ROUTING": "R14C11_F6;;1;R14C11_I0MUX6;R14C11_F6_DUMMY_I0MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879485 ] ,
          "attributes": {
            "ROUTING": "R14C11_OF4;;1;R14C11_I1MUX5;R14C11_OF4_DUMMY_I1MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879484 ] ,
          "attributes": {
            "ROUTING": "R14C11_OF6;;1;R14C11_I0MUX5;R14C11_OF6_DUMMY_I0MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3879482 ] ,
          "attributes": {
            "ROUTING": "R14C11_OF1;;1;R14C11_I1MUX3;R14C11_OF1_DUMMY_I1MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879158 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:91.38-91.55|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879155 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:91.38-91.55|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879152 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:91.38-91.55|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879151 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:91.38-91.55|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879146 ] ,
          "attributes": {
            "ROUTING": "R11C9_F1;;1;R11C9_I1MUX0;R11C9_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879145 ] ,
          "attributes": {
            "ROUTING": "R11C9_F0;;1;R11C9_I0MUX0;R11C9_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879141 ] ,
          "attributes": {
            "ROUTING": "R11C9_F3;;1;R11C9_I1MUX2;R11C9_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879140 ] ,
          "attributes": {
            "ROUTING": "R11C9_F2;;1;R11C9_I0MUX2;R11C9_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879138 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF0;;1;R11C9_I1MUX1;R11C9_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879137 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF2;;1;R11C9_I0MUX1;R11C9_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879133 ] ,
          "attributes": {
            "ROUTING": "R11C9_F5;;1;R11C9_I1MUX4;R11C9_F5_DUMMY_I1MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879132 ] ,
          "attributes": {
            "ROUTING": "R11C9_F4;;1;R11C9_I0MUX4;R11C9_F4_DUMMY_I0MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879128 ] ,
          "attributes": {
            "ROUTING": "R11C9_F7;;1;R11C9_I1MUX6;R11C9_F7_DUMMY_I1MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879127 ] ,
          "attributes": {
            "ROUTING": "R11C9_F6;;1;R11C9_I0MUX6;R11C9_F6_DUMMY_I0MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879125 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF4;;1;R11C9_I1MUX5;R11C9_OF4_DUMMY_I1MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879124 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF6;;1;R11C9_I0MUX5;R11C9_OF6_DUMMY_I0MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879120 ] ,
          "attributes": {
            "ROUTING": "R11C10_F1;;1;R11C10_I1MUX0;R11C10_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879119 ] ,
          "attributes": {
            "ROUTING": "R11C10_F0;;1;R11C10_I0MUX0;R11C10_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879115 ] ,
          "attributes": {
            "ROUTING": "R11C10_F3;;1;R11C10_I1MUX2;R11C10_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879114 ] ,
          "attributes": {
            "ROUTING": "R11C10_F2;;1;R11C10_I0MUX2;R11C10_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879112 ] ,
          "attributes": {
            "ROUTING": "R11C10_OF0;;1;R11C10_I1MUX1;R11C10_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879111 ] ,
          "attributes": {
            "ROUTING": "R11C10_OF2;;1;R11C10_I0MUX1;R11C10_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879109 ] ,
          "attributes": {
            "ROUTING": "R11C10_S23;R11C10_E232_S230;1;R13C10_W23;R13C10_S232_W230;1;R13C9_S23;R13C9_W231_S230;1;R14C9_A4;R14C9_S231_A4;1;R14C9_W20;R14C9_N201_W200;1;R14C8_X01;R14C8_W201_X01;1;R14C8_C1;R14C8_X01_C1;1;R11C8_S80;R11C8_W100_S800;1;R15C8_E20;R15C8_S804_E200;1;R15C9_N20;R15C9_E201_N200;1;R11C8_OF1;;1;R11C8_W10;R11C8_OF1_W100;1;R11C8_E23;R11C8_W100_E230;1;R11C10_X02;R11C10_E232_X02;1;R11C10_D5;R11C10_X02_D5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879107 ] ,
          "attributes": {
            "ROUTING": "R15C8_E21;R15C8_S212_E210;1;R15C10_S21;R15C10_E212_S210;1;R16C10_W21;R16C10_S211_W210;1;R16C9_N21;R16C9_W211_N210;1;R14C9_X08;R14C9_N212_X08;1;R14C9_C6;R14C9_X08_C6;1;R13C9_W21;R13C9_S111_W210;1;R13C8_S21;R13C8_W211_S210;1;R14C8_B1;R14C8_S211_B1;1;R12C9_F7;;1;R12C9_SN10;R12C9_F7_SN10;1;R11C9_E25;R11C9_N111_E250;1;R11C10_X08;R11C10_E251_X08;1;R11C10_C5;R11C10_X08_C5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879105 ] ,
          "attributes": {
            "ROUTING": "R14C8_A1;R14C8_W252_A1;1;R13C10_S25;R13C10_S111_S250;1;R14C10_W25;R14C10_S251_W250;1;R14C9_N25;R14C9_W251_N250;1;R14C9_B6;R14C9_N250_B6;1;R12C10_F6;;1;R12C10_SN10;R12C10_F6_SN10;1;R11C10_E25;R11C10_N111_E250;1;R11C10_B5;R11C10_E250_B5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879103 ] ,
          "attributes": {
            "ROUTING": "R14C8_SEL5;R14C8_X03_SEL5;1;R14C7_SEL1;R14C7_X03_SEL1;1;R14C8_X03;R14C8_W261_X03;1;R14C8_SEL1;R14C8_X03_SEL1;1;R14C9_W27;R14C9_W262_W270;1;R14C8_S27;R14C8_W271_S270;1;R15C8_E27;R15C8_S271_E270;1;R15C9_N27;R15C9_E271_N270;1;R14C9_X06;R14C9_N271_X06;1;R14C9_A6;R14C9_X06_A6;1;R13C11_S26;R13C11_S121_S260;1;R14C11_W26;R14C11_S261_W260;1;R14C9_W26;R14C9_W262_W260;1;R14C7_X03;R14C7_W262_X03;1;R14C7_SEL5;R14C7_X03_SEL5;1;R12C11_F6;;1;R12C11_SN20;R12C11_F6_SN20;1;R11C11_W26;R11C11_N121_W260;1;R11C10_X07;R11C10_W261_X07;1;R11C10_A5;R11C10_X07_A5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879099 ] ,
          "attributes": {
            "ROUTING": "R11C10_F5;;1;R11C10_I1MUX4;R11C10_F5_DUMMY_I1MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879098 ] ,
          "attributes": {
            "ROUTING": "R11C10_F4;;1;R11C10_I0MUX4;R11C10_F4_DUMMY_I0MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3879094 ] ,
          "attributes": {
            "ROUTING": "R13C9_SN20;R13C9_F7_SN20;1;R14C9_B4;R14C9_S121_B4;1;R11C9_SEL6;R11C9_X06_SEL6;1;R11C10_SEL4;R11C10_X05_SEL4;1;R14C9_W23;R14C9_S131_W230;1;R14C8_X06;R14C8_W231_X06;1;R14C8_D1;R14C8_X06_D1;1;R11C9_SEL4;R11C9_X06_SEL4;1;R11C9_SEL0;R11C9_X06_SEL0;1;R11C10_SEL6;R11C10_X05_SEL6;1;R11C10_SEL2;R11C10_X05_SEL2;1;R11C9_N20;R11C9_N252_N200;1;R10C9_E20;R10C9_N201_E200;1;R10C10_S20;R10C10_E201_S200;1;R12C10_W20;R12C10_S202_W200;1;R12C9_N20;R12C9_W201_N200;1;R11C9_E20;R11C9_N201_E200;1;R11C10_X05;R11C10_E201_X05;1;R11C10_SEL0;R11C10_X05_SEL0;1;R13C9_F7;;1;R13C9_S13;R13C9_F7_S130;1;R13C9_N25;R13C9_S130_N250;1;R11C9_X06;R11C9_N252_X06;1;R11C9_SEL2;R11C9_X06_SEL2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879092 ] ,
          "attributes": {
            "ROUTING": "R11C10_F7;;1;R11C10_I1MUX6;R11C10_F7_DUMMY_I1MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879091 ] ,
          "attributes": {
            "ROUTING": "R11C10_F6;;1;R11C10_I0MUX6;R11C10_F6_DUMMY_I0MUX6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1[5]": {
          "hide_name": 0,
          "bits": [ 3879089 ] ,
          "attributes": {
            "ROUTING": "R14C7_SEL2;R14C7_X07_SEL2;1;R11C9_SEL5;R11C9_X01_SEL5;1;R14C7_SEL4;R14C7_X07_SEL4;1;R14C8_SEL4;R14C8_X05_SEL4;1;R14C8_SEL6;R14C8_X05_SEL6;1;R11C10_SEL5;R11C10_X01_SEL5;1;R14C8_SEL2;R14C8_X05_SEL2;1;R14C9_E20;R14C9_E202_E200;1;R14C10_N20;R14C10_E201_N200;1;R13C10_W20;R13C10_N201_W200;1;R13C9_S20;R13C9_W201_S200;1;R14C9_C4;R14C9_S201_C4;1;R14C7_E20;R14C7_S202_E200;1;R14C8_X05;R14C8_E201_X05;1;R14C8_SEL0;R14C8_X05_SEL0;1;R14C7_SEL6;R14C7_X07_SEL6;1;R11C9_S20;R11C9_E202_S200;1;R12C9_E20;R12C9_S201_E200;1;R12C10_N20;R12C10_E201_N200;1;R11C10_X01;R11C10_N201_X01;1;R11C10_SEL1;R11C10_X01_SEL1;1;R12C7_S20;R12C7_N100_S200;1;R14C7_X07;R14C7_S202_X07;1;R14C7_SEL0;R14C7_X07_SEL0;1;R12C7_F7;;1;R12C7_N10;R12C7_F7_N100;1;R11C7_E20;R11C7_N101_E200;1;R11C9_X01;R11C9_E202_X01;1;R11C9_SEL1;R11C9_X01_SEL1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879087 ] ,
          "attributes": {
            "ROUTING": "R11C10_OF4;;1;R11C10_I1MUX5;R11C10_OF4_DUMMY_I1MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879086 ] ,
          "attributes": {
            "ROUTING": "R11C10_OF6;;1;R11C10_I0MUX5;R11C10_OF6_DUMMY_I0MUX5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_O": {
          "hide_name": 0,
          "bits": [ 3879084 ] ,
          "attributes": {
            "ROUTING": "R11C10_OF3;;1;R11C9_I0MUX7;R11C9_OF3_DUMMY_I0MUX7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3879083 ] ,
          "attributes": {
            "ROUTING": "R11C10_OF1;;1;R11C10_I1MUX3;R11C10_OF1_DUMMY_I1MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3879082 ] ,
          "attributes": {
            "ROUTING": "R11C10_OF5;;1;R11C10_I0MUX3;R11C10_OF5_DUMMY_I0MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_O": {
          "hide_name": 0,
          "bits": [ 3879080 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF3;;1;R11C9_I1MUX7;R11C9_OF3_DUMMY_I1MUX7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 3879079 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF1;;1;R11C9_I1MUX3;R11C9_OF1_DUMMY_I1MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 3879078 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF5;;1;R11C9_I0MUX3;R11C9_OF5_DUMMY_I0MUX3;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_LUT3_I1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 3879076 ] ,
          "attributes": {
            "ROUTING": "R11C9_E23;R11C9_N231_E230;1;R11C11_X06;R11C11_E232_X06;1;R11C11_CE1;R11C11_X06_CE1;1;R13C8_CE0;R13C8_X07_CE0;1;R13C10_CE0;R13C10_X06_CE0;1;R13C11_S25;R13C11_E251_S250;1;R14C11_W25;R14C11_S251_W250;1;R14C10_N25;R14C10_W251_N250;1;R13C10_X06;R13C10_N251_X06;1;R13C10_CE2;R13C10_X06_CE2;1;R13C9_CE0;R13C9_S211_CE0;1;R13C11_N25;R13C11_E251_N250;1;R12C11_X06;R12C11_N251_X06;1;R12C11_CE2;R12C11_X06_CE2;1;R12C9_N23;R12C9_N131_N230;1;R11C9_W23;R11C9_N231_W230;1;R11C7_X06;R11C7_W232_X06;1;R11C7_CE2;R11C7_X06_CE2;1;R13C9_CE1;R13C9_S211_CE1;1;R12C8_E21;R12C8_N211_E210;1;R12C9_S21;R12C9_E211_S210;1;R13C9_CE2;R13C9_S211_CE2;1;R13C11_CE0;R13C11_X08_CE0;1;R13C10_E25;R13C10_E111_E250;1;R13C11_X08;R13C11_E251_X08;1;R13C11_CE1;R13C11_X08_CE1;1;R13C8_N21;R13C8_W111_N210;1;R13C8_X07;R13C8_W241_X07;1;R13C8_CE1;R13C8_X07_CE1;1;R13C9_W24;R13C9_N130_W240;1;R11C8_CE2;R11C8_N212_CE2;1;R13C7_CE1;R13C7_W211_CE1;1;R13C9_N13;R13C9_F6_N130;1;R13C9_S24;R13C9_N130_S240;1;R14C9_X05;R14C9_S241_X05;1;R14C9_CE0;R14C9_X05_CE0;1;R13C9_F6;;1;R13C9_EW10;R13C9_F6_EW10;1;R13C8_W21;R13C8_W111_W210;1;R13C7_CE0;R13C7_W211_CE0;1"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3879074 ] ,
          "attributes": {
            "ROUTING": "R13C10_F6;;1;R13C10_EW10;R13C10_F6_EW10;1;R13C9_B6;R13C9_W111_B6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3879072 ] ,
          "attributes": {
            "ROUTING": "R14C9_F2;;1;R14C9_N10;R14C9_F2_N100;1;R13C9_W20;R13C9_N101_W200;1;R13C9_A6;R13C9_W200_A6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_MUX2_LUT6_S0_O[7]": {
          "hide_name": 0,
          "bits": [ 3879070 ] ,
          "attributes": {
            "ROUTING": "R13C7_E10;R13C7_F6_E100;1;R13C8_S20;R13C8_E101_S200;1;R14C8_W20;R14C8_S201_W200;1;R14C7_X01;R14C7_W201_X01;1;R14C7_SEL7;R14C7_X01_SEL7;1;R13C7_F6;;1;R13C7_E26;R13C7_F6_E260;1;R13C8_C5;R13C8_E261_C5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3879069 ] ,
          "attributes": {
            "ROUTING": "R13C8_F5;;1;R13C8_E10;R13C8_F5_E100;1;R13C9_D6;R13C9_E101_D6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3879066 ] ,
          "attributes": {
            "ROUTING": "R14C6_C1;R14C6_X04_C1;1;R14C6_F7;;1;R14C6_X04;R14C6_F7_X04;1;R14C6_D5;R14C6_X04_D5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1[6]": {
          "hide_name": 0,
          "bits": [ 3879064 ] ,
          "attributes": {
            "ROUTING": "R13C6_EW10;R13C6_F1_EW10;1;R13C7_E21;R13C7_E111_E210;1;R13C8_B5;R13C8_E211_B5;1;R11C10_W27;R11C10_S272_W270;1;R11C9_X04;R11C9_W271_X04;1;R11C9_SEL3;R11C9_X04_SEL3;1;R13C6_N82;R13C6_S100_N820;1;R9C6_E82;R9C6_N824_E820;1;R9C10_S27;R9C10_E824_S270;1;R11C10_X04;R11C10_S272_X04;1;R11C10_SEL3;R11C10_X04_SEL3;1;R13C6_F1;;1;R13C6_S10;R13C6_F1_S100;1;R14C6_S24;R14C6_S101_S240;1;R14C6_B1;R14C6_S240_B1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_3_RESET": {
          "hide_name": 0,
          "bits": [ 3879060 ] ,
          "attributes": {
            "ROUTING": "R14C5_F7;;1;R14C5_X08;R14C5_F7_X08;1;R14C5_LSR2;R14C5_X08_LSR2;1"
          }
        },
        "txByteCounter_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3879059 ] ,
          "attributes": {
            "ROUTING": "R14C4_F1;;1;R14C4_E13;R14C4_F1_E130;1;R14C4_E26;R14C4_E130_E260;1;R14C5_X07;R14C5_E261_X07;1;R14C5_A4;R14C5_X07_A4;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:91.38-91.55|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 3879056 ] ,
          "attributes": {
            "ROUTING": "R14C6_F6;;1;R14C6_S13;R14C6_F6_S130;1;R15C6_W27;R15C6_S131_W270;1;R15C5_N27;R15C5_W271_N270;1;R14C5_E27;R14C5_N271_E270;1;R14C6_LSR1;R14C6_E271_LSR1;1"
          }
        },
        "txByteCounter_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3879055 ] ,
          "attributes": {
            "ROUTING": "R14C4_F2;;1;R14C4_E10;R14C4_F2_E100;1;R14C5_E20;R14C5_E101_E200;1;R14C6_X05;R14C6_E201_X05;1;R14C6_A3;R14C6_X05_A3;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:91.38-91.55|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT3_I0_F_LUT4_I2_F_LUT2_F_I1_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3879053 ] ,
          "attributes": {
            "ROUTING": "R14C5_D7;R14C5_X02_D7;1;R13C7_W26;R13C7_N121_W260;1;R13C5_X03;R13C5_W262_X03;1;R13C5_D3;R13C5_X03_D3;1;R14C7_SN20;R14C7_OF7_SN20;1;R13C7_E22;R13C7_N121_E220;1;R13C7_C7;R13C7_E220_C7;1;R13C5_E23;R13C5_N232_E230;1;R13C6_S23;R13C6_E231_S230;1;R14C6_X08;R14C6_S231_X08;1;R14C6_D1;R14C6_X08_D1;1;R15C5_N23;R15C5_W231_N230;1;R14C5_X02;R14C5_N231_X02;1;R14C5_D6;R14C5_X02_D6;1;R14C6_S23;R14C6_W131_S230;1;R15C6_W23;R15C6_S231_W230;1;R15C5_S23;R15C5_W231_S230;1;R15C5_C7;R15C5_S230_C7;1;R14C7_OF7;;1;R14C7_W13;R14C7_OF7_W130;1;R14C6_N27;R14C6_W131_N270;1;R14C6_D6;R14C6_N270_D6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3879050 ] ,
          "attributes": {
            "ROUTING": "R13C5_F3;;1;R13C5_E13;R13C5_F3_E130;1;R13C5_S26;R13C5_E130_S260;1;R14C5_X05;R14C5_S261_X05;1;R14C5_LSR0;R14C5_X05_LSR0;1"
          }
        },
        "txByteCounter_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3879049 ] ,
          "attributes": {
            "ROUTING": "R14C4_F3;;1;R14C4_W80;R14C4_F3_W800;1;R14C5_N20;R14C5_E808_N200;1;R14C5_A0;R14C5_N200_A0;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:91.38-91.55|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3879047 ] ,
          "attributes": {
            "ROUTING": "R14C5_F6;;1;R14C5_E13;R14C5_F6_E130;1;R14C5_W81;R14C5_E130_W810;1;R14C4_E21;R14C4_E818_E210;1;R14C5_LSR1;R14C5_E211_LSR1;1"
          }
        },
        "txByteCounter_DFFRE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3879046 ] ,
          "attributes": {
            "ROUTING": "R14C4_F4;;1;R14C4_EW10;R14C4_F4_EW10;1;R14C5_A2;R14C5_E111_A2;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:91.38-91.55|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879045 ] ,
          "attributes": {
            "ROUTING": "R14C5_CE2;R14C5_W211_CE2;1;R14C5_CE0;R14C5_W211_CE0;1;R14C6_W21;R14C6_F1_W210;1;R14C5_CE1;R14C5_W211_CE1;1;R14C6_F1;;1;R14C6_X06;R14C6_F1_X06;1;R14C6_CE1;R14C6_X06_CE1;1"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879040 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:79.36-79.51|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3879554 ] ,
          "attributes": {
            "ROUTING": "R12C10_D2;R12C10_S270_D2;1;R12C8_D5;R12C8_W270_D5;1;R12C8_C2;R12C8_W261_C2;1;R12C9_C0;R12C9_N220_C0;1;R12C7_D3;R12C7_X08_D3;1;R12C7_D4;R12C7_X07_D4;1;R12C7_C3;R12C7_W220_C3;1;R14C4_C1;R14C4_X04_C1;1;R12C10_D1;R12C10_S260_D1;1;R12C10_D4;R12C10_X07_D4;1;R12C10_C2;R12C10_W220_C2;1;R12C8_C0;R12C8_W261_C0;1;R12C10_S27;R12C10_VCC_S270;1;R12C10_D3;R12C10_S270_D3;1;R12C8_C3;R12C8_W261_C3;1;R12C9_C3;R12C9_W220_C3;1;R12C8_W27;R12C8_VCC_W270;1;R12C8_D4;R12C8_W270_D4;1;R12C8_C5;R12C8_X08_C5;1;R12C9_D2;R12C9_E260_D2;1;R12C8_D0;R12C8_X03_D0;1;R15C8_D1;R15C8_X03_D1;1;R12C8_D3;R12C8_X03_D3;1;R12C9_N22;R12C9_VCC_N220;1;R12C9_C1;R12C9_N220_C1;1;R14C4_X03;R14C4_VCC_X03;1;R14C4_A1;R14C4_X03_A1;1;R12C9_C5;R12C9_X08_C5;1;R12C7_X03;R12C7_VCC_X03;1;R12C7_A1;R12C7_X03_A1;1;R12C10_C5;R12C10_S220_C5;1;R12C7_W22;R12C7_VCC_W220;1;R12C7_C2;R12C7_W220_C2;1;R12C11_C2;R12C11_X04_C2;1;R12C9_X08;R12C9_VCC_X08;1;R12C9_C4;R12C9_X08_C4;1;R12C11_D1;R12C11_X03_D1;1;R12C10_S22;R12C10_VCC_S220;1;R12C10_C4;R12C10_S220_C4;1;R15C8_D3;R15C8_S270_D3;1;R12C9_W26;R12C9_VCC_W260;1;R12C8_C1;R12C8_W261_C1;1;R12C7_C1;R12C7_N220_C1;1;R1C1_W24;R1C1_VCC_W240;1;R1C1_C4;R1C1_E241_C4;1;R14C4_D1;R14C4_X08_D1;1;R12C7_N22;R12C7_VCC_N220;1;R12C7_C0;R12C7_N220_C0;1;R15C8_C3;R15C8_X04_C3;1;R12C10_C0;R12C10_N220_C0;1;R12C9_D4;R12C9_X07_D4;1;R12C10_X07;R12C10_VCC_X07;1;R12C10_D5;R12C10_X07_D5;1;R12C7_D2;R12C7_X08_D2;1;R15C8_X03;R15C8_VCC_X03;1;R15C8_A1;R15C8_X03_A1;1;R12C7_C4;R12C7_X08_C4;1;R12C9_D1;R12C9_E270_D1;1;R12C8_D1;R12C8_X08_D1;1;R15C8_C1;R15C8_X04_C1;1;R12C11_C0;R12C11_X04_C0;1;R15C8_S27;R15C8_VCC_S270;1;R15C8_D2;R15C8_S270_D2;1;R12C8_X08;R12C8_VCC_X08;1;R12C8_C4;R12C8_X08_C4;1;R12C7_X07;R12C7_VCC_X07;1;R12C7_D5;R12C7_X07_D5;1;R12C11_X04;R12C11_VCC_X04;1;R12C11_C1;R12C11_X04_C1;1;R14C4_D3;R14C4_X08_D3;1;R12C7_C5;R12C7_X08_C5;1;R14C4_C2;R14C4_X04_C2;1;R14C4_C0;R14C4_X04_C0;1;R15C8_X04;R15C8_VCC_X04;1;R15C8_C2;R15C8_X04_C2;1;R12C11_D0;R12C11_X03_D0;1;R12C8_X03;R12C8_VCC_X03;1;R12C8_D2;R12C8_X03_D2;1;R12C9_W22;R12C9_VCC_W220;1;R12C9_C2;R12C9_W220_C2;1;R12C9_E26;R12C9_VCC_E260;1;R12C9_D3;R12C9_E260_D3;1;R12C10_S26;R12C10_VCC_S260;1;R12C10_D0;R12C10_S260_D0;1;R12C11_X03;R12C11_VCC_X03;1;R12C11_D2;R12C11_X03_D2;1;R12C9_X07;R12C9_VCC_X07;1;R12C9_D5;R12C9_X07_D5;1;R12C7_X08;R12C7_VCC_X08;1;R12C7_D1;R12C7_X08_D1;1;R14C4_X04;R14C4_VCC_X04;1;R14C4_C3;R14C4_X04_C3;1;R14C4_N26;R14C4_VCC_N260;1;R14C4_D4;R14C4_N260_D4;1;R14C4_D2;R14C4_X08_D2;1;R15C8_N22;R15C8_VCC_N220;1;R15C8_C0;R15C8_N220_C0;1;R12C10_N22;R12C10_VCC_N220;1;R12C10_C1;R12C10_N220_C1;1;R12C10_W22;R12C10_VCC_W220;1;R12C10_C3;R12C10_W220_C3;1;R14C4_X08;R14C4_VCC_X08;1;R14C4_C4;R14C4_X08_C4;1;VCC;;1;R12C9_E27;R12C9_VCC_E270;1;R12C9_D0;R12C9_E270_D0;1"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879036 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:79.36-79.51|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879035 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:79.36-79.51|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 3879030 ] ,
          "attributes": {
            "ROUTING": "R15C9_F2;;1;R15C9_N10;R15C9_F2_N100;1;R15C9_W20;R15C9_N100_W200;1;R15C8_X05;R15C8_W201_X05;1;R15C8_LSR2;R15C8_X05_LSR2;1"
          }
        },
        "txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 3879029 ] ,
          "attributes": {
            "ROUTING": "R15C6_W25;R15C6_N251_W250;1;R15C6_B0;R15C6_W250_B0;1;R15C5_W83;R15C5_W262_W830;1;R15C4_E25;R15C4_E838_E250;1;R15C6_E25;R15C6_E252_E250;1;R15C7_S25;R15C7_E251_S250;1;R16C7_W25;R16C7_S251_W250;1;R16C6_N25;R16C6_W251_N250;1;R15C6_B7;R15C6_N251_B7;1;R15C8_S10;R15C8_Q4_S100;1;R15C8_B1;R15C8_S100_B1;1;R15C6_N26;R15C6_W261_N260;1;R15C6_D4;R15C6_N260_D4;1;R16C5_C0;R16C5_S261_C0;1;R15C5_C6;R15C5_W262_C6;1;R15C8_Q4;;1;R15C8_EW20;R15C8_Q4_EW20;1;R15C7_W26;R15C7_W121_W260;1;R15C5_S26;R15C5_W262_S260;1;R16C5_X05;R16C5_S261_X05;1;R16C5_B1;R16C5_X05_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txBitNumber_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3879027 ] ,
          "attributes": {
            "ROUTING": "R15C8_F1;;1;R15C8_W21;R15C8_F1_W210;1;R15C8_A4;R15C8_W210_A4;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:79.36-79.51|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3879024 ] ,
          "attributes": {
            "ROUTING": "R15C9_F6;;1;R15C9_E26;R15C9_F6_E260;1;R15C10_X07;R15C10_E261_X07;1;R15C10_LSR2;R15C10_X07_LSR2;1"
          }
        },
        "txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 3879023 ] ,
          "attributes": {
            "ROUTING": "R15C5_E20;R15C5_N201_E200;1;R15C6_X01;R15C6_E201_X01;1;R15C6_C0;R15C6_X01_C0;1;R16C4_W80;R16C4_W202_W800;1;R16C5_E10;R16C5_E808_E100;1;R16C5_W80;R16C5_E100_W800;1;R16C4_E23;R16C4_E808_E230;1;R16C5_X06;R16C5_E231_X06;1;R16C5_SEL0;R16C5_X06_SEL0;1;R15C5_D6;R15C5_X07_D6;1;R15C6_C4;R15C6_X06_C4;1;R15C8_W23;R15C8_W222_W230;1;R15C6_X06;R15C6_W232_X06;1;R15C8_X01;R15C8_W222_X01;1;R15C10_W22;R15C10_E100_W220;1;R15C8_B2;R15C8_X01_B2;1;R15C10_Q5;;1;R15C10_E10;R15C10_Q5_E100;1;R15C10_W80;R15C10_E100_W800;1;R16C5_N20;R16C5_W201_N200;1;R15C6_S20;R15C6_W804_S200;1;R16C6_W20;R16C6_S201_W200;1;R15C5_X07;R15C5_N201_X07;1;R15C6_C7;R15C6_X06_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txBitNumber_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3879021 ] ,
          "attributes": {
            "ROUTING": "R15C8_F2;;1;R15C8_EW10;R15C8_F2_EW10;1;R15C9_E21;R15C9_E111_E210;1;R15C10_X06;R15C10_E211_X06;1;R15C10_A5;R15C10_X06_A5;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:79.36-79.51|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3879019 ] ,
          "attributes": {
            "ROUTING": "R15C9_F7;;1;R15C9_E13;R15C9_F7_E130;1;R15C10_S27;R15C10_E131_S270;1;R16C10_W27;R16C10_S271_W270;1;R16C9_N27;R16C9_W271_N270;1;R15C9_LSR2;R15C9_N271_LSR2;1"
          }
        },
        "txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 3879018 ] ,
          "attributes": {
            "ROUTING": "R15C8_B3;R15C8_W240_B3;1;R15C6_X07;R15C6_W242_X07;1;R15C6_B6;R15C6_X07_B6;1;R15C9_W10;R15C9_Q4_W100;1;R15C8_W24;R15C8_W101_W240;1;R15C6_C1;R15C6_W242_C1;1;R15C9_Q4;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txBitNumber_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3879016 ] ,
          "attributes": {
            "ROUTING": "R15C8_F3;;1;R15C8_E13;R15C8_F3_E130;1;R15C8_E26;R15C8_E130_E260;1;R15C9_X07;R15C9_E261_X07;1;R15C9_A4;R15C9_X07_A4;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:79.36-79.51|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879015 ] ,
          "attributes": {
            "ROUTING": "R15C9_S13;R15C9_F1_S130;1;R15C9_E25;R15C9_S130_E250;1;R15C10_X08;R15C10_E251_X08;1;R15C10_CE2;R15C10_X08_CE2;1;R15C8_N21;R15C8_W211_N210;1;R14C8_E21;R14C8_N211_E210;1;R14C9_S21;R14C9_E211_S210;1;R15C9_CE2;R15C9_S211_CE2;1;R15C9_F1;;1;R15C9_W21;R15C9_F1_W210;1;R15C8_CE2;R15C8_W211_CE2;1"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3879527 ] ,
          "attributes": {
            "ROUTING": "R14C10_OF0;;1;R14C10_I1MUX1;R14C10_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879529 ] ,
          "attributes": {
            "ROUTING": "R14C10_F2;;1;R14C10_I0MUX2;R14C10_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879530 ] ,
          "attributes": {
            "ROUTING": "R14C10_F3;;1;R14C10_I1MUX2;R14C10_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3879534 ] ,
          "attributes": {
            "ROUTING": "R14C10_F0;;1;R14C10_I0MUX0;R14C10_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879535 ] ,
          "attributes": {
            "ROUTING": "R14C10_F1;;1;R14C10_I1MUX0;R14C10_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3879526 ] ,
          "attributes": {
            "ROUTING": "R14C10_OF2;;1;R14C10_I0MUX1;R14C10_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter[1]": {
          "hide_name": 0,
          "bits": [ 3878994 ] ,
          "attributes": {
            "ROUTING": "R15C5_D2;R15C5_X06_D2;1;R15C5_D3;R15C5_X06_D3;1;R15C5_D0;R15C5_X06_D0;1;R15C5_A1;R15C5_S251_A1;1;R15C5_X06;R15C5_S251_X06;1;R15C4_X08;R15C4_W251_X08;1;R15C4_D3;R15C4_X08_D3;1;R15C4_D5;R15C4_X04_D5;1;R15C4_X06;R15C4_S251_X06;1;R15C4_D1;R15C4_X06_D1;1;R14C5_W25;R14C5_W111_W250;1;R14C4_S25;R14C4_W251_S250;1;R14C4_B2;R14C4_S250_B2;1;R14C6_Q3;;1;R14C6_EW10;R14C6_Q3_EW10;1;R14C5_S25;R14C5_W111_S250;1;R15C5_W25;R15C5_S251_W250;1;R15C4_X04;R15C4_W251_X04;1;R15C4_D7;R15C4_X04_D7;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:22.11-22.24"
          }
        },
        "txByteCounter[0]": {
          "hide_name": 0,
          "bits": [ 3878993 ] ,
          "attributes": {
            "ROUTING": "R15C5_A3;R15C5_X02_A3;1;R15C5_X08;R15C5_S231_X08;1;R15C5_D1;R15C5_X08_D1;1;R15C5_C2;R15C5_X02_C2;1;R14C5_S23;R14C5_W100_S230;1;R15C5_X02;R15C5_S231_X02;1;R15C5_C0;R15C5_X02_C0;1;R15C4_C3;R15C4_S241_C3;1;R15C4_C5;R15C4_S201_C5;1;R15C4_X05;R15C4_S241_X05;1;R15C4_B1;R15C4_X05_B1;1;R14C4_S24;R14C4_W101_S240;1;R14C4_B1;R14C4_S240_B1;1;R14C5_Q4;;1;R14C5_W10;R14C5_Q4_W100;1;R14C4_S20;R14C4_W101_S200;1;R15C4_C7;R15C4_S201_C7;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:22.11-22.24"
          }
        },
        "txByteCounter[3]": {
          "hide_name": 0,
          "bits": [ 3878992 ] ,
          "attributes": {
            "ROUTING": "R15C5_W81;R15C5_S111_W810;1;R15C4_N22;R15C4_E818_N220;1;R15C4_C1;R15C4_N220_C1;1;R15C4_B3;R15C4_X01_B3;1;R15C5_B0;R15C5_S111_B0;1;R14C5_SN10;R14C5_Q2_SN10;1;R15C5_B2;R15C5_S111_B2;1;R15C4_A5;R15C4_X07_A5;1;R15C4_X07;R15C4_S221_X07;1;R15C4_B7;R15C4_X07_B7;1;R15C5_B3;R15C5_S111_B3;1;R14C4_S22;R14C4_W221_S220;1;R15C4_X01;R15C4_S221_X01;1;R15C5_B1;R15C5_S111_B1;1;R14C4_X01;R14C4_W221_X01;1;R14C4_B4;R14C4_X01_B4;1;R14C5_W22;R14C5_Q2_W220;1;R14C5_Q2;;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:22.11-22.24"
          }
        },
        "txByteCounter[2]": {
          "hide_name": 0,
          "bits": [ 3878991 ] ,
          "attributes": {
            "ROUTING": "R15C4_W13;R15C4_E808_W130;1;R15C4_E27;R15C4_W130_E270;1;R15C5_A2;R15C5_E271_A2;1;R15C5_C1;R15C5_S101_C1;1;R15C5_X01;R15C5_E201_X01;1;R15C5_A0;R15C5_X01_A0;1;R15C5_C3;R15C5_S101_C3;1;R15C5_W80;R15C5_S101_W800;1;R15C4_E20;R15C4_E808_E200;1;R15C4_A3;R15C4_E200_A3;1;R15C4_B5;R15C4_X03_B5;1;R15C4_A1;R15C4_X03_A1;1;R14C5_W21;R14C5_S100_W210;1;R14C4_B3;R14C4_W211_B3;1;R14C5_Q0;;1;R14C5_S10;R14C5_Q0_S100;1;R15C5_W24;R15C5_S101_W240;1;R15C4_X03;R15C4_W241_X03;1;R15C4_A7;R15C4_X03_A7;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:22.11-22.24"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878989 ] ,
          "attributes": {
            "ROUTING": "R15C9_D3;R15C9_X08_D3;1;R15C9_D7;R15C9_X02_D7;1;R15C9_A1;R15C9_X02_A1;1;R15C9_X02;R15C9_S231_X02;1;R15C9_D6;R15C9_X02_D6;1;R14C9_F6;;1;R14C9_W10;R14C9_F6_W100;1;R14C9_S23;R14C9_W100_S230;1;R15C9_X08;R15C9_S231_X08;1;R15C9_D2;R15C9_X08_D2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878988 ] ,
          "attributes": {
            "ROUTING": "R15C9_C3;R15C9_X04_C3;1;R15C9_C1;R15C9_X04_C1;1;R15C9_C2;R15C9_X04_C2;1;R15C9_C7;R15C9_X06_C7;1;R15C9_X04;R15C9_S271_X04;1;R15C6_F0;;1;R15C6_N10;R15C6_F0_N100;1;R15C6_E82;R15C6_N100_E820;1;R15C10_N27;R15C10_E824_N270;1;R14C10_W27;R14C10_N271_W270;1;R14C9_S27;R14C9_W271_S270;1;R15C9_X06;R15C9_S271_X06;1;R15C9_C6;R15C9_X06_C6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878987 ] ,
          "attributes": {
            "ROUTING": "R15C9_B3;R15C9_S250_B3;1;R15C8_N25;R15C8_W251_N250;1;R14C8_E25;R14C8_N251_E250;1;R14C10_S25;R14C10_E252_S250;1;R15C10_W25;R15C10_S251_W250;1;R15C9_S25;R15C9_W251_S250;1;R15C9_B2;R15C9_S250_B2;1;R15C9_B6;R15C9_S251_B6;1;R15C9_W25;R15C9_S251_W250;1;R15C9_B1;R15C9_W250_B1;1;R14C9_F4;;1;R14C9_S13;R14C9_F4_S130;1;R14C9_S25;R14C9_S130_S250;1;R15C9_B7;R15C9_S251_B7;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[0]": {
          "hide_name": 0,
          "bits": [ 3878985 ] ,
          "attributes": {
            "ROUTING": "R15C4_Q1;;1;R15C4_E13;R15C4_Q1_E130;1;R15C5_E27;R15C5_E131_E270;1;R15C6_A4;R15C6_E271_A4;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:19.11-19.18"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 3879457 ] ,
          "attributes": {
            "ROUTING": "R11C8_F1;;1;R11C8_I1MUX0;R11C8_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataOut[1]": {
          "hide_name": 0,
          "bits": [ 3878982 ] ,
          "attributes": {
            "ROUTING": "R15C5_Q0;;1;R15C5_E13;R15C5_Q0_E130;1;R15C6_B4;R15C6_E131_B4;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:19.11-19.18"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3879455 ] ,
          "attributes": {
            "ROUTING": "R12C11_F2;;1;R12C11_D6;R12C11_F2_D6;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[2]": {
          "hide_name": 0,
          "bits": [ 3878979 ] ,
          "attributes": {
            "ROUTING": "R15C5_Q3;;1;R15C5_S10;R15C5_Q3_S100;1;R15C5_S21;R15C5_S100_S210;1;R15C5_A6;R15C5_S210_A6;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:19.11-19.18"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3879454 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[3]": {
          "hide_name": 0,
          "bits": [ 3878976 ] ,
          "attributes": {
            "ROUTING": "R15C5_Q1;;1;R15C5_S13;R15C5_Q1_S130;1;R15C5_N25;R15C5_S130_N250;1;R15C5_B6;R15C5_N250_B6;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:19.11-19.18"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3879451 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[4]": {
          "hide_name": 0,
          "bits": [ 3878973 ] ,
          "attributes": {
            "ROUTING": "R15C4_Q3;;1;R15C4_SN20;R15C4_Q3_SN20;1;R16C4_E22;R16C4_S121_E220;1;R16C5_X01;R16C5_E221_X01;1;R16C5_A0;R16C5_X01_A0;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:19.11-19.18"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3879448 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[5]": {
          "hide_name": 0,
          "bits": [ 3878970 ] ,
          "attributes": {
            "ROUTING": "R15C4_Q5;;1;R15C4_EW20;R15C4_Q5_EW20;1;R15C5_S22;R15C5_E121_S220;1;R16C5_W22;R16C5_S221_W220;1;R16C3_W81;R16C3_W222_W810;1;R16C6_W21;R16C6_E818_W210;1;R16C5_B0;R16C5_W211_B0;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:19.11-19.18"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3879445 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[6]": {
          "hide_name": 0,
          "bits": [ 3878967 ] ,
          "attributes": {
            "ROUTING": "R15C5_Q2;;1;R15C5_SN20;R15C5_Q2_SN20;1;R16C5_W82;R16C5_S121_W820;1;R16C4_E27;R16C4_E828_E270;1;R16C5_A1;R16C5_E271_A1;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:19.11-19.18"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_LUT2_I0_I1_ALU_SUM_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3879442 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:103.30-103.43|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878965 ] ,
          "attributes": {
            "ROUTING": "R15C4_CE2;R15C4_S211_CE2;1;R15C4_CE0;R15C4_S211_CE0;1;R15C4_W21;R15C4_W202_W210;1;R15C3_N21;R15C3_W211_N210;1;R14C3_E21;R14C3_N211_E210;1;R14C4_S21;R14C4_E211_S210;1;R15C4_CE1;R15C4_S211_CE1;1;R15C5_CE1;R15C5_X05_CE1;1;R15C9_F3;;1;R15C9_W80;R15C9_F3_W800;1;R15C5_S20;R15C5_W804_S200;1;R16C5_E20;R16C5_S201_E200;1;R16C6_N20;R16C6_E201_N200;1;R15C6_W20;R15C6_N201_W200;1;R15C5_X05;R15C5_W201_X05;1;R15C5_CE0;R15C5_X05_CE0;1"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3878963 ] ,
          "attributes": {
            "ROUTING": "R13C8_E26;R13C8_N262_E260;1;R13C9_X03;R13C9_E261_X03;1;R13C9_CLK0;R13C9_X03_CLK0;1;R13C7_CLK0;R13C7_X01_CLK0;1;R11C11_CLK1;R11C11_E241_CLK1;1;R11C7_S83;R11C7_S262_S830;1;R15C7_E26;R15C7_S834_E260;1;R15C8_S26;R15C8_E261_S260;1;R16C8_W26;R16C8_S261_W260;1;R16C7_N26;R16C7_W261_N260;1;R15C7_X03;R15C7_N261_X03;1;R15C7_CLK0;R15C7_X03_CLK0;1;R15C5_CLK2;R15C5_X04_CLK2;1;R12C7_S22;R12C7_W221_S220;1;R13C7_X01;R13C7_S221_X01;1;R13C7_CLK1;R13C7_X01_CLK1;1;R15C4_CLK1;R15C4_X02_CLK1;1;R15C4_CLK0;R15C4_X02_CLK0;1;R15C6_X04;R15C6_S272_X04;1;R15C6_CLK1;R15C6_X04_CLK1;1;R11C6_E22;R11C6_N221_E220;1;R11C7_N22;R11C7_E221_N220;1;R9C7_S81;R9C7_N222_S810;1;R13C7_W21;R13C7_S814_W210;1;R13C6_N21;R13C6_W211_N210;1;R11C6_N24;R11C6_N212_N240;1;R10C6_E24;R10C6_N241_E240;1;R10C7_S24;R10C7_E241_S240;1;R11C7_CLK2;R11C7_S241_CLK2;1;R13C11_CLK0;R13C11_S241_CLK0;1;R11C7_E22;R11C7_S222_E220;1;R11C8_X01;R11C8_E221_X01;1;R11C8_CLK2;R11C8_X01_CLK2;1;R12C9_W27;R12C9_N272_W270;1;R12C7_S27;R12C7_W272_S270;1;R14C7_E27;R14C7_S272_E270;1;R14C8_N27;R14C8_E271_N270;1;R12C8_E27;R12C8_N272_E270;1;R12C10_W82;R12C10_E272_W820;1;R12C6_S24;R12C6_W824_S240;1;R13C6_E24;R13C6_S241_E240;1;R13C8_CLK0;R13C8_E242_CLK0;1;R13C9_CLK2;R13C9_X04_CLK2;1;R9C9_S82;R9C9_E121_S820;1;R13C9_W27;R13C9_S824_W270;1;R13C8_S27;R13C8_W271_S270;1;R14C8_E27;R14C8_S271_E270;1;R14C9_N27;R14C9_E271_N270;1;R13C9_X04;R13C9_N271_X04;1;R13C9_CLK1;R13C9_X04_CLK1;1;R15C9_N21;R15C9_E212_N210;1;R14C9_W21;R14C9_N211_W210;1;R14C8_N21;R14C8_W211_N210;1;R13C8_X02;R13C8_N211_X02;1;R13C8_CLK1;R13C8_X02_CLK1;1;R13C10_S24;R13C10_W241_S240;1;R15C10_CLK2;R15C10_S242_CLK2;1;R11C8_S22;R11C8_E221_S220;1;R12C8_W22;R12C8_S221_W220;1;R14C5_CLK0;R14C5_S241_CLK0;1;R12C6_N22;R12C6_W222_N220;1;R9C9_S26;R9C9_W121_S260;1;R11C9_S83;R11C9_S262_S830;1;R15C9_W26;R15C9_S834_W260;1;R15C8_N26;R15C8_W261_N260;1;R14C8_E26;R14C8_N261_E260;1;R14C9_X03;R14C9_E261_X03;1;R14C9_CLK0;R14C9_X03_CLK0;1;R15C5_CLK1;R15C5_X04_CLK1;1;R15C9_CLK2;R15C9_X03_CLK2;1;R12C11_S24;R12C11_E241_S240;1;R13C11_CLK1;R13C11_S241_CLK1;1;R14C6_N24;R14C6_E241_N240;1;R13C6_W24;R13C6_N241_W240;1;R13C5_S24;R13C5_W241_S240;1;R14C5_CLK1;R14C5_S241_CLK1;1;R13C10_N24;R13C10_W241_N240;1;R12C10_E24;R12C10_N241_E240;1;R12C11_CLK2;R12C11_E241_CLK2;1;R2C11_GT00;R2C11_SPINE9_GT00;1;R9C11_GBO0;R9C11_GT00_GBO0;1;R9C10_EW20;R9C10_GB10_EW20;1;R9C11_S82;R9C11_E121_S820;1;R13C11_W24;R13C11_S824_W240;1;R13C10_CLK0;R13C10_W241_CLK0;1;R15C5_E21;R15C5_S814_E210;1;R15C6_N21;R15C6_E211_N210;1;R13C6_W21;R13C6_N212_W210;1;R13C4_W81;R13C4_W212_W810;1;R13C5_W13;R13C5_E818_W130;1;R13C5_S27;R13C5_W130_S270;1;R14C5_X04;R14C5_S271_X04;1;R14C5_CLK2;R14C5_X04_CLK2;1;R9C7_S26;R9C7_E121_S260;1;R15C9_X03;R15C9_S261_X03;1;R14C9_S26;R14C9_E261_S260;1;R11C10_E24;R11C10_N242_E240;1;R14C6_CLK2;R14C6_E241_CLK2;1;R15C3_S22;R15C3_W222_S220;1;R16C3_E22;R16C3_S221_E220;1;R16C4_N22;R16C4_E221_N220;1;R15C4_E22;R15C4_N221_E220;1;R15C6_W81;R15C6_E222_W810;1;R15C3_E10;R15C3_E818_E100;1;R15C4_W80;R15C4_E101_W800;1;R15C5_W23;R15C5_E808_W230;1;R15C4_X02;R15C4_W231_X02;1;R15C4_CLK2;R15C4_X02_CLK2;1;R9C3_GBO0;R9C3_GT00_GBO0;1;R9C4_EW20;R9C4_GB10_EW20;1;R9C5_S22;R9C5_E121_S220;1;R11C5_S81;R11C5_S222_S810;1;R15C5_W22;R15C5_S814_W220;1;R2C3_GT00;R2C3_SPINE9_GT00;1;R13C10_CLK2;R13C10_W241_CLK2;1;R13C5_E27;R13C5_S824_E270;1;R13C6_S27;R13C6_E271_S270;1;R14C6_W27;R14C6_S271_W270;1;R14C4_W82;R14C4_W272_W820;1;R14C5_E24;R14C5_E828_E240;1;R14C6_CLK1;R14C6_E241_CLK1;1;R9C6_EW20;R9C6_GB10_EW20;1;R9C5_S82;R9C5_W121_S820;1;R17C5_N27;R17C5_S828_N270;1;R15C5_X04;R15C5_N272_X04;1;R15C5_CLK0;R15C5_X04_CLK0;1;R17C47_F6;;1;R10C27_SPINE9;R10C27_UNK128_SPINE9;1;R2C7_GT00;R2C7_SPINE9_GT00;1;R9C7_GBO0;R9C7_GT00_GBO0;1;R9C8_EW20;R9C8_GB10_EW20;1;R9C7_S22;R9C7_W121_S220;1;R11C7_S81;R11C7_S222_S810;1;R15C7_E21;R15C7_S814_E210;1;R15C8_X02;R15C8_E211_X02;1;R15C8_CLK2;R15C8_X02_CLK2;1"
          }
        },
        "uart_rx_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3879539 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "txCounter[3]": {
          "hide_name": 0,
          "bits": [ 3878961 ] ,
          "attributes": {
            "ROUTING": "R11C7_E13;R11C7_Q5_E130;1;R11C7_S26;R11C7_E130_S260;1;R11C7_D1;R11C7_S260_D1;1;R11C7_Q5;;1;R11C7_E10;R11C7_Q5_E100;1;R11C7_S22;R11C7_E100_S220;1;R12C7_X01;R12C7_S221_X01;1;R12C7_B4;R12C7_X01_B4;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[2]": {
          "hide_name": 0,
          "bits": [ 3878960 ] ,
          "attributes": {
            "ROUTING": "R12C7_W23;R12C7_N131_W230;1;R12C6_N23;R12C6_W231_N230;1;R11C6_E23;R11C6_N231_E230;1;R11C7_X02;R11C7_E231_X02;1;R11C7_C1;R11C7_X02_C1;1;R13C7_Q3;;1;R13C7_N13;R13C7_Q3_N130;1;R12C7_B3;R12C7_N131_B3;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[1]": {
          "hide_name": 0,
          "bits": [ 3878959 ] ,
          "attributes": {
            "ROUTING": "R11C7_X04;R11C7_W251_X04;1;R11C7_B1;R11C7_X04_B1;1;R11C8_Q5;;1;R11C8_W25;R11C8_Q5_W250;1;R11C7_S25;R11C7_W251_S250;1;R12C7_X04;R12C7_S251_X04;1;R12C7_B2;R12C7_X04_B2;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[0]": {
          "hide_name": 0,
          "bits": [ 3878958 ] ,
          "attributes": {
            "ROUTING": "R11C7_N10;R11C7_Q4_N100;1;R11C7_A1;R11C7_N100_A1;1;R11C7_Q4;;1;R11C7_SN10;R11C7_Q4_SN10;1;R12C7_B1;R12C7_S111_B1;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878955 ] ,
          "attributes": {
            "ROUTING": "R11C7_F1;;1;R11C7_I1MUX0;R11C7_F1_DUMMY_I1MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878954 ] ,
          "attributes": {
            "ROUTING": "R11C7_F0;;1;R11C7_I0MUX0;R11C7_F0_DUMMY_I0MUX0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3879552 ] ,
          "attributes": {
            "ROUTING": "R14C4_W21;R14C4_VSS_W210;1;R14C4_A4;R14C4_W210_A4;1;R12C10_A3;R12C10_W271_A3;1;R12C9_A2;R12C9_N210_A2;1;R12C9_N21;R12C9_VSS_N210;1;R12C9_A3;R12C9_N210_A3;1;R12C11_A0;R12C11_E210_A0;1;R14C4_A2;R14C4_N210_A2;1;R12C11_N21;R12C11_VSS_N210;1;R12C11_A2;R12C11_N210_A2;1;R15C8_A2;R15C8_W271_A2;1;R14C4_N21;R14C4_VSS_N210;1;R14C4_A3;R14C4_N210_A3;1;R12C10_A4;R12C10_W210_A4;1;R12C11_W27;R12C11_VSS_W270;1;R12C10_A2;R12C10_W271_A2;1;R12C7_A4;R12C7_W210_A4;1;R12C11_E21;R12C11_VSS_E210;1;R12C11_A1;R12C11_E210_A1;1;R12C9_A1;R12C9_X02_A1;1;R15C1_E21;R15C1_VSS_E210;1;R15C1_A0;R15C1_E210_A0;1;R22C1_S26;R22C1_VSS_S260;1;R22C1_D1;R22C1_S260_D1;1;R12C8_A2;R12C8_X02_A2;1;R12C11_B2;R12C11_E211_B2;1;R12C8_A0;R12C8_X02_A0;1;R26C1_E27;R26C1_VSS_E270;1;R26C1_D1;R26C1_E270_D1;1;R12C10_A1;R12C10_E210_A1;1;R12C8_A1;R12C8_X02_A1;1;R12C8_A5;R12C8_W210_A5;1;R12C9_A5;R12C9_W210_A5;1;R12C7_W21;R12C7_VSS_W210;1;R12C7_A5;R12C7_W210_A5;1;R12C8_X02;R12C8_W211_X02;1;R12C8_A3;R12C8_X02_A3;1;R15C9_W27;R15C9_VSS_W270;1;R15C8_A3;R15C8_W271_A3;1;R12C7_A2;R12C7_X02_A2;1;R25C1_S26;R25C1_VSS_S260;1;R25C1_D1;R25C1_S260_D1;1;R12C9_X02;R12C9_W211_X02;1;R12C9_A0;R12C9_X02_A0;1;R12C10_E21;R12C10_VSS_E210;1;R12C10_A0;R12C10_E210_A0;1;R12C7_X02;R12C7_W211_X02;1;R12C7_A3;R12C7_X02_A3;1;R12C10_W21;R12C10_VSS_W210;1;R12C10_A5;R12C10_W210_A5;1;R12C8_W21;R12C8_VSS_W210;1;R12C8_A4;R12C8_W210_A4;1;R16C1_S26;R16C1_VSS_S260;1;R16C1_D1;R16C1_S260_D1;1;R16C5_N27;R16C5_VSS_N270;1;R15C5_LSR2;R15C5_N271_LSR2;1;R12C9_W21;R12C9_VSS_W210;1;R12C9_A4;R12C9_W210_A4;1;VSS;;1;R21C1_W23;R21C1_VSS_W230;1;R21C1_X06;R21C1_E231_X06;1;R21C1_D1;R21C1_X06_D1;1"
          }
        },
        "txCounter[4]": {
          "hide_name": 0,
          "bits": [ 3878945 ] ,
          "attributes": {
            "ROUTING": "R11C7_SEL2;R11C7_X08_SEL2;1;R11C7_X08;R11C7_N252_X08;1;R11C7_SEL0;R11C7_X08_SEL0;1;R13C7_Q0;;1;R13C7_S13;R13C7_Q0_S130;1;R13C7_N25;R13C7_S130_N250;1;R12C7_B5;R12C7_N251_B5;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878944 ] ,
          "attributes": {
            "ROUTING": "R11C7_F3;;1;R11C7_I1MUX2;R11C7_F3_DUMMY_I1MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878943 ] ,
          "attributes": {
            "ROUTING": "R11C7_F2;;1;R11C7_I0MUX2;R11C7_F2_DUMMY_I0MUX2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txCounter[5]": {
          "hide_name": 0,
          "bits": [ 3878941 ] ,
          "attributes": {
            "ROUTING": "R11C8_N20;R11C8_N252_N200;1;R10C8_W20;R10C8_N201_W200;1;R10C7_S20;R10C7_W201_S200;1;R11C7_X01;R11C7_S201_X01;1;R11C7_SEL1;R11C7_X01_SEL1;1;R13C9_Q5;;1;R13C9_W25;R13C9_Q5_W250;1;R13C8_N25;R13C8_W251_N250;1;R12C8_X04;R12C8_N251_X04;1;R12C8_B0;R12C8_X04_B0;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O[3]": {
          "hide_name": 0,
          "bits": [ 3878940 ] ,
          "attributes": {
            "ROUTING": "R14C9_X07;R14C9_E242_X07;1;R14C9_A2;R14C9_X07_A2;1;R11C7_OF1;;1;R11C7_S21;R11C7_OF1_S210;1;R13C7_S24;R13C7_S212_S240;1;R14C7_E24;R14C7_S241_E240;1;R14C9_E24;R14C9_E242_E240;1;R14C10_X03;R14C10_E241_X03;1;R14C10_D1;R14C10_X03_D1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878939 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF0;;1;R11C7_I1MUX1;R11C7_OF0_DUMMY_I1MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878938 ] ,
          "attributes": {
            "ROUTING": "R11C7_OF2;;1;R11C7_I0MUX1;R11C7_OF2_DUMMY_I0MUX1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txCounter[21]": {
          "hide_name": 0,
          "bits": [ 3878936 ] ,
          "attributes": {
            "ROUTING": "R13C10_E13;R13C10_Q4_E130;1;R13C10_N26;R13C10_E130_N260;1;R12C10_D7;R12C10_N261_D7;1;R13C10_W13;R13C10_Q4_W130;1;R13C10_N27;R13C10_W130_N270;1;R12C10_B4;R12C10_N271_B4;1;R13C10_Q4;;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[20]": {
          "hide_name": 0,
          "bits": [ 3878935 ] ,
          "attributes": {
            "ROUTING": "R12C10_C7;R12C10_W261_C7;1;R13C11_Q2;;1;R13C11_SN20;R13C11_Q2_SN20;1;R12C11_W26;R12C11_N121_W260;1;R12C10_X03;R12C10_W261_X03;1;R12C10_B3;R12C10_X03_B3;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[19]": {
          "hide_name": 0,
          "bits": [ 3878934 ] ,
          "attributes": {
            "ROUTING": "R12C10_B7;R12C10_N251_B7;1;R13C10_Q0;;1;R13C10_S13;R13C10_Q0_S130;1;R13C10_N25;R13C10_S130_N250;1;R12C10_X04;R12C10_N251_X04;1;R12C10_B2;R12C10_X04_B2;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[18]": {
          "hide_name": 0,
          "bits": [ 3878933 ] ,
          "attributes": {
            "ROUTING": "R12C10_A7;R12C10_N211_A7;1;R13C10_Q1;;1;R13C10_N21;R13C10_Q1_N210;1;R12C10_B1;R12C10_N211_B1;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O[1]": {
          "hide_name": 0,
          "bits": [ 3878932 ] ,
          "attributes": {
            "ROUTING": "R13C10_B6;R13C10_S121_B6;1;R12C10_F7;;1;R12C10_SN20;R12C10_F7_SN20;1;R13C10_S26;R13C10_S121_S260;1;R14C10_X05;R14C10_S261_X05;1;R14C10_B1;R14C10_X05_B1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[17]": {
          "hide_name": 0,
          "bits": [ 3878930 ] ,
          "attributes": {
            "ROUTING": "R12C10_W27;R12C10_N131_W270;1;R12C9_S27;R12C9_W271_S270;1;R13C9_E27;R13C9_S271_E270;1;R13C10_S27;R13C10_E271_S270;1;R13C10_D2;R13C10_S270_D2;1;R13C10_Q5;;1;R13C10_N13;R13C10_Q5_N130;1;R12C10_B0;R12C10_N131_B0;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[16]": {
          "hide_name": 0,
          "bits": [ 3878929 ] ,
          "attributes": {
            "ROUTING": "R13C9_E13;R13C9_Q0_E130;1;R13C10_N23;R13C10_E131_N230;1;R13C10_C2;R13C10_N230_C2;1;R13C9_Q0;;1;R13C9_SN10;R13C9_Q0_SN10;1;R12C9_E25;R12C9_N111_E250;1;R12C9_B5;R12C9_E250_B5;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[15]": {
          "hide_name": 0,
          "bits": [ 3878928 ] ,
          "attributes": {
            "ROUTING": "R13C9_E20;R13C9_N100_E200;1;R13C10_X01;R13C10_E201_X01;1;R13C10_B2;R13C10_X01_B2;1;R13C9_Q2;;1;R13C9_N10;R13C9_Q2_N100;1;R12C9_B4;R12C9_N101_B4;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[14]": {
          "hide_name": 0,
          "bits": [ 3878927 ] ,
          "attributes": {
            "ROUTING": "R13C9_E26;R13C9_N121_E260;1;R13C10_X07;R13C10_E261_X07;1;R13C10_A2;R13C10_X07_A2;1;R14C9_Q0;;1;R14C9_SN20;R14C9_Q0_SN20;1;R13C9_N26;R13C9_N121_N260;1;R12C9_X03;R12C9_N261_X03;1;R12C9_B3;R12C9_X03_B3;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O[2]": {
          "hide_name": 0,
          "bits": [ 3878926 ] ,
          "attributes": {
            "ROUTING": "R13C10_E22;R13C10_F2_E220;1;R13C10_C6;R13C10_E220_C6;1;R13C10_F2;;1;R13C10_S22;R13C10_F2_S220;1;R14C10_X01;R14C10_S221_X01;1;R14C10_C1;R14C10_X01_C1;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[13]": {
          "hide_name": 0,
          "bits": [ 3878924 ] ,
          "attributes": {
            "ROUTING": "R13C11_E13;R13C11_Q0_E130;1;R13C11_W26;R13C11_E130_W260;1;R13C10_X03;R13C10_W261_X03;1;R13C10_D3;R13C10_X03_D3;1;R13C11_Q0;;1;R13C11_W80;R13C11_Q0_W800;1;R13C7_N23;R13C7_W804_N230;1;R12C7_E23;R12C7_N231_E230;1;R12C9_B2;R12C9_E232_B2;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[12]": {
          "hide_name": 0,
          "bits": [ 3878923 ] ,
          "attributes": {
            "ROUTING": "R13C9_EW20;R13C9_Q4_EW20;1;R13C10_C3;R13C10_E121_C3;1;R13C9_Q4;;1;R13C9_W13;R13C9_Q4_W130;1;R13C9_N27;R13C9_W130_N270;1;R12C9_X04;R12C9_N271_X04;1;R12C9_B1;R12C9_X04_B1;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[11]": {
          "hide_name": 0,
          "bits": [ 3878922 ] ,
          "attributes": {
            "ROUTING": "R13C9_E23;R13C9_Q3_E230;1;R13C10_B3;R13C10_E231_B3;1;R13C9_Q3;;1;R13C9_N23;R13C9_Q3_N230;1;R12C9_B0;R12C9_N231_B0;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[10]": {
          "hide_name": 0,
          "bits": [ 3878921 ] ,
          "attributes": {
            "ROUTING": "R13C8_EW20;R13C8_Q3_EW20;1;R13C9_E22;R13C9_E121_E220;1;R13C10_X05;R13C10_E221_X05;1;R13C10_A3;R13C10_X05_A3;1;R13C8_Q3;;1;R13C8_W13;R13C8_Q3_W130;1;R13C8_N27;R13C8_W130_N270;1;R12C8_B5;R12C8_N271_B5;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O[4]": {
          "hide_name": 0,
          "bits": [ 3878920 ] ,
          "attributes": {
            "ROUTING": "R14C11_SEL0;R14C11_X06_SEL0;1;R14C11_SEL6;R14C11_X06_SEL6;1;R14C10_SEL6;R14C10_X08_SEL6;1;R14C10_SEL2;R14C10_X08_SEL2;1;R14C10_W23;R14C10_S231_W230;1;R14C9_B2;R14C9_W231_B2;1;R14C10_SEL4;R14C10_X08_SEL4;1;R14C11_SEL4;R14C11_X06_SEL4;1;R14C10_E23;R14C10_S231_E230;1;R14C11_X06;R14C11_E231_X06;1;R14C11_SEL2;R14C11_X06_SEL2;1;R13C10_F3;;1;R13C10_S23;R13C10_F3_S230;1;R14C10_X08;R14C10_S231_X08;1;R14C10_SEL0;R14C10_X08_SEL0;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[9]": {
          "hide_name": 0,
          "bits": [ 3878918 ] ,
          "attributes": {
            "ROUTING": "R13C8_S13;R13C8_Q2_S130;1;R13C8_D7;R13C8_S130_D7;1;R13C8_Q2;;1;R13C8_SN10;R13C8_Q2_SN10;1;R12C8_E25;R12C8_N111_E250;1;R12C8_B4;R12C8_E250_B4;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[8]": {
          "hide_name": 0,
          "bits": [ 3878917 ] ,
          "attributes": {
            "ROUTING": "R13C8_W10;R13C8_Q0_W100;1;R13C8_S23;R13C8_W100_S230;1;R13C8_C7;R13C8_S230_C7;1;R13C8_Q0;;1;R13C8_N20;R13C8_Q0_N200;1;R12C8_X01;R12C8_N201_X01;1;R12C8_B3;R12C8_X01_B3;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[7]": {
          "hide_name": 0,
          "bits": [ 3878916 ] ,
          "attributes": {
            "ROUTING": "R12C8_S25;R12C8_S111_S250;1;R13C8_B7;R13C8_S251_B7;1;R11C8_Q4;;1;R11C8_SN10;R11C8_Q4_SN10;1;R12C8_B2;R12C8_S111_B2;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[6]": {
          "hide_name": 0,
          "bits": [ 3878915 ] ,
          "attributes": {
            "ROUTING": "R13C8_W20;R13C8_W101_W200;1;R13C8_A7;R13C8_W200_A7;1;R13C9_Q1;;1;R13C9_W10;R13C9_Q1_W100;1;R13C8_N24;R13C8_W101_N240;1;R12C8_X05;R12C8_N241_X05;1;R12C8_B1;R12C8_X05_B1;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O[5]": {
          "hide_name": 0,
          "bits": [ 3878914 ] ,
          "attributes": {
            "ROUTING": "R14C9_E21;R14C9_S211_E210;1;R14C11_X02;R14C11_E212_X02;1;R14C11_SEL1;R14C11_X02_SEL1;1;R13C8_EW10;R13C8_F7_EW10;1;R13C9_S21;R13C9_E111_S210;1;R14C9_X02;R14C9_S211_X02;1;R14C9_C2;R14C9_X02_C2;1;R14C11_X04;R14C11_W271_X04;1;R14C11_SEL5;R14C11_X04_SEL5;1;R14C10_SEL1;R14C10_X04_SEL1;1;R13C8_F7;;1;R13C8_E82;R13C8_F7_E820;1;R13C12_S27;R13C12_E824_S270;1;R14C12_W27;R14C12_S271_W270;1;R14C10_X04;R14C10_W272_X04;1;R14C10_SEL5;R14C10_X04_SEL5;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[24]": {
          "hide_name": 0,
          "bits": [ 3878912 ] ,
          "attributes": {
            "ROUTING": "R12C11_S10;R12C11_Q4_S100;1;R12C11_B1;R12C11_S100_B1;1;R12C11_Q4;;1;R12C11_N13;R12C11_Q4_N130;1;R12C11_C7;R12C11_N130_C7;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[23]": {
          "hide_name": 0,
          "bits": [ 3878911 ] ,
          "attributes": {
            "ROUTING": "R12C11_B7;R12C11_X05_B7;1;R11C11_Q2;;1;R11C11_E13;R11C11_Q2_E130;1;R11C11_S26;R11C11_E130_S260;1;R12C11_X05;R12C11_S261_X05;1;R12C11_B0;R12C11_X05_B0;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "txCounter[22]": {
          "hide_name": 0,
          "bits": [ 3878910 ] ,
          "attributes": {
            "ROUTING": "R12C11_E13;R12C11_Q5_E130;1;R12C11_A7;R12C11_E130_A7;1;R12C11_Q5;;1;R12C11_W10;R12C11_Q5_W100;1;R12C10_N24;R12C10_W101_N240;1;R12C10_B5;R12C10_N240_B5;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:18.12-18.21"
          }
        },
        "btn1_IBUF_I_O[0]": {
          "hide_name": 0,
          "bits": [ 3878909 ] ,
          "attributes": {
            "ROUTING": "R14C9_E25;R14C9_S252_E250;1;R14C10_A1;R14C10_E251_A1;1;R12C11_F7;;1;R12C11_EW10;R12C11_F7_EW10;1;R12C10_W25;R12C10_W111_W250;1;R12C9_S25;R12C9_W251_S250;1;R13C9_E25;R13C9_S251_E250;1;R13C10_A6;R13C10_E251_A6;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 3878904 ] ,
          "attributes": {
            "ROUTING": "R13C7_X08;R13C7_N212_X08;1;R13C7_C5;R13C7_X08_C5;1;R14C8_N26;R14C8_E261_N260;1;R13C8_W26;R13C8_N261_W260;1;R13C7_C4;R13C7_W261_C4;1;R13C5_C3;R13C5_X01_C3;1;R15C7_N20;R15C7_E101_N200;1;R13C7_C6;R13C7_N202_C6;1;R15C8_E24;R15C8_E212_E240;1;R15C9_N24;R15C9_E241_N240;1;R13C9_N24;R13C9_N242_N240;1;R11C9_X03;R11C9_N242_X03;1;R11C9_SEL7;R11C9_X03_SEL7;1;R14C7_W21;R14C7_N211_W210;1;R14C6_X02;R14C6_W211_X02;1;R14C6_A1;R14C6_X02_A1;1;R15C5_D7;R15C5_W121_D7;1;R15C6_N22;R15C6_E100_N220;1;R14C6_C6;R14C6_N221_C6;1;R14C5_C6;R14C5_N221_C6;1;R15C7_N21;R15C7_E211_N210;1;R13C7_A7;R13C7_N212_A7;1;R15C8_N20;R15C8_E201_N200;1;R13C8_X05;R13C8_N202_X05;1;R15C7_E20;R15C7_E101_E200;1;R13C8_A5;R13C8_X05_A5;1;R15C5_N22;R15C5_W121_N220;1;R14C5_C7;R14C5_N221_C7;1;R15C6_E10;R15C6_Q3_E100;1;R15C6_A5;R15C6_E100_A5;1;R15C6_S10;R15C6_Q3_S100;1;R15C6_E21;R15C6_S100_E210;1;R15C7_X06;R15C7_E211_X06;1;R15C7_A5;R15C7_X06_A5;1;R14C7_E26;R14C7_N261_E260;1;R15C6_Q3;;1;R15C6_EW20;R15C6_Q3_EW20;1;R15C7_N26;R15C7_E121_N260;1;R13C6_W22;R13C6_N222_W220;1;R13C5_X01;R13C5_W221_X01;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState[0]": {
          "hide_name": 0,
          "bits": [ 3878902 ] ,
          "attributes": {
            "ROUTING": "R14C5_W83;R14C5_W131_W830;1;R14C4_E25;R14C4_E838_E250;1;R14C5_N25;R14C5_E251_N250;1;R14C5_B7;R14C5_N250_B7;1;R13C6_E23;R13C6_N231_E230;1;R13C7_X06;R13C7_E231_X06;1;R13C7_A5;R13C7_X06_A5;1;R14C5_N23;R14C5_E231_N230;1;R13C5_B3;R13C5_N231_B3;1;R14C6_N23;R14C6_W100_N230;1;R13C6_B1;R13C6_N231_B1;1;R14C6_W10;R14C6_Q5_W100;1;R14C5_W80;R14C5_W101_W800;1;R14C4_E23;R14C4_E808_E230;1;R14C5_B6;R14C5_E231_B6;1;R15C6_W24;R15C6_S101_W240;1;R15C4_W82;R15C4_W242_W820;1;R15C5_E24;R15C5_E828_E240;1;R15C5_B7;R15C5_E240_B7;1;R13C7_B6;R13C7_E211_B6;1;R15C6_E20;R15C6_S101_E200;1;R15C7_X05;R15C7_E201_X05;1;R15C7_C5;R15C7_X05_C5;1;R14C6_S21;R14C6_S100_S210;1;R15C6_X08;R15C6_S211_X08;1;R15C6_B5;R15C6_X08_B5;1;R15C6_A6;R15C6_S101_A6;1;R13C7_B4;R13C7_E211_B4;1;R14C6_Q5;;1;R14C6_S10;R14C6_Q5_S100;1;R14C6_N21;R14C6_S100_N210;1;R13C6_E21;R13C6_N211_E210;1;R14C6_W13;R14C6_Q5_W130;1;R14C6_B6;R14C6_W130_B6;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:17.11-17.18"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878901 ] ,
          "attributes": {
            "ROUTING": "R15C9_A7;R15C9_E272_A7;1;R13C7_X05;R13C7_N261_X05;1;R13C7_A4;R13C7_X05_A4;1;R13C7_B5;R13C7_X03_B5;1;R14C5_A7;R14C5_X03_A7;1;R14C6_W24;R14C6_N241_W240;1;R14C5_S24;R14C5_W241_S240;1;R15C5_X03;R15C5_S241_X03;1;R15C5_A7;R15C5_X03_A7;1;R15C9_A6;R15C9_E272_A6;1;R15C6_N20;R15C6_W201_N200;1;R13C6_X03;R13C6_N202_X03;1;R13C6_A1;R13C6_X03_A1;1;R13C7_W22;R13C7_N221_W220;1;R13C5_X05;R13C5_W222_X05;1;R13C5_A3;R13C5_X05_A3;1;R14C7_N26;R14C7_N121_N260;1;R15C7_E27;R15C7_W130_E270;1;R15C9_A3;R15C9_E272_A3;1;R14C7_W22;R14C7_N121_W220;1;R14C5_X01;R14C5_W222_X01;1;R14C5_A6;R14C5_X01_A6;1;R15C6_N24;R15C6_W101_N240;1;R14C6_X03;R14C6_N241_X03;1;R14C6_A6;R14C6_X03_A6;1;R15C7_B5;R15C7_W100_B5;1;R15C7_W20;R15C7_Q0_W200;1;R15C6_D1;R15C6_W201_D1;1;R15C7_W10;R15C7_Q0_W100;1;R15C6_C5;R15C6_W101_C5;1;R15C7_W13;R15C7_Q0_W130;1;R15C6_S23;R15C6_W131_S230;1;R15C6_C6;R15C6_S230_C6;1;R13C7_A6;R13C7_X03_A6;1;R13C7_X03;R13C7_N261_X03;1;R15C7_Q0;;1;R15C7_SN20;R15C7_Q0_SN20;1;R14C7_N22;R14C7_N121_N220;1;R15C9_A2;R15C9_E272_A2;1;R14C5_X03;R14C5_W241_X03;1",
            "src": "/home/jishnu/codespace/fpgacodes/UART_test/uart.v:17.11-17.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[7]": {
          "hide_name": 0,
          "bits": [ 3878897 ] ,
          "attributes": {
            "ROUTING": "R13C9_S25;R13C9_E251_S250;1;R14C9_A0;R14C9_S251_A0;1;R12C11_A4;R12C11_X07_A4;1;R11C10_E21;R11C10_N211_E210;1;R11C11_S21;R11C11_E211_S210;1;R12C11_A5;R12C11_S211_A5;1;R15C9_E24;R15C9_S241_E240;1;R15C11_N24;R15C11_E242_N240;1;R14C11_W24;R14C11_N241_W240;1;R14C10_SEL7;R14C10_W241_SEL7;1;R13C9_E21;R13C9_E202_E210;1;R13C10_S21;R13C10_E211_S210;1;R14C10_W21;R14C10_S211_W210;1;R14C9_N21;R14C9_W211_N210;1;R12C9_E21;R12C9_N212_E210;1;R12C10_S21;R12C10_E211_S210;1;R13C10_W21;R13C10_S211_W210;1;R13C9_X06;R13C9_W211_X06;1;R13C9_C6;R13C9_X06_C6;1;R14C6_A5;R14C6_W251_A5;1;R13C7_E20;R13C7_N100_E200;1;R13C7_A3;R13C7_E200_A3;1;R13C8_A0;R13C8_E111_A0;1;R13C8_A3;R13C8_E111_A3;1;R13C8_A2;R13C8_E111_A2;1;R11C7_A4;R11C7_N211_A4;1;R13C9_A3;R13C9_E251_A3;1;R13C9_A2;R13C9_E251_A2;1;R13C9_A4;R13C9_E251_A4;1;R13C9_A0;R13C9_E251_A0;1;R13C7_A0;R13C7_N100_A0;1;R14C7_W25;R14C7_S111_W250;1;R13C7_N10;R13C7_F4_N100;1;R13C10_A4;R13C10_E252_A4;1;R13C10_A5;R13C10_E252_A5;1;R13C11_N20;R13C11_E201_N200;1;R13C10_E20;R13C10_E252_E200;1;R12C11_X07;R12C11_N201_X07;1;R13C10_A1;R13C10_E252_A1;1;R13C8_E25;R13C8_E111_E250;1;R13C10_A0;R13C10_E252_A0;1;R13C11_A0;R13C11_X02_A0;1;R13C7_EW10;R13C7_F4_EW10;1;R13C8_E81;R13C8_E111_E810;1;R13C12_S21;R13C12_E814_S210;1;R14C12_W21;R14C12_S211_W210;1;R14C11_N21;R14C11_W211_N210;1;R13C11_X02;R13C11_N211_X02;1;R13C11_A2;R13C11_X02_A2;1;R12C10_N21;R12C10_W212_N210;1;R12C7_E81;R12C7_N111_E810;1;R12C11_S21;R12C11_E814_S210;1;R13C11_E21;R13C11_S211_E210;1;R13C12_N21;R13C12_E211_N210;1;R12C12_W21;R12C12_N211_W210;1;R14C10_W24;R14C10_W212_W240;1;R14C9_S24;R14C9_W241_S240;1;R13C7_F4;;1;R13C7_SN10;R13C7_F4_SN10;1;R12C7_N21;R12C7_N111_N210;1;R11C7_E21;R11C7_N211_E210;1;R11C9_E21;R11C9_E212_E210;1;R11C11_N21;R11C11_E212_N210;1;R11C11_A2;R11C11_N210_A2;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[6]": {
          "hide_name": 0,
          "bits": [ 3878893 ] ,
          "attributes": {
            "ROUTING": "R14C10_S20;R14C10_S252_S200;1;R15C10_E20;R15C10_S201_E200;1;R15C11_N20;R15C11_E201_N200;1;R14C11_X01;R14C11_N201_X01;1;R14C11_SEL3;R14C11_X01_SEL3;1;R4C6_N83;R4C6_S252_N830;1;R5C6_E26;R5C6_S838_E260;1;R5C7_S26;R5C7_E261_S260;1;R7C7_S83;R7C7_S262_S830;1;R15C7_N13;R15C7_S838_N130;1;R14C7_N27;R14C7_N131_N270;1;R13C7_X04;R13C7_N271_X04;1;R13C7_D6;R13C7_X04_D6;1;R14C10_SEL3;R14C10_X02_SEL3;1;R2C6_S25;R2C6_S252_S250;1;R1C2_F6;;1;R1C2_E83;R1C2_F6_E830;1;R1C10_N83;R1C10_E838_N830;1;R8C10_N13;R8C10_S838_N130;1;R8C10_S24;R8C10_N130_S240;1;R10C10_S24;R10C10_S242_S240;1;R12C10_S25;R12C10_S242_S250;1;R1C6_N25;R1C6_E834_N250;1;R14C10_X02;R14C10_S252_X02;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3879522 ] ,
          "attributes": {
            "ROUTING": "R14C10_F5;;1;R14C10_I1MUX4;R14C10_F5_DUMMY_I1MUX4;1",
            "src": "/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/jishnu/codespace/FPGA_DEVELOPMENT/oss-cad-suite-linux-x64-20221215/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        }
      }
    }
  }
}
