[{"name":"高得畬","email":"kao_deyu@yahoo.com","latestUpdate":"2017-01-22 19:46:06","objective":"* Introduction \n      -Moore’s rule\n      -Cost and TW's IC design \n* Production\n      -Mask\n      -Processing\n      -Cross-section , latch up\n      -Layout, Reverse Engineering\n      -Electro-Migration &amp; RC\n      -CMP &amp; Design Rule\n* Gate Level Design\n      -Logic Gates, Noise Margin\n      -Power, Fan-out and loading\n      -Timing of Logic Networks\n* Logic Networks\n      -Simulation, Cross Talk\n      -Test Patent Generation &amp; DFT\n* Memory Devices\n* Introduction to Fin-FET","schedule":"week / date / topics\n01. 02/23/17 Chapter 1 Introduction (Moore’s rule)\n02. 03/02/17 Chapter 1 Introduction (Cost and TW)\n03. 03/09/17 Chapter 2 (Mask)\n04. 03/16/17 Chapter 2 (Processing)\n05. 03/23/17 Chapter 2 (Transistors)\n06. 03/30/17 Quiz 1, Chapter 2 (Cross-section , latch up)\n07. 04/06/17 Chapter 2 (Layout, Reverse Engineering)\n08. 04/13/17 Midterm Examination \n09. 04/20/17 Review; Chapter 2 (Electro-Migration &amp; RC ext)\n10. 04/27/17 Chapter 2 (CMP &amp; Design Rule)\n11. 05/04/17 Chapter 3 (Logic Gates, Noise Margin, power)\n12. 05/11/17 Chapter 3 (Fan-out and loading, timing )\n13. 05/18/17 Chapter 4 (Simulation, Cross Talk)\n14. 05/25/17 Quiz 2, Chapter 4 (ATPG &amp; DFT)\n15. 06/01/17 Chapter 5 (Memory types, Set-up &amp; hold time)\n16. 06/08/17 Fin-FET\n17. 06/15/17 Final Examination\n18. 06/22/17 Exam review and more","scorePolicy":"Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%","materials":"Textbook: \nModern VLSI Design \nSystem-on-Chip Design, \nPrentice Hall, \nby: Wayne Wolf\n\nReferences:\nULSI 製程技術 (新文京開發出版)\nby: 劉博文\n\nDigital Integrated Circuits \nA Design Perspective\nBy: Jan M. Rabaey, Anantha Chandrakasan, and Borivoje\n\nClass Notes online:\nhttp://www.cc.ntut.edu.tw/~dkao/","foreignLanguageTextbooks":true}]
