// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Attention_layer_Pipeline_l_norm_i2_l_j1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v22_address0,
        v22_ce0,
        v22_we0,
        v22_d0,
        outp_V_address0,
        outp_V_ce0,
        outp_V_q0,
        outp_V_1_address0,
        outp_V_1_ce0,
        outp_V_1_q0,
        outp_V_2_address0,
        outp_V_2_ce0,
        outp_V_2_q0,
        outp_V_3_address0,
        outp_V_3_ce0,
        outp_V_3_q0,
        outp_V_4_address0,
        outp_V_4_ce0,
        outp_V_4_q0,
        outp_V_5_address0,
        outp_V_5_ce0,
        outp_V_5_q0,
        outp_V_6_address0,
        outp_V_6_ce0,
        outp_V_6_q0,
        outp_V_7_address0,
        outp_V_7_ce0,
        outp_V_7_q0,
        outp_V_8_address0,
        outp_V_8_ce0,
        outp_V_8_q0,
        outp_V_9_address0,
        outp_V_9_ce0,
        outp_V_9_q0,
        outp_V_10_address0,
        outp_V_10_ce0,
        outp_V_10_q0,
        outp_V_11_address0,
        outp_V_11_ce0,
        outp_V_11_q0,
        outp_V_12_address0,
        outp_V_12_ce0,
        outp_V_12_q0,
        outp_V_13_address0,
        outp_V_13_ce0,
        outp_V_13_q0,
        outp_V_14_address0,
        outp_V_14_ce0,
        outp_V_14_q0,
        outp_V_15_address0,
        outp_V_15_ce0,
        outp_V_15_q0,
        grp_fu_232_p_din0,
        grp_fu_232_p_din1,
        grp_fu_232_p_dout0,
        grp_fu_232_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] v22_address0;
output   v22_ce0;
output   v22_we0;
output  [31:0] v22_d0;
output  [3:0] outp_V_address0;
output   outp_V_ce0;
input  [23:0] outp_V_q0;
output  [3:0] outp_V_1_address0;
output   outp_V_1_ce0;
input  [23:0] outp_V_1_q0;
output  [3:0] outp_V_2_address0;
output   outp_V_2_ce0;
input  [23:0] outp_V_2_q0;
output  [3:0] outp_V_3_address0;
output   outp_V_3_ce0;
input  [23:0] outp_V_3_q0;
output  [3:0] outp_V_4_address0;
output   outp_V_4_ce0;
input  [23:0] outp_V_4_q0;
output  [3:0] outp_V_5_address0;
output   outp_V_5_ce0;
input  [23:0] outp_V_5_q0;
output  [3:0] outp_V_6_address0;
output   outp_V_6_ce0;
input  [23:0] outp_V_6_q0;
output  [3:0] outp_V_7_address0;
output   outp_V_7_ce0;
input  [23:0] outp_V_7_q0;
output  [3:0] outp_V_8_address0;
output   outp_V_8_ce0;
input  [23:0] outp_V_8_q0;
output  [3:0] outp_V_9_address0;
output   outp_V_9_ce0;
input  [23:0] outp_V_9_q0;
output  [3:0] outp_V_10_address0;
output   outp_V_10_ce0;
input  [23:0] outp_V_10_q0;
output  [3:0] outp_V_11_address0;
output   outp_V_11_ce0;
input  [23:0] outp_V_11_q0;
output  [3:0] outp_V_12_address0;
output   outp_V_12_ce0;
input  [23:0] outp_V_12_q0;
output  [3:0] outp_V_13_address0;
output   outp_V_13_ce0;
input  [23:0] outp_V_13_q0;
output  [3:0] outp_V_14_address0;
output   outp_V_14_ce0;
input  [23:0] outp_V_14_q0;
output  [3:0] outp_V_15_address0;
output   outp_V_15_ce0;
input  [23:0] outp_V_15_q0;
output  [31:0] grp_fu_232_p_din0;
output  [31:0] grp_fu_232_p_din1;
input  [31:0] grp_fu_232_p_dout0;
output   grp_fu_232_p_ce;

reg ap_idle;
reg v22_ce0;
reg v22_we0;
reg outp_V_ce0;
reg outp_V_1_ce0;
reg outp_V_2_ce0;
reg outp_V_3_ce0;
reg outp_V_4_ce0;
reg outp_V_5_ce0;
reg outp_V_6_ce0;
reg outp_V_7_ce0;
reg outp_V_8_ce0;
reg outp_V_9_ce0;
reg outp_V_10_ce0;
reg outp_V_11_ce0;
reg outp_V_12_ce0;
reg outp_V_13_ce0;
reg outp_V_14_ce0;
reg outp_V_15_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln91_fu_400_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] select_ln91_fu_430_p3;
reg   [3:0] select_ln91_reg_967;
reg   [3:0] select_ln91_reg_967_pp0_iter1_reg;
reg   [3:0] select_ln91_reg_967_pp0_iter2_reg;
reg   [3:0] select_ln91_reg_967_pp0_iter3_reg;
reg   [3:0] select_ln91_reg_967_pp0_iter4_reg;
reg   [3:0] select_ln91_reg_967_pp0_iter5_reg;
reg   [3:0] select_ln91_reg_967_pp0_iter6_reg;
reg   [3:0] select_ln91_reg_967_pp0_iter7_reg;
reg   [3:0] select_ln91_reg_967_pp0_iter8_reg;
reg   [3:0] select_ln91_reg_967_pp0_iter9_reg;
reg   [3:0] select_ln91_reg_967_pp0_iter10_reg;
wire   [3:0] select_ln91_1_fu_438_p3;
reg   [3:0] select_ln91_1_reg_972;
reg   [3:0] select_ln91_1_reg_972_pp0_iter1_reg;
reg   [3:0] select_ln91_1_reg_972_pp0_iter2_reg;
reg   [3:0] select_ln91_1_reg_972_pp0_iter3_reg;
reg   [3:0] select_ln91_1_reg_972_pp0_iter4_reg;
reg   [3:0] select_ln91_1_reg_972_pp0_iter5_reg;
reg   [3:0] select_ln91_1_reg_972_pp0_iter6_reg;
reg   [3:0] select_ln91_1_reg_972_pp0_iter7_reg;
reg   [3:0] select_ln91_1_reg_972_pp0_iter8_reg;
reg   [3:0] select_ln91_1_reg_972_pp0_iter9_reg;
reg   [3:0] select_ln91_1_reg_972_pp0_iter10_reg;
wire   [1:0] trunc_ln91_fu_446_p1;
reg   [1:0] trunc_ln91_reg_978;
reg   [1:0] trunc_ln91_reg_978_pp0_iter1_reg;
reg   [1:0] zext_ln92_mid2_v_reg_983;
wire   [1:0] trunc_ln92_fu_460_p1;
reg   [1:0] trunc_ln92_reg_989;
reg   [1:0] trunc_ln92_reg_989_pp0_iter1_reg;
reg   [1:0] lshr_ln94_1_reg_997;
wire   [23:0] v46_V_fu_592_p6;
reg   [23:0] v46_V_reg_1082;
reg   [0:0] p_Result_69_reg_1089;
reg   [0:0] p_Result_69_reg_1089_pp0_iter3_reg;
reg   [0:0] p_Result_69_reg_1089_pp0_iter4_reg;
reg   [0:0] p_Result_69_reg_1089_pp0_iter5_reg;
wire   [0:0] icmp_ln1136_fu_613_p2;
reg   [0:0] icmp_ln1136_reg_1095;
reg   [0:0] icmp_ln1136_reg_1095_pp0_iter4_reg;
reg   [0:0] icmp_ln1136_reg_1095_pp0_iter5_reg;
reg   [0:0] icmp_ln1136_reg_1095_pp0_iter6_reg;
reg   [0:0] icmp_ln1136_reg_1095_pp0_iter7_reg;
reg   [0:0] icmp_ln1136_reg_1095_pp0_iter8_reg;
reg   [0:0] icmp_ln1136_reg_1095_pp0_iter9_reg;
wire   [23:0] tmp_V_8_fu_623_p3;
reg   [23:0] tmp_V_8_reg_1100;
reg   [23:0] tmp_V_8_reg_1100_pp0_iter4_reg;
wire   [31:0] sub_ln1145_fu_659_p2;
reg   [31:0] sub_ln1145_reg_1107;
reg   [31:0] sub_ln1145_reg_1107_pp0_iter4_reg;
wire   [23:0] trunc_ln1145_fu_665_p1;
reg   [23:0] trunc_ln1145_reg_1114;
wire   [4:0] trunc_ln1148_fu_669_p1;
reg   [4:0] trunc_ln1148_reg_1119;
wire   [7:0] trunc_ln1144_fu_673_p1;
reg   [7:0] trunc_ln1144_reg_1124;
reg   [7:0] trunc_ln1144_reg_1124_pp0_iter4_reg;
reg   [7:0] trunc_ln1144_reg_1124_pp0_iter5_reg;
wire   [1:0] or_ln_fu_768_p3;
reg   [1:0] or_ln_reg_1129;
wire   [0:0] icmp_ln1159_fu_776_p2;
reg   [0:0] icmp_ln1159_reg_1134;
reg   [62:0] m_16_reg_1139;
reg   [0:0] p_Result_67_reg_1144;
wire   [31:0] LD_fu_889_p1;
reg   [31:0] LD_reg_1149;
wire   [31:0] bitcast_ln810_fu_893_p1;
wire   [31:0] v48_fu_897_p3;
reg   [31:0] v48_reg_1159;
wire   [63:0] zext_ln94_2_fu_520_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln97_2_fu_937_p1;
reg   [3:0] j1_fu_144;
wire   [3:0] add_ln92_fu_474_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_j1_load;
reg   [3:0] i2_fu_148;
reg   [3:0] ap_sig_allocacmp_i2_load;
reg   [7:0] indvar_flatten72_fu_152;
wire   [7:0] add_ln91_1_fu_406_p2;
reg   [7:0] ap_sig_allocacmp_indvar_flatten72_load;
wire   [0:0] icmp_ln92_fu_424_p2;
wire   [3:0] add_ln91_fu_418_p2;
wire   [3:0] tmp_85_fu_498_p3;
wire   [3:0] zext_ln94_fu_495_p1;
wire   [3:0] sub_ln94_fu_505_p2;
wire   [3:0] zext_ln94_1_fu_511_p1;
wire   [3:0] add_ln94_fu_514_p2;
wire   [23:0] tmp_fu_540_p6;
wire   [23:0] tmp_s_fu_553_p6;
wire   [23:0] tmp_86_fu_566_p6;
wire   [23:0] tmp_87_fu_579_p6;
wire   [23:0] tmp_V_fu_618_p2;
reg   [23:0] p_Result_s_fu_629_p4;
wire   [24:0] p_Result_70_fu_639_p3;
wire  signed [31:0] sext_ln1244_fu_647_p1;
reg   [31:0] l_fu_651_p3;
wire   [31:0] lsb_index_fu_677_p2;
wire   [30:0] tmp_90_fu_682_p4;
wire   [4:0] sub_ln1148_fu_698_p2;
wire   [23:0] zext_ln1148_fu_703_p1;
wire   [23:0] lshr_ln1148_fu_707_p2;
wire   [23:0] p_Result_65_fu_713_p2;
wire   [0:0] icmp_ln1147_fu_692_p2;
wire   [0:0] icmp_ln1148_fu_718_p2;
wire   [0:0] tmp_91_fu_730_p3;
wire   [23:0] add_ln1150_fu_744_p2;
wire   [0:0] p_Result_66_fu_749_p3;
wire   [0:0] xor_ln1150_fu_738_p2;
wire   [0:0] and_ln1150_fu_756_p2;
wire   [0:0] a_fu_724_p2;
wire   [0:0] or_ln1150_fu_762_p2;
wire   [31:0] add_ln1159_fu_785_p2;
wire   [63:0] zext_ln1158_fu_782_p1;
wire   [63:0] zext_ln1159_fu_790_p1;
wire   [31:0] sub_ln1160_fu_800_p2;
wire   [63:0] zext_ln1160_fu_805_p1;
wire   [63:0] lshr_ln1159_fu_794_p2;
wire   [63:0] shl_ln1160_fu_809_p2;
wire   [63:0] m_14_fu_815_p3;
wire   [63:0] zext_ln1162_fu_822_p1;
wire   [63:0] m_15_fu_825_p2;
wire   [7:0] sub_ln1165_fu_859_p2;
wire   [7:0] select_ln1144_fu_852_p3;
wire   [7:0] add_ln1170_fu_864_p2;
wire   [63:0] zext_ln1163_fu_849_p1;
wire   [8:0] tmp_58_fu_870_p3;
wire   [63:0] p_Result_71_fu_877_p5;
wire   [5:0] tmp_84_fu_911_p3;
wire   [7:0] tmp_83_fu_904_p3;
wire   [7:0] zext_ln97_fu_918_p1;
wire   [7:0] sub_ln97_fu_922_p2;
wire   [7:0] zext_ln97_1_fu_928_p1;
wire   [7:0] add_ln97_fu_931_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_done_reg = 1'b0;
end

Bert_layer_mux_42_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
mux_42_24_1_1_U1314(
    .din0(outp_V_q0),
    .din1(outp_V_1_q0),
    .din2(outp_V_2_q0),
    .din3(outp_V_3_q0),
    .din4(trunc_ln92_reg_989_pp0_iter1_reg),
    .dout(tmp_fu_540_p6)
);

Bert_layer_mux_42_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
mux_42_24_1_1_U1315(
    .din0(outp_V_4_q0),
    .din1(outp_V_5_q0),
    .din2(outp_V_6_q0),
    .din3(outp_V_7_q0),
    .din4(trunc_ln92_reg_989_pp0_iter1_reg),
    .dout(tmp_s_fu_553_p6)
);

Bert_layer_mux_42_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
mux_42_24_1_1_U1316(
    .din0(outp_V_8_q0),
    .din1(outp_V_9_q0),
    .din2(outp_V_10_q0),
    .din3(outp_V_11_q0),
    .din4(trunc_ln92_reg_989_pp0_iter1_reg),
    .dout(tmp_86_fu_566_p6)
);

Bert_layer_mux_42_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
mux_42_24_1_1_U1317(
    .din0(outp_V_12_q0),
    .din1(outp_V_13_q0),
    .din2(outp_V_14_q0),
    .din3(outp_V_15_q0),
    .din4(trunc_ln92_reg_989_pp0_iter1_reg),
    .dout(tmp_87_fu_579_p6)
);

Bert_layer_mux_42_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 24 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
mux_42_24_1_1_U1318(
    .din0(tmp_fu_540_p6),
    .din1(tmp_s_fu_553_p6),
    .din2(tmp_86_fu_566_p6),
    .din3(tmp_87_fu_579_p6),
    .din4(trunc_ln91_reg_978_pp0_iter1_reg),
    .dout(v46_V_fu_592_p6)
);

Bert_layer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln91_fu_400_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i2_fu_148 <= select_ln91_1_fu_438_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i2_fu_148 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln91_fu_400_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten72_fu_152 <= add_ln91_1_fu_406_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten72_fu_152 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln91_fu_400_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j1_fu_144 <= add_ln92_fu_474_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j1_fu_144 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1136_reg_1095_pp0_iter5_reg == 1'd0))) begin
        LD_reg_1149 <= LD_fu_889_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln1136_reg_1095 <= icmp_ln1136_fu_613_p2;
        icmp_ln1136_reg_1095_pp0_iter4_reg <= icmp_ln1136_reg_1095;
        icmp_ln1136_reg_1095_pp0_iter5_reg <= icmp_ln1136_reg_1095_pp0_iter4_reg;
        icmp_ln1136_reg_1095_pp0_iter6_reg <= icmp_ln1136_reg_1095_pp0_iter5_reg;
        icmp_ln1136_reg_1095_pp0_iter7_reg <= icmp_ln1136_reg_1095_pp0_iter6_reg;
        icmp_ln1136_reg_1095_pp0_iter8_reg <= icmp_ln1136_reg_1095_pp0_iter7_reg;
        icmp_ln1136_reg_1095_pp0_iter9_reg <= icmp_ln1136_reg_1095_pp0_iter8_reg;
        p_Result_69_reg_1089 <= v46_V_fu_592_p6[32'd23];
        p_Result_69_reg_1089_pp0_iter3_reg <= p_Result_69_reg_1089;
        p_Result_69_reg_1089_pp0_iter4_reg <= p_Result_69_reg_1089_pp0_iter3_reg;
        p_Result_69_reg_1089_pp0_iter5_reg <= p_Result_69_reg_1089_pp0_iter4_reg;
        select_ln91_1_reg_972_pp0_iter10_reg <= select_ln91_1_reg_972_pp0_iter9_reg;
        select_ln91_1_reg_972_pp0_iter2_reg <= select_ln91_1_reg_972_pp0_iter1_reg;
        select_ln91_1_reg_972_pp0_iter3_reg <= select_ln91_1_reg_972_pp0_iter2_reg;
        select_ln91_1_reg_972_pp0_iter4_reg <= select_ln91_1_reg_972_pp0_iter3_reg;
        select_ln91_1_reg_972_pp0_iter5_reg <= select_ln91_1_reg_972_pp0_iter4_reg;
        select_ln91_1_reg_972_pp0_iter6_reg <= select_ln91_1_reg_972_pp0_iter5_reg;
        select_ln91_1_reg_972_pp0_iter7_reg <= select_ln91_1_reg_972_pp0_iter6_reg;
        select_ln91_1_reg_972_pp0_iter8_reg <= select_ln91_1_reg_972_pp0_iter7_reg;
        select_ln91_1_reg_972_pp0_iter9_reg <= select_ln91_1_reg_972_pp0_iter8_reg;
        select_ln91_reg_967_pp0_iter10_reg <= select_ln91_reg_967_pp0_iter9_reg;
        select_ln91_reg_967_pp0_iter2_reg <= select_ln91_reg_967_pp0_iter1_reg;
        select_ln91_reg_967_pp0_iter3_reg <= select_ln91_reg_967_pp0_iter2_reg;
        select_ln91_reg_967_pp0_iter4_reg <= select_ln91_reg_967_pp0_iter3_reg;
        select_ln91_reg_967_pp0_iter5_reg <= select_ln91_reg_967_pp0_iter4_reg;
        select_ln91_reg_967_pp0_iter6_reg <= select_ln91_reg_967_pp0_iter5_reg;
        select_ln91_reg_967_pp0_iter7_reg <= select_ln91_reg_967_pp0_iter6_reg;
        select_ln91_reg_967_pp0_iter8_reg <= select_ln91_reg_967_pp0_iter7_reg;
        select_ln91_reg_967_pp0_iter9_reg <= select_ln91_reg_967_pp0_iter8_reg;
        sub_ln1145_reg_1107 <= sub_ln1145_fu_659_p2;
        sub_ln1145_reg_1107_pp0_iter4_reg <= sub_ln1145_reg_1107;
        tmp_V_8_reg_1100 <= tmp_V_8_fu_623_p3;
        tmp_V_8_reg_1100_pp0_iter4_reg <= tmp_V_8_reg_1100;
        trunc_ln1144_reg_1124 <= trunc_ln1144_fu_673_p1;
        trunc_ln1144_reg_1124_pp0_iter4_reg <= trunc_ln1144_reg_1124;
        trunc_ln1144_reg_1124_pp0_iter5_reg <= trunc_ln1144_reg_1124_pp0_iter4_reg;
        trunc_ln1145_reg_1114 <= trunc_ln1145_fu_665_p1;
        trunc_ln1148_reg_1119 <= trunc_ln1148_fu_669_p1;
        v46_V_reg_1082 <= v46_V_fu_592_p6;
        v48_reg_1159 <= v48_fu_897_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        select_ln91_1_reg_972_pp0_iter1_reg <= select_ln91_1_reg_972;
        select_ln91_reg_967_pp0_iter1_reg <= select_ln91_reg_967;
        trunc_ln91_reg_978_pp0_iter1_reg <= trunc_ln91_reg_978;
        trunc_ln92_reg_989_pp0_iter1_reg <= trunc_ln92_reg_989;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1136_reg_1095 == 1'd0))) begin
        icmp_ln1159_reg_1134 <= icmp_ln1159_fu_776_p2;
        or_ln_reg_1129[0] <= or_ln_fu_768_p3[0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln91_fu_400_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln94_1_reg_997 <= {{select_ln91_fu_430_p3[3:2]}};
        select_ln91_1_reg_972 <= select_ln91_1_fu_438_p3;
        select_ln91_reg_967 <= select_ln91_fu_430_p3;
        trunc_ln91_reg_978 <= trunc_ln91_fu_446_p1;
        trunc_ln92_reg_989 <= trunc_ln92_fu_460_p1;
        zext_ln92_mid2_v_reg_983 <= {{select_ln91_1_fu_438_p3[3:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1136_reg_1095_pp0_iter4_reg == 1'd0))) begin
        m_16_reg_1139 <= {{m_15_fu_825_p2[63:1]}};
        p_Result_67_reg_1144 <= m_15_fu_825_p2[32'd25];
    end
end

always @ (*) begin
    if (((icmp_ln91_fu_400_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i2_load = 4'd0;
    end else begin
        ap_sig_allocacmp_i2_load = i2_fu_148;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten72_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten72_load = indvar_flatten72_fu_152;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j1_load = 4'd0;
    end else begin
        ap_sig_allocacmp_j1_load = j1_fu_144;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_10_ce0 = 1'b1;
    end else begin
        outp_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_11_ce0 = 1'b1;
    end else begin
        outp_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_12_ce0 = 1'b1;
    end else begin
        outp_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_13_ce0 = 1'b1;
    end else begin
        outp_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_14_ce0 = 1'b1;
    end else begin
        outp_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_15_ce0 = 1'b1;
    end else begin
        outp_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_1_ce0 = 1'b1;
    end else begin
        outp_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_2_ce0 = 1'b1;
    end else begin
        outp_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_3_ce0 = 1'b1;
    end else begin
        outp_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_4_ce0 = 1'b1;
    end else begin
        outp_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_5_ce0 = 1'b1;
    end else begin
        outp_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_6_ce0 = 1'b1;
    end else begin
        outp_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_7_ce0 = 1'b1;
    end else begin
        outp_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_8_ce0 = 1'b1;
    end else begin
        outp_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_9_ce0 = 1'b1;
    end else begin
        outp_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outp_V_ce0 = 1'b1;
    end else begin
        outp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        v22_ce0 = 1'b1;
    end else begin
        v22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        v22_we0 = 1'b1;
    end else begin
        v22_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LD_fu_889_p1 = p_Result_71_fu_877_p5[31:0];

assign a_fu_724_p2 = (icmp_ln1148_fu_718_p2 & icmp_ln1147_fu_692_p2);

assign add_ln1150_fu_744_p2 = ($signed(trunc_ln1145_reg_1114) + $signed(24'd16777192));

assign add_ln1159_fu_785_p2 = ($signed(sub_ln1145_reg_1107_pp0_iter4_reg) + $signed(32'd4294967271));

assign add_ln1170_fu_864_p2 = (sub_ln1165_fu_859_p2 + select_ln1144_fu_852_p3);

assign add_ln91_1_fu_406_p2 = (ap_sig_allocacmp_indvar_flatten72_load + 8'd1);

assign add_ln91_fu_418_p2 = (ap_sig_allocacmp_i2_load + 4'd1);

assign add_ln92_fu_474_p2 = (select_ln91_fu_430_p3 + 4'd1);

assign add_ln94_fu_514_p2 = (sub_ln94_fu_505_p2 + zext_ln94_1_fu_511_p1);

assign add_ln97_fu_931_p2 = (sub_ln97_fu_922_p2 + zext_ln97_1_fu_928_p1);

assign and_ln1150_fu_756_p2 = (xor_ln1150_fu_738_p2 & p_Result_66_fu_749_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln810_fu_893_p1 = LD_reg_1149;

assign grp_fu_232_p_ce = 1'b1;

assign grp_fu_232_p_din0 = bitcast_ln810_fu_893_p1;

assign grp_fu_232_p_din1 = 32'd1040187392;

assign icmp_ln1136_fu_613_p2 = ((v46_V_reg_1082 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln1147_fu_692_p2 = (($signed(tmp_90_fu_682_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1148_fu_718_p2 = ((p_Result_65_fu_713_p2 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln1159_fu_776_p2 = (($signed(lsb_index_fu_677_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_400_p2 = ((ap_sig_allocacmp_indvar_flatten72_load == 8'd144) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_424_p2 = ((ap_sig_allocacmp_j1_load == 4'd12) ? 1'b1 : 1'b0);


always @ (sext_ln1244_fu_647_p1) begin
    if (sext_ln1244_fu_647_p1[0] == 1'b1) begin
        l_fu_651_p3 = 32'd0;
    end else if (sext_ln1244_fu_647_p1[1] == 1'b1) begin
        l_fu_651_p3 = 32'd1;
    end else if (sext_ln1244_fu_647_p1[2] == 1'b1) begin
        l_fu_651_p3 = 32'd2;
    end else if (sext_ln1244_fu_647_p1[3] == 1'b1) begin
        l_fu_651_p3 = 32'd3;
    end else if (sext_ln1244_fu_647_p1[4] == 1'b1) begin
        l_fu_651_p3 = 32'd4;
    end else if (sext_ln1244_fu_647_p1[5] == 1'b1) begin
        l_fu_651_p3 = 32'd5;
    end else if (sext_ln1244_fu_647_p1[6] == 1'b1) begin
        l_fu_651_p3 = 32'd6;
    end else if (sext_ln1244_fu_647_p1[7] == 1'b1) begin
        l_fu_651_p3 = 32'd7;
    end else if (sext_ln1244_fu_647_p1[8] == 1'b1) begin
        l_fu_651_p3 = 32'd8;
    end else if (sext_ln1244_fu_647_p1[9] == 1'b1) begin
        l_fu_651_p3 = 32'd9;
    end else if (sext_ln1244_fu_647_p1[10] == 1'b1) begin
        l_fu_651_p3 = 32'd10;
    end else if (sext_ln1244_fu_647_p1[11] == 1'b1) begin
        l_fu_651_p3 = 32'd11;
    end else if (sext_ln1244_fu_647_p1[12] == 1'b1) begin
        l_fu_651_p3 = 32'd12;
    end else if (sext_ln1244_fu_647_p1[13] == 1'b1) begin
        l_fu_651_p3 = 32'd13;
    end else if (sext_ln1244_fu_647_p1[14] == 1'b1) begin
        l_fu_651_p3 = 32'd14;
    end else if (sext_ln1244_fu_647_p1[15] == 1'b1) begin
        l_fu_651_p3 = 32'd15;
    end else if (sext_ln1244_fu_647_p1[16] == 1'b1) begin
        l_fu_651_p3 = 32'd16;
    end else if (sext_ln1244_fu_647_p1[17] == 1'b1) begin
        l_fu_651_p3 = 32'd17;
    end else if (sext_ln1244_fu_647_p1[18] == 1'b1) begin
        l_fu_651_p3 = 32'd18;
    end else if (sext_ln1244_fu_647_p1[19] == 1'b1) begin
        l_fu_651_p3 = 32'd19;
    end else if (sext_ln1244_fu_647_p1[20] == 1'b1) begin
        l_fu_651_p3 = 32'd20;
    end else if (sext_ln1244_fu_647_p1[21] == 1'b1) begin
        l_fu_651_p3 = 32'd21;
    end else if (sext_ln1244_fu_647_p1[22] == 1'b1) begin
        l_fu_651_p3 = 32'd22;
    end else if (sext_ln1244_fu_647_p1[23] == 1'b1) begin
        l_fu_651_p3 = 32'd23;
    end else if (sext_ln1244_fu_647_p1[24] == 1'b1) begin
        l_fu_651_p3 = 32'd24;
    end else if (sext_ln1244_fu_647_p1[25] == 1'b1) begin
        l_fu_651_p3 = 32'd25;
    end else if (sext_ln1244_fu_647_p1[26] == 1'b1) begin
        l_fu_651_p3 = 32'd26;
    end else if (sext_ln1244_fu_647_p1[27] == 1'b1) begin
        l_fu_651_p3 = 32'd27;
    end else if (sext_ln1244_fu_647_p1[28] == 1'b1) begin
        l_fu_651_p3 = 32'd28;
    end else if (sext_ln1244_fu_647_p1[29] == 1'b1) begin
        l_fu_651_p3 = 32'd29;
    end else if (sext_ln1244_fu_647_p1[30] == 1'b1) begin
        l_fu_651_p3 = 32'd30;
    end else if (sext_ln1244_fu_647_p1[31] == 1'b1) begin
        l_fu_651_p3 = 32'd31;
    end else begin
        l_fu_651_p3 = 32'd32;
    end
end

assign lsb_index_fu_677_p2 = ($signed(sub_ln1145_reg_1107) + $signed(32'd4294967272));

assign lshr_ln1148_fu_707_p2 = 24'd16777215 >> zext_ln1148_fu_703_p1;

assign lshr_ln1159_fu_794_p2 = zext_ln1158_fu_782_p1 >> zext_ln1159_fu_790_p1;

assign m_14_fu_815_p3 = ((icmp_ln1159_reg_1134[0:0] == 1'b1) ? lshr_ln1159_fu_794_p2 : shl_ln1160_fu_809_p2);

assign m_15_fu_825_p2 = (m_14_fu_815_p3 + zext_ln1162_fu_822_p1);

assign or_ln1150_fu_762_p2 = (and_ln1150_fu_756_p2 | a_fu_724_p2);

assign or_ln_fu_768_p3 = {{1'd0}, {or_ln1150_fu_762_p2}};

assign outp_V_10_address0 = zext_ln94_2_fu_520_p1;

assign outp_V_11_address0 = zext_ln94_2_fu_520_p1;

assign outp_V_12_address0 = zext_ln94_2_fu_520_p1;

assign outp_V_13_address0 = zext_ln94_2_fu_520_p1;

assign outp_V_14_address0 = zext_ln94_2_fu_520_p1;

assign outp_V_15_address0 = zext_ln94_2_fu_520_p1;

assign outp_V_1_address0 = zext_ln94_2_fu_520_p1;

assign outp_V_2_address0 = zext_ln94_2_fu_520_p1;

assign outp_V_3_address0 = zext_ln94_2_fu_520_p1;

assign outp_V_4_address0 = zext_ln94_2_fu_520_p1;

assign outp_V_5_address0 = zext_ln94_2_fu_520_p1;

assign outp_V_6_address0 = zext_ln94_2_fu_520_p1;

assign outp_V_7_address0 = zext_ln94_2_fu_520_p1;

assign outp_V_8_address0 = zext_ln94_2_fu_520_p1;

assign outp_V_9_address0 = zext_ln94_2_fu_520_p1;

assign outp_V_address0 = zext_ln94_2_fu_520_p1;

assign p_Result_65_fu_713_p2 = (tmp_V_8_reg_1100 & lshr_ln1148_fu_707_p2);

assign p_Result_66_fu_749_p3 = tmp_V_8_reg_1100[add_ln1150_fu_744_p2];

assign p_Result_70_fu_639_p3 = {{1'd1}, {p_Result_s_fu_629_p4}};

assign p_Result_71_fu_877_p5 = {{zext_ln1163_fu_849_p1[63:32]}, {tmp_58_fu_870_p3}, {zext_ln1163_fu_849_p1[22:0]}};

integer ap_tvar_int_0;

always @ (tmp_V_8_fu_623_p3) begin
    for (ap_tvar_int_0 = 24 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 23 - 0) begin
            p_Result_s_fu_629_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_s_fu_629_p4[ap_tvar_int_0] = tmp_V_8_fu_623_p3[23 - ap_tvar_int_0];
        end
    end
end

assign select_ln1144_fu_852_p3 = ((p_Result_67_reg_1144[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln91_1_fu_438_p3 = ((icmp_ln92_fu_424_p2[0:0] == 1'b1) ? add_ln91_fu_418_p2 : ap_sig_allocacmp_i2_load);

assign select_ln91_fu_430_p3 = ((icmp_ln92_fu_424_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_j1_load);

assign sext_ln1244_fu_647_p1 = $signed(p_Result_70_fu_639_p3);

assign shl_ln1160_fu_809_p2 = zext_ln1158_fu_782_p1 << zext_ln1160_fu_805_p1;

assign sub_ln1145_fu_659_p2 = (32'd24 - l_fu_651_p3);

assign sub_ln1148_fu_698_p2 = ($signed(5'd17) - $signed(trunc_ln1148_reg_1119));

assign sub_ln1160_fu_800_p2 = (32'd25 - sub_ln1145_reg_1107_pp0_iter4_reg);

assign sub_ln1165_fu_859_p2 = (8'd8 - trunc_ln1144_reg_1124_pp0_iter5_reg);

assign sub_ln94_fu_505_p2 = (tmp_85_fu_498_p3 - zext_ln94_fu_495_p1);

assign sub_ln97_fu_922_p2 = (tmp_83_fu_904_p3 - zext_ln97_fu_918_p1);

assign tmp_58_fu_870_p3 = {{p_Result_69_reg_1089_pp0_iter5_reg}, {add_ln1170_fu_864_p2}};

assign tmp_83_fu_904_p3 = {{select_ln91_1_reg_972_pp0_iter10_reg}, {4'd0}};

assign tmp_84_fu_911_p3 = {{select_ln91_1_reg_972_pp0_iter10_reg}, {2'd0}};

assign tmp_85_fu_498_p3 = {{zext_ln92_mid2_v_reg_983}, {2'd0}};

assign tmp_90_fu_682_p4 = {{lsb_index_fu_677_p2[31:1]}};

assign tmp_91_fu_730_p3 = lsb_index_fu_677_p2[32'd31];

assign tmp_V_8_fu_623_p3 = ((p_Result_69_reg_1089[0:0] == 1'b1) ? tmp_V_fu_618_p2 : v46_V_reg_1082);

assign tmp_V_fu_618_p2 = (24'd0 - v46_V_reg_1082);

assign trunc_ln1144_fu_673_p1 = l_fu_651_p3[7:0];

assign trunc_ln1145_fu_665_p1 = sub_ln1145_fu_659_p2[23:0];

assign trunc_ln1148_fu_669_p1 = sub_ln1145_fu_659_p2[4:0];

assign trunc_ln91_fu_446_p1 = select_ln91_1_fu_438_p3[1:0];

assign trunc_ln92_fu_460_p1 = select_ln91_fu_430_p3[1:0];

assign v22_address0 = zext_ln97_2_fu_937_p1;

assign v22_d0 = v48_reg_1159;

assign v48_fu_897_p3 = ((icmp_ln1136_reg_1095_pp0_iter9_reg[0:0] == 1'b1) ? 32'd0 : grp_fu_232_p_dout0);

assign xor_ln1150_fu_738_p2 = (tmp_91_fu_730_p3 ^ 1'd1);

assign zext_ln1148_fu_703_p1 = sub_ln1148_fu_698_p2;

assign zext_ln1158_fu_782_p1 = tmp_V_8_reg_1100_pp0_iter4_reg;

assign zext_ln1159_fu_790_p1 = add_ln1159_fu_785_p2;

assign zext_ln1160_fu_805_p1 = sub_ln1160_fu_800_p2;

assign zext_ln1162_fu_822_p1 = or_ln_reg_1129;

assign zext_ln1163_fu_849_p1 = m_16_reg_1139;

assign zext_ln94_1_fu_511_p1 = lshr_ln94_1_reg_997;

assign zext_ln94_2_fu_520_p1 = add_ln94_fu_514_p2;

assign zext_ln94_fu_495_p1 = zext_ln92_mid2_v_reg_983;

assign zext_ln97_1_fu_928_p1 = select_ln91_reg_967_pp0_iter10_reg;

assign zext_ln97_2_fu_937_p1 = add_ln97_fu_931_p2;

assign zext_ln97_fu_918_p1 = tmp_84_fu_911_p3;

always @ (posedge ap_clk) begin
    or_ln_reg_1129[1] <= 1'b0;
end

endmodule //Bert_layer_Attention_layer_Pipeline_l_norm_i2_l_j1
