# Reading pref.tcl
# do projeto_lic_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/pedri/Projeto-LIC/hardware/LIC/shift_register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:14:23 on Mar 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/pedri/Projeto-LIC/hardware/LIC/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register
# -- Compiling architecture arq of shift_register
# End time: 19:14:23 on Mar 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/pedri/Projeto-LIC/hardware/LIC/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:14:23 on Mar 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/pedri/Projeto-LIC/hardware/LIC/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture arq of FFD
# End time: 19:14:23 on Mar 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/pedri/Projeto-LIC/hardware/LIC/parity_check_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:14:23 on Mar 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/pedri/Projeto-LIC/hardware/LIC/parity_check_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity parity_check_tb
# -- Compiling architecture arq of parity_check_tb
# End time: 19:14:23 on Mar 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  parity_check_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" parity_check_tb 
# Start time: 19:14:23 on Mar 21,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.parity_check_tb(arq)
# ** Warning: (vsim-3473) Component instance "UUT : parity_check" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /parity_check_tb File: C:/Users/pedri/Projeto-LIC/hardware/LIC/parity_check_tb.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 19:14:58 on Mar 21,2022, Elapsed time: 0:00:35
# Errors: 0, Warnings: 1
