{
  "module_name": "common.xml.h",
  "hash_id": "52978945a862f8872ce243ed5f78fc7a5011a4031a92637c418be3baed7d5bc7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/etnaviv/common.xml.h",
  "human_readable_source": "#ifndef COMMON_XML\n#define COMMON_XML\n\n \n\n\n#define PIPE_ID_PIPE_3D\t\t\t\t\t\t0x00000000\n#define PIPE_ID_PIPE_2D\t\t\t\t\t\t0x00000001\n#define SYNC_RECIPIENT_FE\t\t\t\t\t0x00000001\n#define SYNC_RECIPIENT_RA\t\t\t\t\t0x00000005\n#define SYNC_RECIPIENT_PE\t\t\t\t\t0x00000007\n#define SYNC_RECIPIENT_DE\t\t\t\t\t0x0000000b\n#define SYNC_RECIPIENT_BLT\t\t\t\t\t0x00000010\n#define ENDIAN_MODE_NO_SWAP\t\t\t\t\t0x00000000\n#define ENDIAN_MODE_SWAP_16\t\t\t\t\t0x00000001\n#define ENDIAN_MODE_SWAP_32\t\t\t\t\t0x00000002\n#define chipModel_GC200\t\t\t\t\t\t0x00000200\n#define chipModel_GC300\t\t\t\t\t\t0x00000300\n#define chipModel_GC320\t\t\t\t\t\t0x00000320\n#define chipModel_GC328\t\t\t\t\t\t0x00000328\n#define chipModel_GC350\t\t\t\t\t\t0x00000350\n#define chipModel_GC355\t\t\t\t\t\t0x00000355\n#define chipModel_GC400\t\t\t\t\t\t0x00000400\n#define chipModel_GC410\t\t\t\t\t\t0x00000410\n#define chipModel_GC420\t\t\t\t\t\t0x00000420\n#define chipModel_GC428\t\t\t\t\t\t0x00000428\n#define chipModel_GC450\t\t\t\t\t\t0x00000450\n#define chipModel_GC500\t\t\t\t\t\t0x00000500\n#define chipModel_GC520\t\t\t\t\t\t0x00000520\n#define chipModel_GC530\t\t\t\t\t\t0x00000530\n#define chipModel_GC600\t\t\t\t\t\t0x00000600\n#define chipModel_GC700\t\t\t\t\t\t0x00000700\n#define chipModel_GC800\t\t\t\t\t\t0x00000800\n#define chipModel_GC860\t\t\t\t\t\t0x00000860\n#define chipModel_GC880\t\t\t\t\t\t0x00000880\n#define chipModel_GC900\t\t\t\t\t\t0x00000900\n#define chipModel_GC1000\t\t\t\t\t0x00001000\n#define chipModel_GC1500\t\t\t\t\t0x00001500\n#define chipModel_GC2000\t\t\t\t\t0x00002000\n#define chipModel_GC2100\t\t\t\t\t0x00002100\n#define chipModel_GC2200\t\t\t\t\t0x00002200\n#define chipModel_GC2500\t\t\t\t\t0x00002500\n#define chipModel_GC3000\t\t\t\t\t0x00003000\n#define chipModel_GC4000\t\t\t\t\t0x00004000\n#define chipModel_GC5000\t\t\t\t\t0x00005000\n#define chipModel_GC5200\t\t\t\t\t0x00005200\n#define chipModel_GC6400\t\t\t\t\t0x00006400\n#define chipModel_GC7000\t\t\t\t\t0x00007000\n#define chipModel_GC7400\t\t\t\t\t0x00007400\n#define chipModel_GC8000\t\t\t\t\t0x00008000\n#define chipModel_GC8100\t\t\t\t\t0x00008100\n#define chipModel_GC8200\t\t\t\t\t0x00008200\n#define chipModel_GC8400\t\t\t\t\t0x00008400\n#define RGBA_BITS_R\t\t\t\t\t\t0x00000001\n#define RGBA_BITS_G\t\t\t\t\t\t0x00000002\n#define RGBA_BITS_B\t\t\t\t\t\t0x00000004\n#define RGBA_BITS_A\t\t\t\t\t\t0x00000008\n#define chipFeatures_FAST_CLEAR\t\t\t\t\t0x00000001\n#define chipFeatures_SPECIAL_ANTI_ALIASING\t\t\t0x00000002\n#define chipFeatures_PIPE_3D\t\t\t\t\t0x00000004\n#define chipFeatures_DXT_TEXTURE_COMPRESSION\t\t\t0x00000008\n#define chipFeatures_DEBUG_MODE\t\t\t\t\t0x00000010\n#define chipFeatures_Z_COMPRESSION\t\t\t\t0x00000020\n#define chipFeatures_YUV420_SCALER\t\t\t\t0x00000040\n#define chipFeatures_MSAA\t\t\t\t\t0x00000080\n#define chipFeatures_DC\t\t\t\t\t\t0x00000100\n#define chipFeatures_PIPE_2D\t\t\t\t\t0x00000200\n#define chipFeatures_ETC1_TEXTURE_COMPRESSION\t\t\t0x00000400\n#define chipFeatures_FAST_SCALER\t\t\t\t0x00000800\n#define chipFeatures_HIGH_DYNAMIC_RANGE\t\t\t\t0x00001000\n#define chipFeatures_YUV420_TILER\t\t\t\t0x00002000\n#define chipFeatures_MODULE_CG\t\t\t\t\t0x00004000\n#define chipFeatures_MIN_AREA\t\t\t\t\t0x00008000\n#define chipFeatures_NO_EARLY_Z\t\t\t\t\t0x00010000\n#define chipFeatures_NO_422_TEXTURE\t\t\t\t0x00020000\n#define chipFeatures_BUFFER_INTERLEAVING\t\t\t0x00040000\n#define chipFeatures_BYTE_WRITE_2D\t\t\t\t0x00080000\n#define chipFeatures_NO_SCALER\t\t\t\t\t0x00100000\n#define chipFeatures_YUY2_AVERAGING\t\t\t\t0x00200000\n#define chipFeatures_HALF_PE_CACHE\t\t\t\t0x00400000\n#define chipFeatures_HALF_TX_CACHE\t\t\t\t0x00800000\n#define chipFeatures_YUY2_RENDER_TARGET\t\t\t\t0x01000000\n#define chipFeatures_MEM32\t\t\t\t\t0x02000000\n#define chipFeatures_PIPE_VG\t\t\t\t\t0x04000000\n#define chipFeatures_VGTS\t\t\t\t\t0x08000000\n#define chipFeatures_FE20\t\t\t\t\t0x10000000\n#define chipFeatures_BYTE_WRITE_3D\t\t\t\t0x20000000\n#define chipFeatures_RS_YUV_TARGET\t\t\t\t0x40000000\n#define chipFeatures_32_BIT_INDICES\t\t\t\t0x80000000\n#define chipMinorFeatures0_FLIP_Y\t\t\t\t0x00000001\n#define chipMinorFeatures0_DUAL_RETURN_BUS\t\t\t0x00000002\n#define chipMinorFeatures0_ENDIANNESS_CONFIG\t\t\t0x00000004\n#define chipMinorFeatures0_TEXTURE_8K\t\t\t\t0x00000008\n#define chipMinorFeatures0_CORRECT_TEXTURE_CONVERTER\t\t0x00000010\n#define chipMinorFeatures0_SPECIAL_MSAA_LOD\t\t\t0x00000020\n#define chipMinorFeatures0_FAST_CLEAR_FLUSH\t\t\t0x00000040\n#define chipMinorFeatures0_2DPE20\t\t\t\t0x00000080\n#define chipMinorFeatures0_CORRECT_AUTO_DISABLE\t\t\t0x00000100\n#define chipMinorFeatures0_RENDERTARGET_8K\t\t\t0x00000200\n#define chipMinorFeatures0_2BITPERTILE\t\t\t\t0x00000400\n#define chipMinorFeatures0_SEPARATE_TILE_STATUS_WHEN_INTERLEAVED\t0x00000800\n#define chipMinorFeatures0_SUPER_TILED\t\t\t\t0x00001000\n#define chipMinorFeatures0_VG_20\t\t\t\t0x00002000\n#define chipMinorFeatures0_TS_EXTENDED_COMMANDS\t\t\t0x00004000\n#define chipMinorFeatures0_COMPRESSION_FIFO_FIXED\t\t0x00008000\n#define chipMinorFeatures0_HAS_SIGN_FLOOR_CEIL\t\t\t0x00010000\n#define chipMinorFeatures0_VG_FILTER\t\t\t\t0x00020000\n#define chipMinorFeatures0_VG_21\t\t\t\t0x00040000\n#define chipMinorFeatures0_SHADER_HAS_W\t\t\t\t0x00080000\n#define chipMinorFeatures0_HAS_SQRT_TRIG\t\t\t0x00100000\n#define chipMinorFeatures0_MORE_MINOR_FEATURES\t\t\t0x00200000\n#define chipMinorFeatures0_MC20\t\t\t\t\t0x00400000\n#define chipMinorFeatures0_MSAA_SIDEBAND\t\t\t0x00800000\n#define chipMinorFeatures0_BUG_FIXES0\t\t\t\t0x01000000\n#define chipMinorFeatures0_VAA\t\t\t\t\t0x02000000\n#define chipMinorFeatures0_BYPASS_IN_MSAA\t\t\t0x04000000\n#define chipMinorFeatures0_HZ\t\t\t\t\t0x08000000\n#define chipMinorFeatures0_NEW_TEXTURE\t\t\t\t0x10000000\n#define chipMinorFeatures0_2D_A8_TARGET\t\t\t\t0x20000000\n#define chipMinorFeatures0_CORRECT_STENCIL\t\t\t0x40000000\n#define chipMinorFeatures0_ENHANCE_VR\t\t\t\t0x80000000\n#define chipMinorFeatures1_RSUV_SWIZZLE\t\t\t\t0x00000001\n#define chipMinorFeatures1_V2_COMPRESSION\t\t\t0x00000002\n#define chipMinorFeatures1_VG_DOUBLE_BUFFER\t\t\t0x00000004\n#define chipMinorFeatures1_EXTRA_EVENT_STATES\t\t\t0x00000008\n#define chipMinorFeatures1_NO_STRIPING_NEEDED\t\t\t0x00000010\n#define chipMinorFeatures1_TEXTURE_STRIDE\t\t\t0x00000020\n#define chipMinorFeatures1_BUG_FIXES3\t\t\t\t0x00000040\n#define chipMinorFeatures1_AUTO_DISABLE\t\t\t\t0x00000080\n#define chipMinorFeatures1_AUTO_RESTART_TS\t\t\t0x00000100\n#define chipMinorFeatures1_DISABLE_PE_GATING\t\t\t0x00000200\n#define chipMinorFeatures1_L2_WINDOWING\t\t\t\t0x00000400\n#define chipMinorFeatures1_HALF_FLOAT\t\t\t\t0x00000800\n#define chipMinorFeatures1_PIXEL_DITHER\t\t\t\t0x00001000\n#define chipMinorFeatures1_TWO_STENCIL_REFERENCE\t\t0x00002000\n#define chipMinorFeatures1_EXTENDED_PIXEL_FORMAT\t\t0x00004000\n#define chipMinorFeatures1_CORRECT_MIN_MAX_DEPTH\t\t0x00008000\n#define chipMinorFeatures1_2D_DITHER\t\t\t\t0x00010000\n#define chipMinorFeatures1_BUG_FIXES5\t\t\t\t0x00020000\n#define chipMinorFeatures1_NEW_2D\t\t\t\t0x00040000\n#define chipMinorFeatures1_NEW_FP\t\t\t\t0x00080000\n#define chipMinorFeatures1_TEXTURE_HALIGN\t\t\t0x00100000\n#define chipMinorFeatures1_NON_POWER_OF_TWO\t\t\t0x00200000\n#define chipMinorFeatures1_LINEAR_TEXTURE_SUPPORT\t\t0x00400000\n#define chipMinorFeatures1_HALTI0\t\t\t\t0x00800000\n#define chipMinorFeatures1_CORRECT_OVERFLOW_VG\t\t\t0x01000000\n#define chipMinorFeatures1_NEGATIVE_LOG_FIX\t\t\t0x02000000\n#define chipMinorFeatures1_RESOLVE_OFFSET\t\t\t0x04000000\n#define chipMinorFeatures1_OK_TO_GATE_AXI_CLOCK\t\t\t0x08000000\n#define chipMinorFeatures1_MMU_VERSION\t\t\t\t0x10000000\n#define chipMinorFeatures1_WIDE_LINE\t\t\t\t0x20000000\n#define chipMinorFeatures1_BUG_FIXES6\t\t\t\t0x40000000\n#define chipMinorFeatures1_FC_FLUSH_STALL\t\t\t0x80000000\n#define chipMinorFeatures2_LINE_LOOP\t\t\t\t0x00000001\n#define chipMinorFeatures2_LOGIC_OP\t\t\t\t0x00000002\n#define chipMinorFeatures2_SEAMLESS_CUBE_MAP\t\t\t0x00000004\n#define chipMinorFeatures2_SUPERTILED_TEXTURE\t\t\t0x00000008\n#define chipMinorFeatures2_LINEAR_PE\t\t\t\t0x00000010\n#define chipMinorFeatures2_RECT_PRIMITIVE\t\t\t0x00000020\n#define chipMinorFeatures2_COMPOSITION\t\t\t\t0x00000040\n#define chipMinorFeatures2_CORRECT_AUTO_DISABLE_COUNT\t\t0x00000080\n#define chipMinorFeatures2_PE_SWIZZLE\t\t\t\t0x00000100\n#define chipMinorFeatures2_END_EVENT\t\t\t\t0x00000200\n#define chipMinorFeatures2_S1S8\t\t\t\t\t0x00000400\n#define chipMinorFeatures2_HALTI1\t\t\t\t0x00000800\n#define chipMinorFeatures2_RGB888\t\t\t\t0x00001000\n#define chipMinorFeatures2_TX__YUV_ASSEMBLER\t\t\t0x00002000\n#define chipMinorFeatures2_DYNAMIC_FREQUENCY_SCALING\t\t0x00004000\n#define chipMinorFeatures2_TX_FILTER\t\t\t\t0x00008000\n#define chipMinorFeatures2_FULL_DIRECTFB\t\t\t0x00010000\n#define chipMinorFeatures2_2D_TILING\t\t\t\t0x00020000\n#define chipMinorFeatures2_THREAD_WALKER_IN_PS\t\t\t0x00040000\n#define chipMinorFeatures2_TILE_FILLER\t\t\t\t0x00080000\n#define chipMinorFeatures2_YUV_STANDARD\t\t\t\t0x00100000\n#define chipMinorFeatures2_2D_MULTI_SOURCE_BLIT\t\t\t0x00200000\n#define chipMinorFeatures2_YUV_CONVERSION\t\t\t0x00400000\n#define chipMinorFeatures2_FLUSH_FIXED_2D\t\t\t0x00800000\n#define chipMinorFeatures2_INTERLEAVER\t\t\t\t0x01000000\n#define chipMinorFeatures2_MIXED_STREAMS\t\t\t0x02000000\n#define chipMinorFeatures2_2D_420_L2CACHE\t\t\t0x04000000\n#define chipMinorFeatures2_BUG_FIXES7\t\t\t\t0x08000000\n#define chipMinorFeatures2_2D_NO_INDEX8_BRUSH\t\t\t0x10000000\n#define chipMinorFeatures2_TEXTURE_TILED_READ\t\t\t0x20000000\n#define chipMinorFeatures2_DECOMPRESS_Z16\t\t\t0x40000000\n#define chipMinorFeatures2_BUG_FIXES8\t\t\t\t0x80000000\n#define chipMinorFeatures3_ROTATION_STALL_FIX\t\t\t0x00000001\n#define chipMinorFeatures3_OCL_ONLY\t\t\t\t0x00000002\n#define chipMinorFeatures3_2D_MULTI_SOURCE_BLT_EX\t\t0x00000004\n#define chipMinorFeatures3_INSTRUCTION_CACHE\t\t\t0x00000008\n#define chipMinorFeatures3_GEOMETRY_SHADER\t\t\t0x00000010\n#define chipMinorFeatures3_TEX_COMPRESSION_SUPERTILED\t\t0x00000020\n#define chipMinorFeatures3_GENERICS\t\t\t\t0x00000040\n#define chipMinorFeatures3_BUG_FIXES9\t\t\t\t0x00000080\n#define chipMinorFeatures3_FAST_MSAA\t\t\t\t0x00000100\n#define chipMinorFeatures3_WCLIP\t\t\t\t0x00000200\n#define chipMinorFeatures3_BUG_FIXES10\t\t\t\t0x00000400\n#define chipMinorFeatures3_UNIFIED_SAMPLERS\t\t\t0x00000800\n#define chipMinorFeatures3_BUG_FIXES11\t\t\t\t0x00001000\n#define chipMinorFeatures3_PERFORMANCE_COUNTERS\t\t\t0x00002000\n#define chipMinorFeatures3_HAS_FAST_TRANSCENDENTALS\t\t0x00004000\n#define chipMinorFeatures3_BUG_FIXES12\t\t\t\t0x00008000\n#define chipMinorFeatures3_BUG_FIXES13\t\t\t\t0x00010000\n#define chipMinorFeatures3_DE_ENHANCEMENTS1\t\t\t0x00020000\n#define chipMinorFeatures3_ACE\t\t\t\t\t0x00040000\n#define chipMinorFeatures3_TX_ENHANCEMENTS1\t\t\t0x00080000\n#define chipMinorFeatures3_SH_ENHANCEMENTS1\t\t\t0x00100000\n#define chipMinorFeatures3_SH_ENHANCEMENTS2\t\t\t0x00200000\n#define chipMinorFeatures3_PE_ENHANCEMENTS1\t\t\t0x00400000\n#define chipMinorFeatures3_2D_FC_SOURCE\t\t\t\t0x00800000\n#define chipMinorFeatures3_BUG_FIXES_14\t\t\t\t0x01000000\n#define chipMinorFeatures3_POWER_OPTIMIZATIONS_0\t\t0x02000000\n#define chipMinorFeatures3_NEW_HZ\t\t\t\t0x04000000\n#define chipMinorFeatures3_PE_DITHER_FIX\t\t\t0x08000000\n#define chipMinorFeatures3_DE_ENHANCEMENTS3\t\t\t0x10000000\n#define chipMinorFeatures3_SH_ENHANCEMENTS3\t\t\t0x20000000\n#define chipMinorFeatures3_SH_ENHANCEMENTS4\t\t\t0x40000000\n#define chipMinorFeatures3_TX_ENHANCEMENTS2\t\t\t0x80000000\n#define chipMinorFeatures4_FE_ENHANCEMENTS1\t\t\t0x00000001\n#define chipMinorFeatures4_PE_ENHANCEMENTS2\t\t\t0x00000002\n#define chipMinorFeatures4_FRUSTUM_CLIP_FIX\t\t\t0x00000004\n#define chipMinorFeatures4_DE_NO_GAMMA\t\t\t\t0x00000008\n#define chipMinorFeatures4_PA_ENHANCEMENTS_2\t\t\t0x00000010\n#define chipMinorFeatures4_2D_GAMMA\t\t\t\t0x00000020\n#define chipMinorFeatures4_SINGLE_BUFFER\t\t\t0x00000040\n#define chipMinorFeatures4_HI_ENHANCEMENTS_1\t\t\t0x00000080\n#define chipMinorFeatures4_TX_ENHANCEMENTS_3\t\t\t0x00000100\n#define chipMinorFeatures4_SH_ENHANCEMENTS_5\t\t\t0x00000200\n#define chipMinorFeatures4_FE_ENHANCEMENTS_2\t\t\t0x00000400\n#define chipMinorFeatures4_TX_LERP_PRECISION_FIX\t\t0x00000800\n#define chipMinorFeatures4_2D_COLOR_SPACE_CONVERSION\t\t0x00001000\n#define chipMinorFeatures4_TEXTURE_ASTC\t\t\t\t0x00002000\n#define chipMinorFeatures4_PE_ENHANCEMENTS_4\t\t\t0x00004000\n#define chipMinorFeatures4_MC_ENHANCEMENTS_1\t\t\t0x00008000\n#define chipMinorFeatures4_HALTI2\t\t\t\t0x00010000\n#define chipMinorFeatures4_2D_MIRROR_EXTENSION\t\t\t0x00020000\n#define chipMinorFeatures4_SMALL_MSAA\t\t\t\t0x00040000\n#define chipMinorFeatures4_BUG_FIXES_17\t\t\t\t0x00080000\n#define chipMinorFeatures4_NEW_RA\t\t\t\t0x00100000\n#define chipMinorFeatures4_2D_OPF_YUV_OUTPUT\t\t\t0x00200000\n#define chipMinorFeatures4_2D_MULTI_SOURCE_BLT_EX2\t\t0x00400000\n#define chipMinorFeatures4_NO_USER_CSC\t\t\t\t0x00800000\n#define chipMinorFeatures4_ZFIXES\t\t\t\t0x01000000\n#define chipMinorFeatures4_BUG_FIXES18\t\t\t\t0x02000000\n#define chipMinorFeatures4_2D_COMPRESSION\t\t\t0x04000000\n#define chipMinorFeatures4_PROBE\t\t\t\t0x08000000\n#define chipMinorFeatures4_MEDIUM_PRECISION\t\t\t0x10000000\n#define chipMinorFeatures4_2D_SUPER_TILE_VERSION\t\t0x20000000\n#define chipMinorFeatures4_BUG_FIXES19\t\t\t\t0x40000000\n#define chipMinorFeatures4_SH_ENHANCEMENTS6\t\t\t0x80000000\n#define chipMinorFeatures5_SH_ENHANCEMENTS7\t\t\t0x00000001\n#define chipMinorFeatures5_BUG_FIXES20\t\t\t\t0x00000002\n#define chipMinorFeatures5_DE_ADDRESS_40\t\t\t0x00000004\n#define chipMinorFeatures5_MINI_MMU_FIX\t\t\t\t0x00000008\n#define chipMinorFeatures5_EEZ\t\t\t\t\t0x00000010\n#define chipMinorFeatures5_BUG_FIXES21\t\t\t\t0x00000020\n#define chipMinorFeatures5_EXTRA_VG_CAPS\t\t\t0x00000040\n#define chipMinorFeatures5_MULTI_SRC_V15\t\t\t0x00000080\n#define chipMinorFeatures5_BUG_FIXES22\t\t\t\t0x00000100\n#define chipMinorFeatures5_HALTI3\t\t\t\t0x00000200\n#define chipMinorFeatures5_TESSELATION_SHADERS\t\t\t0x00000400\n#define chipMinorFeatures5_2D_ONE_PASS_FILTER_TAP\t\t0x00000800\n#define chipMinorFeatures5_MULTI_SRC_V2_STR_QUAD\t\t0x00001000\n#define chipMinorFeatures5_SEPARATE_SRC_DST\t\t\t0x00002000\n#define chipMinorFeatures5_HALTI4\t\t\t\t0x00004000\n#define chipMinorFeatures5_RA_WRITE_DEPTH\t\t\t0x00008000\n#define chipMinorFeatures5_ANDROID_ONLY\t\t\t\t0x00010000\n#define chipMinorFeatures5_HAS_PRODUCTID\t\t\t0x00020000\n#define chipMinorFeatures5_TX_SUPPORT_DEC\t\t\t0x00040000\n#define chipMinorFeatures5_S8_MSAA_COMPRESSION\t\t\t0x00080000\n#define chipMinorFeatures5_PE_DITHER_FIX2\t\t\t0x00100000\n#define chipMinorFeatures5_L2_CACHE_REMOVE\t\t\t0x00200000\n#define chipMinorFeatures5_FE_ALLOW_RND_VTX_CNT\t\t\t0x00400000\n#define chipMinorFeatures5_CUBE_MAP_FL28\t\t\t0x00800000\n#define chipMinorFeatures5_TX_6BIT_FRAC\t\t\t\t0x01000000\n#define chipMinorFeatures5_FE_ALLOW_STALL_PREFETCH_ENG\t\t0x02000000\n#define chipMinorFeatures5_THIRD_PARTY_COMPRESSION\t\t0x04000000\n#define chipMinorFeatures5_RS_DEPTHSTENCIL_NATIVE_SUPPORT\t0x08000000\n#define chipMinorFeatures5_V2_MSAA_COMP_FIX\t\t\t0x10000000\n#define chipMinorFeatures5_HALTI5\t\t\t\t0x20000000\n#define chipMinorFeatures5_EVIS\t\t\t\t\t0x40000000\n#define chipMinorFeatures5_BLT_ENGINE\t\t\t\t0x80000000\n#define chipMinorFeatures6_BUG_FIXES_23\t\t\t\t0x00000001\n#define chipMinorFeatures6_BUG_FIXES_24\t\t\t\t0x00000002\n#define chipMinorFeatures6_DEC\t\t\t\t\t0x00000004\n#define chipMinorFeatures6_VS_TILE_NV12\t\t\t\t0x00000008\n#define chipMinorFeatures6_VS_TILE_NV12_10BIT\t\t\t0x00000010\n#define chipMinorFeatures6_RENDER_TARGET_8\t\t\t0x00000020\n#define chipMinorFeatures6_TEX_LOD_FLOW_CORR\t\t\t0x00000040\n#define chipMinorFeatures6_FACE_LOD\t\t\t\t0x00000080\n#define chipMinorFeatures6_MULTI_CORE_SEMAPHORE_STALL_V2\t0x00000100\n#define chipMinorFeatures6_VMSAA\t\t\t\t0x00000200\n#define chipMinorFeatures6_CHIP_ENABLE_LINK\t\t\t0x00000400\n#define chipMinorFeatures6_MULTI_SRC_BLT_1_5_ENHANCEMENT\t0x00000800\n#define chipMinorFeatures6_MULTI_SRC_BLT_BILINEAR_FILTER\t0x00001000\n#define chipMinorFeatures6_RA_HZEZ_CLOCK_CONTROL\t\t0x00002000\n#define chipMinorFeatures6_CACHE128B256BPERLINE\t\t\t0x00004000\n#define chipMinorFeatures6_V4_COMPRESSION\t\t\t0x00008000\n#define chipMinorFeatures6_PE2D_MAJOR_SUPER_TILE\t\t0x00010000\n#define chipMinorFeatures6_PE_32BPC_COLORMASK_FIX\t\t0x00020000\n#define chipMinorFeatures6_ALPHA_BLENDING_OPT\t\t\t0x00040000\n#define chipMinorFeatures6_NEW_GPIPE\t\t\t\t0x00080000\n#define chipMinorFeatures6_PIPELINE_32_ATTRIBUTES\t\t0x00100000\n#define chipMinorFeatures6_MSAA_SHADING\t\t\t\t0x00200000\n#define chipMinorFeatures6_NO_ANISTRO_FILTER\t\t\t0x00400000\n#define chipMinorFeatures6_NO_ASTC\t\t\t\t0x00800000\n#define chipMinorFeatures6_NO_DXT\t\t\t\t0x01000000\n#define chipMinorFeatures6_HWTFB\t\t\t\t0x02000000\n#define chipMinorFeatures6_RA_DEPTH_WRITE_MSAA1X_FIX\t\t0x04000000\n#define chipMinorFeatures6_EZHZ_CLOCKGATE_FIX\t\t\t0x08000000\n#define chipMinorFeatures6_SH_SNAP2PAGE_FIX\t\t\t0x10000000\n#define chipMinorFeatures6_SH_HALFDEPENDENCY_FIX\t\t0x20000000\n#define chipMinorFeatures6_USC_MCFILL_FIX\t\t\t0x40000000\n#define chipMinorFeatures6_TPG_TCPERF_FIX\t\t\t0x80000000\n#define chipMinorFeatures7_USC_MDFIFO_OVERFLOW_FIX\t\t0x00000001\n#define chipMinorFeatures7_SH_TEXLD_BARRIER_IN_CS_FIX\t\t0x00000002\n#define chipMinorFeatures7_RS_NEW_BASEADDR\t\t\t0x00000004\n#define chipMinorFeatures7_PE_8BPP_DUALPIPE_FIX\t\t\t0x00000008\n#define chipMinorFeatures7_SH_ADVANCED_INSTR\t\t\t0x00000010\n#define chipMinorFeatures7_SH_FLAT_INTERPOLATION_DUAL16_FIX\t0x00000020\n#define chipMinorFeatures7_USC_CONTINUOUS_FLUS_FIX\t\t0x00000040\n#define chipMinorFeatures7_SH_SUPPORT_V4\t\t\t0x00000080\n#define chipMinorFeatures7_SH_SUPPORT_ALPHA_KILL\t\t0x00000100\n#define chipMinorFeatures7_PE_NO_ALPHA_TEST\t\t\t0x00000200\n#define chipMinorFeatures7_TX_LOD_NEAREST_SELECT\t\t0x00000400\n#define chipMinorFeatures7_SH_FIX_LDEXP\t\t\t\t0x00000800\n#define chipMinorFeatures7_SUPPORT_MOVAI\t\t\t0x00001000\n#define chipMinorFeatures7_SH_SNAP2PAGE_MAXPAGES_FIX\t\t0x00002000\n#define chipMinorFeatures7_PE_RGBA16I_FIX\t\t\t0x00004000\n#define chipMinorFeatures7_BLT_8bpp_256TILE_FC_FIX\t\t0x00008000\n#define chipMinorFeatures7_PE_64BIT_FENCE_FIX\t\t\t0x00010000\n#define chipMinorFeatures7_USC_FULL_CACHE_FIX\t\t\t0x00020000\n#define chipMinorFeatures7_TX_YUV_ASSEMBLER_10BIT\t\t0x00040000\n#define chipMinorFeatures7_FE_32BIT_INDEX_FIX\t\t\t0x00080000\n#define chipMinorFeatures7_BLT_64BPP_MASKED_CLEAR_FIX\t\t0x00100000\n#define chipMinorFeatures7_BIT_SECURITY\t\t\t\t0x00200000\n#define chipMinorFeatures7_BIT_ROBUSTNESS\t\t\t0x00400000\n#define chipMinorFeatures7_USC_ATOMIC_FIX\t\t\t0x00800000\n#define chipMinorFeatures7_SH_PSO_MSAA1x_FIX\t\t\t0x01000000\n#define chipMinorFeatures7_BIT_USC_VX_PERF_FIX\t\t\t0x02000000\n#define chipMinorFeatures7_EVIS_NO_ABSDIFF\t\t\t0x04000000\n#define chipMinorFeatures7_EVIS_NO_BITREPLACE\t\t\t0x08000000\n#define chipMinorFeatures7_EVIS_NO_BOXFILTER\t\t\t0x10000000\n#define chipMinorFeatures7_EVIS_NO_CORDIAC\t\t\t0x20000000\n#define chipMinorFeatures7_EVIS_NO_DP32\t\t\t\t0x40000000\n#define chipMinorFeatures7_EVIS_NO_FILTER\t\t\t0x80000000\n#define chipMinorFeatures8_EVIS_NO_IADD\t\t\t\t0x00000001\n#define chipMinorFeatures8_EVIS_NO_SELECTADD\t\t\t0x00000002\n#define chipMinorFeatures8_EVIS_LERP_7OUTPUT\t\t\t0x00000004\n#define chipMinorFeatures8_EVIS_ACCSQ_8OUTPUT\t\t\t0x00000008\n#define chipMinorFeatures8_USC_GOS_ADDR_FIX\t\t\t0x00000010\n#define chipMinorFeatures8_TX_8BIT_UVFRAC\t\t\t0x00000020\n#define chipMinorFeatures8_TX_DESC_CACHE_CLOCKGATE_FIX\t\t0x00000040\n#define chipMinorFeatures8_RSBLT_MSAA_DECOMPRESSION\t\t0x00000080\n#define chipMinorFeatures8_TX_INTEGER_COORDINATE\t\t0x00000100\n#define chipMinorFeatures8_DRAWID\t\t\t\t0x00000200\n#define chipMinorFeatures8_PSIO_SAMPLEMASK_IN_R0ZW_FIX\t\t0x00000400\n#define chipMinorFeatures8_TX_INTEGER_COORDINATE_V2\t\t0x00000800\n#define chipMinorFeatures8_MULTI_CORE_BLOCK_SET_CONFIG\t\t0x00001000\n#define chipMinorFeatures8_VG_RESOLVE_ENGINE\t\t\t0x00002000\n#define chipMinorFeatures8_VG_PE_COLOR_KEY\t\t\t0x00004000\n#define chipMinorFeatures8_VG_IM_INDEX_FORMAT\t\t\t0x00008000\n#define chipMinorFeatures8_SNAPPAGE_CMD\t\t\t\t0x00010000\n#define chipMinorFeatures8_SH_NO_INDEX_CONST_ON_A0\t\t0x00020000\n#define chipMinorFeatures8_SH_NO_ONECONST_LIMIT\t\t\t0x00040000\n#define chipMinorFeatures8_SH_IMG_LDST_ON_TEMP\t\t\t0x00080000\n#define chipMinorFeatures8_COMPUTE_ONLY\t\t\t\t0x00100000\n#define chipMinorFeatures8_SH_IMG_LDST_CLAMP\t\t\t0x00200000\n#define chipMinorFeatures8_SH_ICACHE_ALLOC_COUNT_FIX\t\t0x00400000\n#define chipMinorFeatures8_SH_ICACHE_PREFETCH\t\t\t0x00800000\n#define chipMinorFeatures8_PE2D_SEPARATE_CACHE\t\t\t0x01000000\n#define chipMinorFeatures8_VG_AYUV_INPUT_OUTPUT\t\t\t0x02000000\n#define chipMinorFeatures8_VG_DOUBLE_IMAGE\t\t\t0x04000000\n#define chipMinorFeatures8_VG_RECTANGLE_STRIPE_MODE\t\t0x08000000\n#define chipMinorFeatures8_VG_MMU\t\t\t\t0x10000000\n#define chipMinorFeatures8_VG_IM_FILTER\t\t\t\t0x20000000\n#define chipMinorFeatures8_VG_IM_YUV_PACKET\t\t\t0x40000000\n#define chipMinorFeatures8_VG_IM_YUV_PLANAR\t\t\t0x80000000\n#define chipMinorFeatures9_VG_PE_YUV_PACKET\t\t\t0x00000001\n#define chipMinorFeatures9_VG_COLOR_PRECISION_8_BIT\t\t0x00000002\n#define chipMinorFeatures9_PE_MSAA_OQ_FIX\t\t\t0x00000004\n#define chipMinorFeatures9_PSIO_MSAA_CL_FIX\t\t\t0x00000008\n#define chipMinorFeatures9_USC_DEFER_FILL_FIX\t\t\t0x00000010\n#define chipMinorFeatures9_SH_CLOCK_GATE_FIX\t\t\t0x00000020\n#define chipMinorFeatures9_FE_NEED_DUMMYDRAW\t\t\t0x00000040\n#define chipMinorFeatures9_PE2D_LINEAR_YUV420_OUTPUT\t\t0x00000080\n#define chipMinorFeatures9_PE2D_LINEAR_YUV420_10BIT\t\t0x00000100\n#define chipMinorFeatures9_MULTI_CLUSTER\t\t\t0x00000200\n#define chipMinorFeatures9_VG_TS_CULLING\t\t\t0x00000400\n#define chipMinorFeatures9_VG_FP25\t\t\t\t0x00000800\n#define chipMinorFeatures9_SH_MULTI_WG_PACK\t\t\t0x00001000\n#define chipMinorFeatures9_SH_DUAL16_SAMPLEMASK_ZW\t\t0x00002000\n#define chipMinorFeatures9_TPG_TRIVIAL_MODE_FIX\t\t\t0x00004000\n#define chipMinorFeatures9_TX_ASTC_MULTISLICE_FIX\t\t0x00008000\n#define chipMinorFeatures9_FE_ROBUST_FIX\t\t\t0x00010000\n#define chipMinorFeatures9_SH_GPIPE_ACCESS_FULLTEMPS\t\t0x00020000\n#define chipMinorFeatures9_PSIO_INTERLOCK\t\t\t0x00040000\n#define chipMinorFeatures9_PA_WIDELINE_FIX\t\t\t0x00080000\n#define chipMinorFeatures9_WIDELINE_HELPER_FIX\t\t\t0x00100000\n#define chipMinorFeatures9_G2D_3RD_PARTY_COMPRESSION_1_1\t0x00200000\n#define chipMinorFeatures9_TX_FLUSH_L1CACHE\t\t\t0x00400000\n#define chipMinorFeatures9_PE_DITHER_FIX2\t\t\t0x00800000\n#define chipMinorFeatures9_G2D_DEC400\t\t\t\t0x01000000\n#define chipMinorFeatures9_SH_TEXLD_U_FIX\t\t\t0x02000000\n#define chipMinorFeatures9_MC_FCCACHE_BYTEMASK\t\t\t0x04000000\n#define chipMinorFeatures9_SH_MULTI_WG_PACK_FIX\t\t\t0x08000000\n#define chipMinorFeatures9_DC_OVERLAY_SCALING\t\t\t0x10000000\n#define chipMinorFeatures9_DC_SOURCE_ROTATION\t\t\t0x20000000\n#define chipMinorFeatures9_DC_TILED\t\t\t\t0x40000000\n#define chipMinorFeatures9_DC_YUV_L1\t\t\t\t0x80000000\n#define chipMinorFeatures10_DC_D30_OUTPUT\t\t\t0x00000001\n#define chipMinorFeatures10_DC_MMU\t\t\t\t0x00000002\n#define chipMinorFeatures10_DC_COMPRESSION\t\t\t0x00000004\n#define chipMinorFeatures10_DC_QOS\t\t\t\t0x00000008\n#define chipMinorFeatures10_PE_ADVANCE_BLEND_PART0\t\t0x00000010\n#define chipMinorFeatures10_FE_PATCHLIST_FETCH_FIX\t\t0x00000020\n#define chipMinorFeatures10_RA_CG_FIX\t\t\t\t0x00000040\n#define chipMinorFeatures10_EVIS_VX2\t\t\t\t0x00000080\n#define chipMinorFeatures10_NN_FLOAT\t\t\t\t0x00000100\n#define chipMinorFeatures10_DEC400\t\t\t\t0x00000200\n#define chipMinorFeatures10_LS_SUPPORT_PERCOMP_DEPENDENCY\t0x00000400\n#define chipMinorFeatures10_TP_ENGINE\t\t\t\t0x00000800\n#define chipMinorFeatures10_MULTI_CORE_BLOCK_SET_CONFIG2\t0x00001000\n#define chipMinorFeatures10_PE_VMSAA_COVERAGE_CACHE_FIX\t\t0x00002000\n#define chipMinorFeatures10_SECURITY_AHB\t\t\t0x00004000\n#define chipMinorFeatures10_MULTICORE_SEMAPHORESTALL_V3\t\t0x00008000\n#define chipMinorFeatures10_SMALLBATCH\t\t\t\t0x00010000\n#define chipMinorFeatures10_SH_CMPLX\t\t\t\t0x00020000\n#define chipMinorFeatures10_SH_IDIV0_SWZL_EHS\t\t\t0x00040000\n#define chipMinorFeatures10_TX_LERP_LESS_BIT\t\t\t0x00080000\n#define chipMinorFeatures10_SH_GM_ENDIAN\t\t\t0x00100000\n#define chipMinorFeatures10_SH_GM_USC_UNALLOC\t\t\t0x00200000\n#define chipMinorFeatures10_SH_END_OF_BB\t\t\t0x00400000\n#define chipMinorFeatures10_VIP_V7\t\t\t\t0x00800000\n#define chipMinorFeatures10_TX_BORDER_CLAMP_FIX\t\t\t0x01000000\n#define chipMinorFeatures10_SH_IMG_LD_LASTPIXEL_FIX\t\t0x02000000\n#define chipMinorFeatures10_ASYNC_BLT\t\t\t\t0x04000000\n#define chipMinorFeatures10_ASYNC_FE_FENCE_FIX\t\t\t0x08000000\n#define chipMinorFeatures10_PSCS_THROTTLE\t\t\t0x10000000\n#define chipMinorFeatures10_SEPARATE_LS\t\t\t\t0x20000000\n#define chipMinorFeatures10_MCFE\t\t\t\t0x40000000\n#define chipMinorFeatures10_WIDELINE_TRIANGLE_EMU\t\t0x80000000\n#define chipMinorFeatures11_VG_RESOLUTION_8K\t\t\t0x00000001\n#define chipMinorFeatures11_FENCE_32BIT\t\t\t\t0x00000002\n#define chipMinorFeatures11_FENCE_64BIT\t\t\t\t0x00000004\n#define chipMinorFeatures11_NN_INTERLEVE8\t\t\t0x00000008\n#define chipMinorFeatures11_TP_REORDER\t\t\t\t0x00000010\n#define chipMinorFeatures11_PE_DEPTH_ONLY_OQFIX\t\t\t0x00000020\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}