TimeQuest Timing Analyzer report for Mandel
Fri Nov 10 19:10:10 2017
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Slow 1200mV 0C Model Metastability Report
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Fast 1200mV 0C Model Metastability Report
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths
 73. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; Mandel                                                          ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE115F29C7                                                   ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { CLOCK_50 }                                       ;
; u2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.869 ; 92.0 MHz  ; 0.000 ; 5.434  ; 50.00      ; 25        ; 46          ;       ;        ;           ;            ; false    ; CLOCK_50 ; u2|altpll_component|auto_generated|pll1|inclk[0] ; { u2|altpll_component|auto_generated|pll1|clk[0] } ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 36.866 ; 27.13 MHz ; 0.000 ; 18.433 ; 50.00      ; 400       ; 217         ;       ;        ;           ;            ; false    ; CLOCK_50 ; u4|altpll_component|auto_generated|pll1|inclk[0] ; { u4|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                  ;
+-----------+-----------------+------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                     ; Note ;
+-----------+-----------------+------------------------------------------------+------+
; 40.36 MHz ; 40.36 MHz       ; u4|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 59.88 MHz ; 59.88 MHz       ; u2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; -5.830 ; -1619.684     ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 6.046  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.140  ; 0.000         ;
; CLOCK_50                                       ; 9.813  ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.141 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+--------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -5.830 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.607     ;
; -5.779 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.556     ;
; -5.717 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.069     ; 16.515     ;
; -5.690 ; Engine:e1|OldIm[16] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.467     ;
; -5.639 ; Engine:e1|OldIm[16] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.416     ;
; -5.621 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.069     ; 16.419     ;
; -5.553 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.069     ; 16.351     ;
; -5.543 ; Engine:e1|OldRe[2]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.320     ;
; -5.519 ; Engine:e1|OldRe[12] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 16.279     ;
; -5.519 ; Engine:e1|OldRe[8]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.296     ;
; -5.504 ; Engine:e1|OldRe[9]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.281     ;
; -5.494 ; Engine:e1|OldRe[6]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.271     ;
; -5.493 ; Engine:e1|OldRe[17] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 16.253     ;
; -5.487 ; Engine:e1|OldRe[11] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 16.247     ;
; -5.481 ; Engine:e1|OldRe[5]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.258     ;
; -5.479 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.069     ; 16.277     ;
; -5.474 ; Engine:e1|OldRe[29] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.251     ;
; -5.471 ; Engine:e1|OldRe[30] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.248     ;
; -5.469 ; Engine:e1|OldRe[16] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 16.229     ;
; -5.463 ; Engine:e1|OldRe[13] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 16.223     ;
; -5.458 ; Engine:e1|OldRe[23] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.235     ;
; -5.457 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.069     ; 16.255     ;
; -5.455 ; Engine:e1|OldRe[31] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.232     ;
; -5.445 ; Engine:e1|OldRe[28] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.222     ;
; -5.444 ; Engine:e1|OldIm[17] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.221     ;
; -5.440 ; Engine:e1|OldRe[22] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.217     ;
; -5.438 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[24] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.069     ; 16.236     ;
; -5.435 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.212     ;
; -5.427 ; Engine:e1|OldRe[2]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.204     ;
; -5.427 ; Engine:e1|OldRe[19] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.204     ;
; -5.421 ; Engine:e1|OldRe[20] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.198     ;
; -5.412 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.069     ; 16.210     ;
; -5.403 ; Engine:e1|OldRe[12] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 16.163     ;
; -5.403 ; Engine:e1|OldRe[8]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.180     ;
; -5.399 ; Engine:e1|OldRe[24] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.176     ;
; -5.393 ; Engine:e1|OldIm[17] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.170     ;
; -5.393 ; Engine:e1|OldRe[27] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.170     ;
; -5.388 ; Engine:e1|OldRe[9]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.165     ;
; -5.383 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.069     ; 16.181     ;
; -5.380 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.157     ;
; -5.378 ; Engine:e1|OldRe[6]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.155     ;
; -5.377 ; Engine:e1|OldRe[17] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 16.137     ;
; -5.371 ; Engine:e1|OldRe[11] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 16.131     ;
; -5.365 ; Engine:e1|OldRe[5]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.142     ;
; -5.358 ; Engine:e1|OldRe[29] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.135     ;
; -5.355 ; Engine:e1|OldRe[30] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.132     ;
; -5.353 ; Engine:e1|OldRe[16] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 16.113     ;
; -5.347 ; Engine:e1|OldRe[13] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 16.107     ;
; -5.342 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[24] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.069     ; 16.140     ;
; -5.342 ; Engine:e1|OldRe[23] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.119     ;
; -5.339 ; Engine:e1|OldRe[31] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.116     ;
; -5.329 ; Engine:e1|OldRe[28] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.106     ;
; -5.327 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.104     ;
; -5.327 ; Engine:e1|OldRe[7]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.104     ;
; -5.324 ; Engine:e1|OldRe[22] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.101     ;
; -5.316 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.069     ; 16.114     ;
; -5.311 ; Engine:e1|OldRe[19] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.088     ;
; -5.305 ; Engine:e1|OldRe[20] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.082     ;
; -5.301 ; Engine:e1|OldRe[1]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.078     ;
; -5.296 ; Engine:e1|OldRe[14] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 16.056     ;
; -5.295 ; Engine:e1|OldIm[16] ; Engine:e1|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.072     ;
; -5.293 ; Engine:e1|OldRe[3]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.070     ;
; -5.283 ; Engine:e1|OldRe[24] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.060     ;
; -5.280 ; Engine:e1|OldRe[10] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 16.040     ;
; -5.280 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.069     ; 16.078     ;
; -5.280 ; Engine:e1|OldRe[4]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.057     ;
; -5.277 ; Engine:e1|OldRe[27] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.054     ;
; -5.275 ; Engine:e1|OldRe[15] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 16.035     ;
; -5.247 ; Engine:e1|OldRe[0]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.024     ;
; -5.240 ; Engine:e1|OldIm[16] ; Engine:e1|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.017     ;
; -5.227 ; Engine:e1|OldRe[26] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 16.004     ;
; -5.216 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.069     ; 16.014     ;
; -5.215 ; Engine:e1|OldRe[21] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.992     ;
; -5.211 ; Engine:e1|OldRe[7]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.988     ;
; -5.208 ; Engine:e1|OldIm[6]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.074     ; 16.001     ;
; -5.192 ; Engine:e1|OldRe[18] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.969     ;
; -5.187 ; Engine:e1|OldIm[16] ; Engine:e1|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.964     ;
; -5.185 ; Engine:e1|OldRe[1]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.962     ;
; -5.184 ; Engine:e0|OldIm[19] ; Engine:e0|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.076     ; 15.975     ;
; -5.184 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.069     ; 15.982     ;
; -5.181 ; Engine:e1|OldRe[25] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.958     ;
; -5.180 ; Engine:e1|OldRe[14] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 15.940     ;
; -5.179 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[23] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.956     ;
; -5.177 ; Engine:e1|OldRe[3]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.954     ;
; -5.164 ; Engine:e1|OldRe[10] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 15.924     ;
; -5.164 ; Engine:e1|OldRe[4]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.941     ;
; -5.159 ; Engine:e1|OldRe[15] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 15.919     ;
; -5.157 ; Engine:e1|OldIm[6]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.074     ; 15.950     ;
; -5.148 ; Engine:e1|OldRe[2]  ; Engine:e1|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.925     ;
; -5.135 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.060     ; 15.942     ;
; -5.133 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[22] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.910     ;
; -5.131 ; Engine:e1|OldRe[0]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.908     ;
; -5.127 ; Engine:e0|OldIm[21] ; Engine:e0|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.076     ; 15.918     ;
; -5.124 ; Engine:e1|OldRe[12] ; Engine:e1|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.107     ; 15.884     ;
; -5.124 ; Engine:e1|OldRe[8]  ; Engine:e1|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.901     ;
; -5.120 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.069     ; 15.918     ;
; -5.111 ; Engine:e1|OldRe[26] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.888     ;
; -5.109 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.886     ;
; -5.109 ; Engine:e1|OldRe[9]  ; Engine:e1|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.886     ;
; -5.099 ; Engine:e1|OldRe[21] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.090     ; 15.876     ;
+--------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 6.046 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a99~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.148     ; 12.277     ;
; 6.362 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a115~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.146     ; 11.963     ;
; 6.412 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a123~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.143     ; 11.916     ;
; 6.471 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a266~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.103     ; 11.897     ;
; 6.601 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a226~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.144     ; 11.726     ;
; 6.900 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a210~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.086     ; 11.485     ;
; 6.910 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a83~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.145     ; 11.416     ;
; 6.950 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a44~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.157     ; 11.364     ;
; 6.997 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a202~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.119     ; 11.355     ;
; 7.044 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a218~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.161     ; 11.266     ;
; 7.106 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a145~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.145     ; 11.220     ;
; 7.154 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a61~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.124     ; 11.193     ;
; 7.172 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a193~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.117     ; 11.182     ;
; 7.176 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a66~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.125     ; 11.170     ;
; 7.226 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a114~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.122     ; 11.123     ;
; 7.255 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a242~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.145     ; 11.071     ;
; 7.269 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a91~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.071     ; 11.131     ;
; 7.302 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a209~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.058     ; 11.111     ;
; 7.327 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a220~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.157     ; 10.987     ;
; 7.333 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a42~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.135     ; 11.003     ;
; 7.340 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a65~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.092     ; 11.039     ;
; 7.395 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a178~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.156     ; 10.920     ;
; 7.405 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a137~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.092     ; 10.974     ;
; 7.422 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a106~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.096     ; 10.953     ;
; 7.425 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.107     ; 10.939     ;
; 7.439 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a52~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.103     ; 10.929     ;
; 7.441 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a69~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.085     ; 10.945     ;
; 7.458 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a138~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.147     ; 10.866     ;
; 7.475 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a208~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.141     ; 10.855     ;
; 7.489 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a67~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.102     ; 10.880     ;
; 7.491 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a293~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.123     ; 10.857     ;
; 7.500 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a283~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.115     ; 10.856     ;
; 7.502 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a98~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.149     ; 10.820     ;
; 7.513 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a140~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.098     ; 10.860     ;
; 7.516 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a58~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.094     ; 10.861     ;
; 7.524 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a82~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.126     ; 10.821     ;
; 7.538 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.115     ; 10.818     ;
; 7.538 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a250~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.111     ; 10.822     ;
; 7.557 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.165     ; 10.749     ;
; 7.557 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a204~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.144     ; 10.770     ;
; 7.571 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a274~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.105     ; 10.795     ;
; 7.576 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a36~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.132     ; 10.763     ;
; 7.584 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a101~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.114     ; 10.773     ;
; 7.584 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a162~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.103     ; 10.784     ;
; 7.600 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a124~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.136     ; 10.735     ;
; 7.604 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a249~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.098     ; 10.769     ;
; 7.605 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a276~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.099     ; 10.767     ;
; 7.618 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a102~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.159     ; 10.694     ;
; 7.633 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a211~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.094     ; 10.744     ;
; 7.633 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a143~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.105     ; 10.733     ;
; 7.643 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a148~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.126     ; 10.702     ;
; 7.643 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a234~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.071     ; 10.757     ;
; 7.643 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.135     ; 10.693     ;
; 7.647 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a195~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.112     ; 10.712     ;
; 7.651 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a116~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.136     ; 10.684     ;
; 7.660 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a105~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.109     ; 10.702     ;
; 7.663 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a107~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.117     ; 10.691     ;
; 7.667 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a56~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.141     ; 10.663     ;
; 7.672 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a18~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.138     ; 10.661     ;
; 7.697 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a214~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.117     ; 10.657     ;
; 7.699 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a130~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.112     ; 10.660     ;
; 7.701 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a254~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.085     ; 10.685     ;
; 7.706 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a20~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.131     ; 10.634     ;
; 7.708 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a122~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.130     ; 10.633     ;
; 7.715 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a219~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.152     ; 10.604     ;
; 7.731 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a271~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.122     ; 10.618     ;
; 7.737 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a194~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.108     ; 10.626     ;
; 7.738 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a227~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.147     ; 10.586     ;
; 7.748 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a40~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.162     ; 10.561     ;
; 7.754 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.092     ; 10.625     ;
; 7.763 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a179~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.081     ; 10.627     ;
; 7.773 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a2~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.071     ; 10.627     ;
; 7.792 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a262~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.075     ; 10.604     ;
; 7.795 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a146~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.127     ; 10.549     ;
; 7.803 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a151~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.056     ; 10.612     ;
; 7.806 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a127~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.142     ; 10.523     ;
; 7.814 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a216~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.150     ; 10.507     ;
; 7.824 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a118~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.160     ; 10.487     ;
; 7.828 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a233~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.110     ; 10.533     ;
; 7.853 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a257~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.070     ; 10.548     ;
; 7.871 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a282~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.164     ; 10.436     ;
; 7.908 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a172~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.123     ; 10.440     ;
; 7.921 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a89~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.094     ; 10.456     ;
; 7.922 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a128~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.087     ; 10.462     ;
; 7.924 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a64~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.077     ; 10.470     ;
; 7.939 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a180~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.097     ; 10.435     ;
; 7.951 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a248~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.107     ; 10.413     ;
; 7.962 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a164~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.064     ; 10.445     ;
; 7.963 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.160     ; 10.348     ;
; 7.967 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a144~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.145     ; 10.359     ;
; 7.968 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a188~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.148     ; 10.355     ;
; 7.972 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a290~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.079     ; 10.420     ;
; 7.973 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a260~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.082     ; 10.416     ;
; 7.976 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a203~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.132     ; 10.363     ;
; 7.982 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a74~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.155     ; 10.334     ;
; 7.986 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a176~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.091     ; 10.394     ;
; 7.987 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a50~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.127     ; 10.357     ;
; 7.988 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a97~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.153     ; 10.330     ;
; 7.995 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a86~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.143     ; 10.333     ;
; 8.001 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a160~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.117     ; 10.353     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.401 ; Engine:e1|NewIm[0]         ; Engine:e1|NewIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; Engine:e1|OldRe[10]        ; Engine:e1|OldRe[10]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldRe[11]        ; Engine:e1|OldRe[11]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldRe[12]        ; Engine:e1|OldRe[12]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldRe[13]        ; Engine:e1|OldRe[13]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldRe[14]        ; Engine:e1|OldRe[14]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldRe[15]        ; Engine:e1|OldRe[15]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldRe[16]        ; Engine:e1|OldRe[16]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldRe[17]        ; Engine:e1|OldRe[17]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[0]   ; Engine2VGA:u3|req_ack[0]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|state.state_g    ; Engine:e1|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[1]   ; Engine2VGA:u3|req_ack[1]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|state.000    ; Engine2VGA:u3|state.000    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|service_req      ; Engine:e1|service_req      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|NewIm[0]         ; Engine:e0|NewIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldRe[1]         ; Engine:e1|OldRe[1]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldRe[2]         ; Engine:e1|OldRe[2]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldRe[3]         ; Engine:e1|OldRe[3]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldRe[4]         ; Engine:e1|OldRe[4]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldRe[5]         ; Engine:e1|OldRe[5]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldRe[6]         ; Engine:e1|OldRe[6]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldRe[7]         ; Engine:e1|OldRe[7]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldRe[8]         ; Engine:e1|OldRe[8]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldRe[9]         ; Engine:e1|OldRe[9]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[15]        ; Engine:e1|OldIm[15]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[16]        ; Engine:e1|OldIm[16]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[17]        ; Engine:e1|OldIm[17]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|write_iWR_en ; Engine2VGA:u3|write_iWR_en ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[0]         ; Engine:e1|OldIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[1]         ; Engine:e1|OldIm[1]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[2]         ; Engine:e1|OldIm[2]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[3]         ; Engine:e1|OldIm[3]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[4]         ; Engine:e1|OldIm[4]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[5]         ; Engine:e1|OldIm[5]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[6]         ; Engine:e1|OldIm[6]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[7]         ; Engine:e1|OldIm[7]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[8]         ; Engine:e1|OldIm[8]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[9]         ; Engine:e1|OldIm[9]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[10]        ; Engine:e1|OldIm[10]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[11]        ; Engine:e1|OldIm[11]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[12]        ; Engine:e1|OldIm[12]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[13]        ; Engine:e1|OldIm[13]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e1|OldIm[14]        ; Engine:e1|OldIm[14]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Engine:e0|state.state_g    ; Engine:e0|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|service_req      ; Engine:e0|service_req      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldRe[18]        ; Engine:e0|OldRe[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldRe[19]        ; Engine:e0|OldRe[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldRe[20]        ; Engine:e0|OldRe[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldRe[21]        ; Engine:e0|OldRe[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldRe[22]        ; Engine:e0|OldRe[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldRe[23]        ; Engine:e0|OldRe[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldRe[24]        ; Engine:e0|OldRe[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldRe[25]        ; Engine:e0|OldRe[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldRe[26]        ; Engine:e0|OldRe[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldRe[27]        ; Engine:e0|OldRe[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldRe[28]        ; Engine:e0|OldRe[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldRe[29]        ; Engine:e0|OldRe[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldRe[30]        ; Engine:e0|OldRe[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldRe[31]        ; Engine:e0|OldRe[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[18]        ; Engine:e0|OldIm[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[19]        ; Engine:e0|OldIm[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[20]        ; Engine:e0|OldIm[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[21]        ; Engine:e0|OldIm[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[22]        ; Engine:e0|OldIm[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[23]        ; Engine:e0|OldIm[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[24]        ; Engine:e0|OldIm[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[25]        ; Engine:e0|OldIm[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[26]        ; Engine:e0|OldIm[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[27]        ; Engine:e0|OldIm[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[28]        ; Engine:e0|OldIm[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[29]        ; Engine:e0|OldIm[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[30]        ; Engine:e0|OldIm[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[31]        ; Engine:e0|OldIm[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e1|OldRe[18]        ; Engine:e1|OldRe[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e1|OldRe[19]        ; Engine:e1|OldRe[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e1|OldRe[20]        ; Engine:e1|OldRe[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e1|OldRe[21]        ; Engine:e1|OldRe[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e1|OldRe[22]        ; Engine:e1|OldRe[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e1|OldRe[23]        ; Engine:e1|OldRe[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e1|OldRe[24]        ; Engine:e1|OldRe[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e1|OldRe[25]        ; Engine:e1|OldRe[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e1|OldRe[26]        ; Engine:e1|OldRe[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e1|OldRe[27]        ; Engine:e1|OldRe[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e1|OldRe[28]        ; Engine:e1|OldRe[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e1|OldRe[29]        ; Engine:e1|OldRe[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e1|OldRe[30]        ; Engine:e1|OldRe[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e1|OldRe[31]        ; Engine:e1|OldRe[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldRe[0]         ; Engine:e0|OldRe[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldRe[16]        ; Engine:e0|OldRe[16]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldRe[17]        ; Engine:e0|OldRe[17]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[0]         ; Engine:e0|OldIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[1]         ; Engine:e0|OldIm[1]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[2]         ; Engine:e0|OldIm[2]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[3]         ; Engine:e0|OldIm[3]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[4]         ; Engine:e0|OldIm[4]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[5]         ; Engine:e0|OldIm[5]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[6]         ; Engine:e0|OldIm[6]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[7]         ; Engine:e0|OldIm[7]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[8]         ; Engine:e0|OldIm[8]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Engine:e0|OldIm[9]         ; Engine:e0|OldIm[9]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.403 ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC  ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.437 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.024      ;
; 0.442 ; VGA:vpg|VGA_Controller:u0|oAddress[10] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.029      ;
; 0.443 ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]  ; VGA:vpg|VGA_Controller:u0|oAddress[0]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.709      ;
; 0.451 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.038      ;
; 0.455 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.042      ;
; 0.463 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.050      ;
; 0.463 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.050      ;
; 0.463 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.050      ;
; 0.465 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.731      ;
; 0.470 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.057      ;
; 0.477 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.064      ;
; 0.637 ; VGA:vpg|VGA_Controller:u0|oCoord_X[2]  ; VGA:vpg|VGA_Controller:u0|oAddress[2]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.656 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|H_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; VGA:vpg|VGA_Controller:u0|V_Cont[2]    ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; VGA:vpg|VGA_Controller:u0|H_Cont[9]    ; VGA:vpg|VGA_Controller:u0|H_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; VGA:vpg|VGA_Controller:u0|H_Cont[3]    ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA:vpg|VGA_Controller:u0|V_Cont[1]    ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|H_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|V_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.662 ; VGA:vpg|VGA_Controller:u0|V_Cont[4]    ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; VGA:vpg|VGA_Controller:u0|V_Cont[6]    ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; VGA:vpg|VGA_Controller:u0|H_Cont[6]    ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; VGA:vpg|VGA_Controller:u0|H_Cont[4]    ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; VGA:vpg|VGA_Controller:u0|H_Cont[8]    ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.664 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[9]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.929      ;
; 0.677 ; VGA:vpg|VGA_Controller:u0|V_Cont[0]    ; VGA:vpg|VGA_Controller:u0|V_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.943      ;
; 0.681 ; VGA:vpg|VGA_Controller:u0|H_Cont[2]    ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.947      ;
; 0.682 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|V_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.948      ;
; 0.685 ; VGA:vpg|VGA_Controller:u0|H_Cont[0]    ; VGA:vpg|VGA_Controller:u0|H_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.951      ;
; 0.753 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a169~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.346      ;
; 0.754 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.328      ;
; 0.760 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.343      ;
; 0.769 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a169~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.362      ;
; 0.769 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.364      ;
; 0.771 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.368      ;
; 0.777 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.374      ;
; 0.779 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.357      ;
; 0.779 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.369      ;
; 0.779 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.374      ;
; 0.784 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.378      ;
; 0.785 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.360      ;
; 0.788 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.366      ;
; 0.790 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.364      ;
; 0.790 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a169~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.380      ;
; 0.791 ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]  ; VGA:vpg|VGA_Controller:u0|oAddress[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.791 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.374      ;
; 0.792 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.375      ;
; 0.793 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.388      ;
; 0.798 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.393      ;
; 0.799 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.374      ;
; 0.799 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.396      ;
; 0.800 ; VGA:vpg|VGA_Controller:u0|oCoord_X[3]  ; VGA:vpg|VGA_Controller:u0|oAddress[3]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.066      ;
; 0.800 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.374      ;
; 0.805 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a169~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.398      ;
; 0.808 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.400      ;
; 0.809 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.399      ;
; 0.810 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.388      ;
; 0.812 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a112~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.408      ;
; 0.813 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a112~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.409      ;
; 0.815 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.393      ;
; 0.816 ; VGA:vpg|VGA_Controller:u0|oAddress[10] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.387      ;
; 0.816 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.394      ;
; 0.820 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.403      ;
; 0.821 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.395      ;
; 0.822 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a107~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.426      ;
; 0.826 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.423      ;
; 0.827 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.407      ;
; 0.827 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.422      ;
; 0.827 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a260~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.396      ;
; 0.832 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a260~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.401      ;
; 0.837 ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]  ; VGA:vpg|VGA_Controller:u0|oAddress[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.103      ;
; 0.837 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.408      ;
; 0.841 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.415      ;
; 0.841 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.425      ;
; 0.841 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[7]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.106      ;
; 0.844 ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]  ; VGA:vpg|VGA_Controller:u0|oAddress[6]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.110      ;
; 0.845 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.442      ;
; 0.848 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.422      ;
; 0.849 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.114      ;
; 0.852 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.426      ;
; 0.858 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.432      ;
; 0.874 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[3]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.139      ;
; 0.884 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[8]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.149      ;
; 0.884 ; VGA:vpg|VGA_Controller:u0|V_Cont[4]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.149      ;
; 0.953 ; VGA:vpg|VGA_Controller:u0|oCoord_X[2]  ; VGA:vpg|VGA_Controller:u0|oAddress[3]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.219      ;
; 0.961 ; VGA:vpg|VGA_Controller:u0|H_Cont[0]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.222      ;
; 0.963 ; VGA:vpg|VGA_Controller:u0|H_Cont[9]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[9]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.221      ;
; 0.974 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.559      ;
; 0.976 ; VGA:vpg|VGA_Controller:u0|V_Cont[1]    ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; VGA:vpg|VGA_Controller:u0|H_Cont[3]    ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.977 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.243      ;
; 0.985 ; VGA:vpg|VGA_Controller:u0|V_Cont[2]    ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.251      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------+
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[0]    ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[10]   ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[11]   ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[12]   ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[13]   ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[14]   ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[15]   ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[1]    ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[2]    ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[3]    ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[4]    ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[5]    ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[6]    ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[7]    ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[8]    ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|ItrCounter[9]    ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[0]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[10]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[11]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[12]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[13]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[14]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[15]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[16]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[17]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[1]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[26]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[27]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[28]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[29]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[2]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[30]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[31]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[3]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[4]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[5]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[6]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[7]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[8]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewIm[9]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[18]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[19]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[20]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[21]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[22]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[23]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[24]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[25]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[26]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[27]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[28]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[29]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[30]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[31]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldIm[18]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldIm[19]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldIm[20]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldIm[21]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldIm[22]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldIm[23]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldIm[24]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldIm[25]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldIm[26]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldIm[27]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldIm[28]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[0]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[10]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[11]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[12]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[13]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[14]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[15]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[18]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[19]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[1]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[20]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[21]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[22]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[23]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[24]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[25]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[26]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[27]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[28]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[29]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[2]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[30]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[31]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[3]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[4]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[5]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[6]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[7]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[8]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|OldRe[9]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[32] ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[33] ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|temp1[0]         ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|temp1[10]        ;
; 5.140 ; 5.360        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|temp1[11]        ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.813  ; 9.813        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.813  ; 9.813        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.830  ; 9.830        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.169 ; 10.169       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 10.185 ; 10.185       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.185 ; 10.185       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[2]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[3]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[4]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[5]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[6]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[7]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[8]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[9]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[2]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[3]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[4]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[5]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[6]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[7]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[8]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[9]                                                                                           ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[0]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[5]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[7]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[9]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[0]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[1]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[0]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[10]                                                                                             ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[11]                                                                                             ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[12]                                                                                             ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[13]                                                                                             ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[14]                                                                                             ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[15]                                                                                             ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[16]                                                                                             ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[17]                                                                                             ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[18]                                                                                             ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[1]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[3]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[7]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[8]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[9]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oVGA_H_SYNC                                                                                              ;
; 18.149 ; 18.369       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[2]                                                                                           ;
; 18.149 ; 18.369       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[3]                                                                                           ;
; 18.149 ; 18.369       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[4]                                                                                           ;
; 18.149 ; 18.369       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[1]                                                                                              ;
; 18.149 ; 18.369       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[2]                                                                                              ;
; 18.149 ; 18.369       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[3]                                                                                              ;
; 18.149 ; 18.369       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[4]                                                                                              ;
; 18.149 ; 18.369       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[5]                                                                                              ;
; 18.149 ; 18.369       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[6]                                                                                              ;
; 18.149 ; 18.369       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[7]                                                                                              ;
; 18.149 ; 18.369       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[8]                                                                                              ;
; 18.149 ; 18.369       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[9]                                                                                              ;
; 18.149 ; 18.369       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[2]                                                                                              ;
; 18.149 ; 18.369       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[5]                                                                                           ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[6]                                                                                           ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[7]                                                                                           ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[8]                                                                                           ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[9]                                                                                           ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[0]                                                                                                ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[5]                                                                                                ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[7]                                                                                                ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[2]                                                                                              ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[3]                                                                                              ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[4]                                                                                              ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[5]                                                                                              ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[6]                                                                                              ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[7]                                                                                              ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[8]                                                                                              ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[9]                                                                                              ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[1]                  ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[0]                  ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[2]                  ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[3]                  ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[4]                  ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[5]                  ;
; 18.165 ; 18.400       ; 0.235          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0    ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a166~portb_address_reg0 ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a202~portb_address_reg0 ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a238~portb_address_reg0 ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a250~portb_address_reg0 ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a254~portb_address_reg0 ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a58~portb_address_reg0  ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a67~portb_address_reg0  ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a69~portb_address_reg0  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 9.076 ; 9.713 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 9.076 ; 9.713 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -4.680 ; -5.116 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -4.680 ; -5.116 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 8.280  ; 8.337  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 8.280  ; 8.337  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 8.264  ; 8.402  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 8.264  ; 8.402  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 8.108  ; 8.105  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 10.884 ; 10.743 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 9.724  ; 9.543  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 9.711  ; 9.533  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 10.769 ; 10.679 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 10.698 ; 10.453 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 10.505 ; 10.258 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 10.714 ; 10.507 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 10.884 ; 10.743 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 9.619  ; 9.545  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 8.003  ; 8.041  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.809  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 11.436 ; 11.338 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 11.124 ; 11.057 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 10.923 ; 10.782 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 10.883 ; 10.860 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 11.080 ; 11.008 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 11.436 ; 11.338 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 11.062 ; 10.980 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 11.421 ; 11.327 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 11.121 ; 10.975 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.894  ; 5.776  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 12.262 ; 12.192 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 10.430 ; 10.332 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 10.666 ; 10.542 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 10.867 ; 10.742 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 10.225 ; 10.151 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 11.931 ; 11.909 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 11.126 ; 10.981 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 12.262 ; 12.192 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 11.509 ; 11.364 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 6.698  ; 6.806  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.660  ;        ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 6.718 ; 6.709 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 6.718 ; 6.709 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 7.340 ; 7.339 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 7.492 ; 7.626 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 7.340 ; 7.339 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 5.014 ; 4.944 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 5.534 ; 5.357 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 5.521 ; 5.347 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 6.537 ; 6.447 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 6.049 ; 5.815 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 5.872 ; 5.636 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 6.064 ; 5.866 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 6.229 ; 6.093 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 5.014 ; 4.944 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 6.588 ; 6.433 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 2.264 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 4.862 ; 4.703 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 5.085 ; 4.968 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 4.889 ; 4.703 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 4.862 ; 4.791 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 5.049 ; 4.930 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 5.389 ; 5.246 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 5.029 ; 4.901 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 5.366 ; 5.224 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 5.096 ; 4.907 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.214 ; 5.096 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 4.222 ; 4.101 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 4.434 ; 4.293 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 4.659 ; 4.493 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 4.852 ; 4.684 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 4.222 ; 4.101 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 5.869 ; 5.800 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 5.096 ; 4.909 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 6.179 ; 6.062 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 5.450 ; 5.259 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 5.988 ; 6.087 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.117 ;       ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                   ;
+-----------+-----------------+------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                     ; Note ;
+-----------+-----------------+------------------------------------------------+------+
; 44.29 MHz ; 44.29 MHz       ; u4|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 66.41 MHz ; 66.41 MHz       ; u2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; -4.190 ; -589.573      ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 7.143  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.355 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.137  ; 0.000         ;
; CLOCK_50                                       ; 9.791  ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.142 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+--------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -4.190 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.979     ;
; -4.128 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.061     ; 14.935     ;
; -4.116 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.905     ;
; -4.088 ; Engine:e1|OldIm[16] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.877     ;
; -4.059 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.061     ; 14.866     ;
; -4.014 ; Engine:e1|OldIm[16] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.803     ;
; -3.962 ; Engine:e1|OldRe[2]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.751     ;
; -3.959 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.061     ; 14.766     ;
; -3.941 ; Engine:e1|OldRe[12] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.095     ; 14.714     ;
; -3.941 ; Engine:e1|OldRe[8]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.730     ;
; -3.932 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.061     ; 14.739     ;
; -3.923 ; Engine:e1|OldRe[11] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.095     ; 14.696     ;
; -3.919 ; Engine:e1|OldRe[9]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.708     ;
; -3.916 ; Engine:e1|OldRe[6]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.705     ;
; -3.911 ; Engine:e1|OldRe[17] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.095     ; 14.684     ;
; -3.898 ; Engine:e1|OldRe[5]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.687     ;
; -3.897 ; Engine:e1|OldRe[13] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.095     ; 14.670     ;
; -3.894 ; Engine:e1|OldRe[16] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.095     ; 14.667     ;
; -3.893 ; Engine:e1|OldRe[30] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.682     ;
; -3.890 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.061     ; 14.697     ;
; -3.888 ; Engine:e1|OldRe[29] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.677     ;
; -3.879 ; Engine:e1|OldRe[2]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.668     ;
; -3.878 ; Engine:e1|OldRe[31] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.667     ;
; -3.877 ; Engine:e1|OldRe[23] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.666     ;
; -3.869 ; Engine:e1|OldRe[28] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.658     ;
; -3.863 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.061     ; 14.670     ;
; -3.859 ; Engine:e1|OldRe[22] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.648     ;
; -3.858 ; Engine:e1|OldRe[12] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.095     ; 14.631     ;
; -3.858 ; Engine:e1|OldRe[8]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.647     ;
; -3.855 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[24] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.061     ; 14.662     ;
; -3.841 ; Engine:e1|OldRe[19] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.630     ;
; -3.840 ; Engine:e1|OldRe[11] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.095     ; 14.613     ;
; -3.840 ; Engine:e1|OldRe[20] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.629     ;
; -3.838 ; Engine:e1|OldIm[17] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.627     ;
; -3.836 ; Engine:e1|OldRe[9]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.625     ;
; -3.834 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.061     ; 14.641     ;
; -3.833 ; Engine:e1|OldRe[6]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.622     ;
; -3.831 ; Engine:e1|OldRe[27] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.620     ;
; -3.828 ; Engine:e1|OldRe[17] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.095     ; 14.601     ;
; -3.827 ; Engine:e1|OldRe[24] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.616     ;
; -3.815 ; Engine:e1|OldRe[5]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.604     ;
; -3.814 ; Engine:e1|OldRe[13] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.095     ; 14.587     ;
; -3.811 ; Engine:e1|OldRe[16] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.095     ; 14.584     ;
; -3.810 ; Engine:e1|OldRe[30] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.599     ;
; -3.805 ; Engine:e1|OldRe[29] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.594     ;
; -3.795 ; Engine:e1|OldRe[31] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.584     ;
; -3.794 ; Engine:e1|OldRe[23] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.583     ;
; -3.786 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[24] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.061     ; 14.593     ;
; -3.786 ; Engine:e1|OldRe[28] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.575     ;
; -3.784 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.573     ;
; -3.776 ; Engine:e1|OldRe[22] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.565     ;
; -3.765 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.061     ; 14.572     ;
; -3.764 ; Engine:e1|OldIm[17] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.553     ;
; -3.758 ; Engine:e1|OldRe[19] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.547     ;
; -3.757 ; Engine:e1|OldRe[20] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.546     ;
; -3.748 ; Engine:e1|OldRe[27] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.537     ;
; -3.747 ; Engine:e1|OldRe[7]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.536     ;
; -3.744 ; Engine:e1|OldRe[24] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.533     ;
; -3.732 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.521     ;
; -3.725 ; Engine:e1|OldRe[1]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.514     ;
; -3.718 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.061     ; 14.525     ;
; -3.717 ; Engine:e1|OldRe[14] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.095     ; 14.490     ;
; -3.716 ; Engine:e1|OldRe[3]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.505     ;
; -3.705 ; Engine:e1|OldRe[4]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.494     ;
; -3.703 ; Engine:e1|OldRe[10] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.095     ; 14.476     ;
; -3.700 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.489     ;
; -3.699 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.061     ; 14.506     ;
; -3.698 ; Engine:e1|OldRe[15] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.095     ; 14.471     ;
; -3.682 ; Engine:e1|OldIm[16] ; Engine:e1|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.471     ;
; -3.677 ; Engine:e1|OldIm[6]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.066     ; 14.479     ;
; -3.676 ; Engine:e1|OldRe[0]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.465     ;
; -3.664 ; Engine:e1|OldRe[7]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.453     ;
; -3.659 ; Engine:e1|OldRe[26] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.448     ;
; -3.653 ; Engine:e0|OldIm[19] ; Engine:e0|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.067     ; 14.454     ;
; -3.649 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.061     ; 14.456     ;
; -3.645 ; Engine:e1|OldRe[21] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.434     ;
; -3.642 ; Engine:e1|OldRe[1]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.431     ;
; -3.634 ; Engine:e1|OldRe[14] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.095     ; 14.407     ;
; -3.633 ; Engine:e1|OldRe[3]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.422     ;
; -3.630 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.061     ; 14.437     ;
; -3.630 ; Engine:e1|OldIm[16] ; Engine:e1|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.419     ;
; -3.624 ; Engine:e1|OldRe[18] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.413     ;
; -3.622 ; Engine:e1|OldRe[4]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.411     ;
; -3.621 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.051     ; 14.438     ;
; -3.620 ; Engine:e1|OldRe[10] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.095     ; 14.393     ;
; -3.620 ; Engine:e1|OldRe[25] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.409     ;
; -3.615 ; Engine:e1|OldRe[15] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.095     ; 14.388     ;
; -3.603 ; Engine:e1|OldIm[6]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.066     ; 14.405     ;
; -3.598 ; Engine:e0|OldIm[21] ; Engine:e0|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.067     ; 14.399     ;
; -3.598 ; Engine:e1|OldIm[16] ; Engine:e1|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.387     ;
; -3.593 ; Engine:e1|OldRe[0]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.382     ;
; -3.582 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[25] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.061     ; 14.389     ;
; -3.578 ; Engine:e1|OldRe[2]  ; Engine:e1|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.367     ;
; -3.576 ; Engine:e1|OldRe[26] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.365     ;
; -3.562 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[23] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.351     ;
; -3.562 ; Engine:e1|OldRe[21] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.351     ;
; -3.557 ; Engine:e1|OldRe[12] ; Engine:e1|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.095     ; 14.330     ;
; -3.557 ; Engine:e1|OldRe[8]  ; Engine:e1|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.346     ;
; -3.552 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.051     ; 14.369     ;
; -3.542 ; Engine:e1|OldRe[2]  ; Engine:e1|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.079     ; 14.331     ;
+--------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 7.143 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a99~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.135     ; 11.185     ;
; 7.247 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a115~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.130     ; 11.086     ;
; 7.348 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a123~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.128     ; 10.987     ;
; 7.375 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a266~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.092     ; 10.996     ;
; 7.684 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a226~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.130     ; 10.649     ;
; 7.783 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a44~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.142     ; 10.538     ;
; 7.861 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a83~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.132     ; 10.470     ;
; 8.003 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a210~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.072     ; 10.388     ;
; 8.028 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a202~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.104     ; 10.331     ;
; 8.065 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a66~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.115     ; 10.283     ;
; 8.069 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a218~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.149     ; 10.245     ;
; 8.079 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a114~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.112     ; 10.272     ;
; 8.104 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a91~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.058     ; 10.301     ;
; 8.112 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a145~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.132     ; 10.219     ;
; 8.142 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a61~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.109     ; 10.212     ;
; 8.221 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a193~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.102     ; 10.140     ;
; 8.228 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a52~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.088     ; 10.147     ;
; 8.263 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a138~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.132     ; 10.068     ;
; 8.277 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a65~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.076     ; 10.110     ;
; 8.279 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a178~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.140     ; 10.044     ;
; 8.289 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a42~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.120     ; 10.054     ;
; 8.295 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a220~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.142     ; 10.026     ;
; 8.295 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a106~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.081     ; 10.087     ;
; 8.307 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a67~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.086     ; 10.070     ;
; 8.320 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a242~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.132     ; 10.011     ;
; 8.350 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a250~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.095     ; 10.018     ;
; 8.352 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.100     ; 10.011     ;
; 8.355 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a209~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.047     ; 10.061     ;
; 8.357 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a82~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.115     ; 9.991      ;
; 8.363 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a137~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.079     ; 10.021     ;
; 8.386 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a36~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.119     ; 9.958      ;
; 8.397 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a98~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.135     ; 9.931      ;
; 8.401 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a293~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.108     ; 9.954      ;
; 8.423 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a162~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.089     ; 9.951      ;
; 8.426 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a58~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.078     ; 9.959      ;
; 8.446 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.092     ; 9.925      ;
; 8.446 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a283~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.101     ; 9.916      ;
; 8.454 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a208~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.127     ; 9.882      ;
; 8.464 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a69~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.068     ; 9.931      ;
; 8.468 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a56~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.126     ; 9.869      ;
; 8.469 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a274~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.091     ; 9.903      ;
; 8.484 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.150     ; 9.829      ;
; 8.499 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a122~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.115     ; 9.849      ;
; 8.505 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a140~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.085     ; 9.873      ;
; 8.539 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a107~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.106     ; 9.818      ;
; 8.552 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a276~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.085     ; 9.826      ;
; 8.570 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a143~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.090     ; 9.803      ;
; 8.579 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a148~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.110     ; 9.774      ;
; 8.587 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a124~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.122     ; 9.754      ;
; 8.587 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a204~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.131     ; 9.745      ;
; 8.590 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.122     ; 9.751      ;
; 8.603 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a234~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.059     ; 9.801      ;
; 8.604 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a249~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.082     ; 9.777      ;
; 8.610 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.076     ; 9.777      ;
; 8.628 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a40~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.147     ; 9.688      ;
; 8.628 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a130~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.098     ; 9.737      ;
; 8.642 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a18~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.125     ; 9.696      ;
; 8.648 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a194~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.093     ; 9.722      ;
; 8.651 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a211~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.084     ; 9.728      ;
; 8.653 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a233~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.095     ; 9.715      ;
; 8.662 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a146~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.112     ; 9.689      ;
; 8.665 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a282~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.148     ; 9.650      ;
; 8.667 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a219~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.136     ; 9.660      ;
; 8.667 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a116~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.122     ; 9.674      ;
; 8.670 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a101~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.100     ; 9.693      ;
; 8.670 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a271~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.110     ; 9.683      ;
; 8.672 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a20~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.118     ; 9.673      ;
; 8.686 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a195~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.098     ; 9.679      ;
; 8.699 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a102~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.144     ; 9.620      ;
; 8.704 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a227~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.133     ; 9.626      ;
; 8.708 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a262~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.065     ; 9.690      ;
; 8.723 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a254~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.068     ; 9.672      ;
; 8.739 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a2~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.059     ; 9.665      ;
; 8.745 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a105~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.096     ; 9.622      ;
; 8.746 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a179~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.069     ; 9.648      ;
; 8.759 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a151~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.042     ; 9.662      ;
; 8.760 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a257~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.058     ; 9.645      ;
; 8.772 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a214~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.104     ; 9.587      ;
; 8.776 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a74~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.138     ; 9.549      ;
; 8.780 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a216~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.137     ; 9.546      ;
; 8.785 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a290~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.063     ; 9.615      ;
; 8.812 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a260~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.070     ; 9.581      ;
; 8.818 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a89~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.078     ; 9.567      ;
; 8.825 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a127~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.126     ; 9.512      ;
; 8.834 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a171~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.126     ; 9.503      ;
; 8.835 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a180~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.087     ; 9.541      ;
; 8.845 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a50~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.112     ; 9.506      ;
; 8.852 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a118~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.146     ; 9.465      ;
; 8.853 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a164~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.053     ; 9.557      ;
; 8.856 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a160~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.102     ; 9.505      ;
; 8.866 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a176~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.082     ; 9.515      ;
; 8.867 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a144~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.133     ; 9.463      ;
; 8.870 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a64~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.061     ; 9.532      ;
; 8.880 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a172~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.108     ; 9.475      ;
; 8.888 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a86~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.129     ; 9.446      ;
; 8.903 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a10~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.115     ; 9.445      ;
; 8.904 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a188~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.135     ; 9.424      ;
; 8.913 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a128~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.070     ; 9.480      ;
; 8.928 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a163~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.058     ; 9.477      ;
; 8.941 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a256~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.082     ; 9.440      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.353 ; Engine:e1|OldRe[10]        ; Engine:e1|OldRe[10]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[11]        ; Engine:e1|OldRe[11]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[12]        ; Engine:e1|OldRe[12]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[13]        ; Engine:e1|OldRe[13]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[14]        ; Engine:e1|OldRe[14]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[15]        ; Engine:e1|OldRe[15]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[16]        ; Engine:e1|OldRe[16]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[17]        ; Engine:e1|OldRe[17]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[1]         ; Engine:e1|OldRe[1]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[2]         ; Engine:e1|OldRe[2]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[3]         ; Engine:e1|OldRe[3]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[4]         ; Engine:e1|OldRe[4]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[5]         ; Engine:e1|OldRe[5]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[6]         ; Engine:e1|OldRe[6]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[7]         ; Engine:e1|OldRe[7]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[8]         ; Engine:e1|OldRe[8]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[9]         ; Engine:e1|OldRe[9]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldIm[15]        ; Engine:e1|OldIm[15]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldIm[16]        ; Engine:e1|OldIm[16]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldIm[17]        ; Engine:e1|OldIm[17]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|NewIm[0]         ; Engine:e1|NewIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Engine:e0|state.state_g    ; Engine:e0|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine2VGA:u3|req_ack[0]   ; Engine2VGA:u3|req_ack[0]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|state.state_g    ; Engine:e1|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine2VGA:u3|req_ack[1]   ; Engine2VGA:u3|req_ack[1]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e0|service_req      ; Engine:e0|service_req      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine2VGA:u3|state.000    ; Engine2VGA:u3|state.000    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|service_req      ; Engine:e1|service_req      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldRe[18]        ; Engine:e1|OldRe[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldRe[19]        ; Engine:e1|OldRe[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldRe[20]        ; Engine:e1|OldRe[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldRe[21]        ; Engine:e1|OldRe[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldRe[22]        ; Engine:e1|OldRe[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldRe[23]        ; Engine:e1|OldRe[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldRe[24]        ; Engine:e1|OldRe[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldRe[25]        ; Engine:e1|OldRe[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldRe[26]        ; Engine:e1|OldRe[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldRe[27]        ; Engine:e1|OldRe[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldRe[28]        ; Engine:e1|OldRe[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldRe[29]        ; Engine:e1|OldRe[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldRe[30]        ; Engine:e1|OldRe[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldRe[31]        ; Engine:e1|OldRe[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e0|NewIm[0]         ; Engine:e0|NewIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e0|OldIm[0]         ; Engine:e0|OldIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e0|OldIm[1]         ; Engine:e0|OldIm[1]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e0|OldIm[2]         ; Engine:e0|OldIm[2]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e0|OldIm[3]         ; Engine:e0|OldIm[3]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e0|OldIm[4]         ; Engine:e0|OldIm[4]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e0|OldIm[5]         ; Engine:e0|OldIm[5]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e0|OldIm[6]         ; Engine:e0|OldIm[6]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e0|OldIm[7]         ; Engine:e0|OldIm[7]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e0|OldIm[8]         ; Engine:e0|OldIm[8]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e0|OldIm[9]         ; Engine:e0|OldIm[9]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e0|OldIm[10]        ; Engine:e0|OldIm[10]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e0|OldIm[11]        ; Engine:e0|OldIm[11]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e0|OldIm[12]        ; Engine:e0|OldIm[12]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e0|OldIm[13]        ; Engine:e0|OldIm[13]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e0|OldIm[16]        ; Engine:e0|OldIm[16]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldRe[0]         ; Engine:e1|OldRe[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine2VGA:u3|write_iWR_en ; Engine2VGA:u3|write_iWR_en ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[18]        ; Engine:e1|OldIm[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[19]        ; Engine:e1|OldIm[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[20]        ; Engine:e1|OldIm[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[21]        ; Engine:e1|OldIm[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[22]        ; Engine:e1|OldIm[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[23]        ; Engine:e1|OldIm[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[24]        ; Engine:e1|OldIm[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[25]        ; Engine:e1|OldIm[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[26]        ; Engine:e1|OldIm[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[27]        ; Engine:e1|OldIm[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[28]        ; Engine:e1|OldIm[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[29]        ; Engine:e1|OldIm[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[30]        ; Engine:e1|OldIm[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[31]        ; Engine:e1|OldIm[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[0]         ; Engine:e1|OldIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[1]         ; Engine:e1|OldIm[1]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[2]         ; Engine:e1|OldIm[2]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[3]         ; Engine:e1|OldIm[3]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[4]         ; Engine:e1|OldIm[4]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[5]         ; Engine:e1|OldIm[5]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[6]         ; Engine:e1|OldIm[6]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[7]         ; Engine:e1|OldIm[7]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[8]         ; Engine:e1|OldIm[8]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[9]         ; Engine:e1|OldIm[9]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[10]        ; Engine:e1|OldIm[10]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[11]        ; Engine:e1|OldIm[11]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[12]        ; Engine:e1|OldIm[12]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[13]        ; Engine:e1|OldIm[13]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Engine:e1|OldIm[14]        ; Engine:e1|OldIm[14]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Engine:e0|OldRe[18]        ; Engine:e0|OldRe[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Engine:e0|OldRe[19]        ; Engine:e0|OldRe[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Engine:e0|OldRe[20]        ; Engine:e0|OldRe[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Engine:e0|OldRe[21]        ; Engine:e0|OldRe[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Engine:e0|OldRe[22]        ; Engine:e0|OldRe[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Engine:e0|OldRe[23]        ; Engine:e0|OldRe[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Engine:e0|OldRe[24]        ; Engine:e0|OldRe[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Engine:e0|OldRe[25]        ; Engine:e0|OldRe[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Engine:e0|OldRe[26]        ; Engine:e0|OldRe[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Engine:e0|OldRe[27]        ; Engine:e0|OldRe[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Engine:e0|OldRe[28]        ; Engine:e0|OldRe[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.355 ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC  ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.401 ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]  ; VGA:vpg|VGA_Controller:u0|oAddress[0]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.643      ;
; 0.420 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.662      ;
; 0.443 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.963      ;
; 0.449 ; VGA:vpg|VGA_Controller:u0|oAddress[10] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.969      ;
; 0.456 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.976      ;
; 0.459 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.979      ;
; 0.463 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.983      ;
; 0.464 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.984      ;
; 0.469 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.989      ;
; 0.470 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.990      ;
; 0.477 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 0.997      ;
; 0.582 ; VGA:vpg|VGA_Controller:u0|oCoord_X[2]  ; VGA:vpg|VGA_Controller:u0|oAddress[2]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.824      ;
; 0.600 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|H_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; VGA:vpg|VGA_Controller:u0|H_Cont[9]    ; VGA:vpg|VGA_Controller:u0|H_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; VGA:vpg|VGA_Controller:u0|V_Cont[2]    ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; VGA:vpg|VGA_Controller:u0|H_Cont[3]    ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|H_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; VGA:vpg|VGA_Controller:u0|V_Cont[1]    ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|V_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; VGA:vpg|VGA_Controller:u0|H_Cont[6]    ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; VGA:vpg|VGA_Controller:u0|H_Cont[8]    ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; VGA:vpg|VGA_Controller:u0|V_Cont[4]    ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; VGA:vpg|VGA_Controller:u0|H_Cont[4]    ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; VGA:vpg|VGA_Controller:u0|V_Cont[6]    ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.849      ;
; 0.613 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[9]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.854      ;
; 0.620 ; VGA:vpg|VGA_Controller:u0|H_Cont[2]    ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.620 ; VGA:vpg|VGA_Controller:u0|V_Cont[0]    ; VGA:vpg|VGA_Controller:u0|V_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.862      ;
; 0.623 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|V_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.865      ;
; 0.626 ; VGA:vpg|VGA_Controller:u0|H_Cont[0]    ; VGA:vpg|VGA_Controller:u0|H_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.730 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a169~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 1.255      ;
; 0.731 ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]  ; VGA:vpg|VGA_Controller:u0|oAddress[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.731 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.248      ;
; 0.733 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 1.240      ;
; 0.738 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.330      ; 1.269      ;
; 0.742 ; VGA:vpg|VGA_Controller:u0|oCoord_X[3]  ; VGA:vpg|VGA_Controller:u0|oAddress[3]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.746 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.330      ; 1.277      ;
; 0.748 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a107~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.286      ;
; 0.749 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.272      ;
; 0.750 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.326      ; 1.277      ;
; 0.751 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a169~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 1.276      ;
; 0.752 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.263      ;
; 0.752 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.326      ; 1.279      ;
; 0.758 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.275      ;
; 0.759 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.327      ; 1.287      ;
; 0.760 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 1.268      ;
; 0.764 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 1.271      ;
; 0.766 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a169~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.288      ;
; 0.769 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.280      ;
; 0.771 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 1.279      ;
; 0.771 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.326      ; 1.298      ;
; 0.772 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.289      ;
; 0.776 ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]  ; VGA:vpg|VGA_Controller:u0|oAddress[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.020      ;
; 0.777 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a169~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 1.302      ;
; 0.777 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.330      ; 1.308      ;
; 0.778 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.289      ;
; 0.780 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 1.287      ;
; 0.780 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.326      ; 1.307      ;
; 0.780 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[7]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.021      ;
; 0.782 ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]  ; VGA:vpg|VGA_Controller:u0|oAddress[6]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.026      ;
; 0.784 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.295      ;
; 0.786 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 1.310      ;
; 0.786 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.027      ;
; 0.788 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.311      ;
; 0.789 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a112~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.318      ;
; 0.790 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 1.297      ;
; 0.790 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a112~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.319      ;
; 0.794 ; VGA:vpg|VGA_Controller:u0|oAddress[10] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.298      ;
; 0.795 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.306      ;
; 0.795 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.330      ; 1.326      ;
; 0.796 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a260~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.301      ; 1.298      ;
; 0.797 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.314      ;
; 0.799 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.326      ; 1.326      ;
; 0.804 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 1.318      ;
; 0.809 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.313      ;
; 0.810 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a260~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.301      ; 1.312      ;
; 0.814 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.331      ;
; 0.814 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[3]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.055      ;
; 0.818 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 1.325      ;
; 0.818 ; VGA:vpg|VGA_Controller:u0|V_Cont[4]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.059      ;
; 0.819 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[8]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.060      ;
; 0.820 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.330      ; 1.351      ;
; 0.825 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 1.332      ;
; 0.831 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 1.338      ;
; 0.835 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 1.342      ;
; 0.867 ; VGA:vpg|VGA_Controller:u0|oCoord_X[2]  ; VGA:vpg|VGA_Controller:u0|oAddress[3]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.109      ;
; 0.878 ; VGA:vpg|VGA_Controller:u0|H_Cont[0]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.117      ;
; 0.886 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.129      ;
; 0.886 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.129      ;
; 0.887 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.129      ;
; 0.889 ; VGA:vpg|VGA_Controller:u0|V_Cont[0]    ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; VGA:vpg|VGA_Controller:u0|H_Cont[3]    ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; VGA:vpg|VGA_Controller:u0|V_Cont[2]    ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; VGA:vpg|VGA_Controller:u0|V_Cont[1]    ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.134      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                      ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------+
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine2VGA:u3|req_ack[0]    ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine2VGA:u3|req_ack[1]    ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine2VGA:u3|state.000     ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine2VGA:u3|state.state_b ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine2VGA:u3|state.state_c ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine2VGA:u3|state.state_d ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine2VGA:u3|write_iWR_en  ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[21]  ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[66]  ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[68]  ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[82]  ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewIm[0]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewIm[1]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewIm[26]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewIm[27]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewIm[28]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewIm[29]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewIm[2]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewIm[30]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewIm[31]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewIm[3]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewIm[4]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewIm[5]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewIm[6]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewIm[7]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewIm[8]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldIm[0]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldIm[10]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldIm[11]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldIm[12]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldIm[13]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldIm[14]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldIm[1]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldIm[2]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldIm[3]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldIm[4]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldIm[5]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldIm[6]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldIm[7]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldIm[8]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldIm[9]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[26]  ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[66]  ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[68]  ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[0]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[15]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[16]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[17]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[18]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[19]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[1]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[20]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[21]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[2]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[3]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[4]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[5]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[6]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[0]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[14]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[15]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[16]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[17]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[18]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[19]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[1]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[20]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[21]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[2]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[37]         ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[3]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[4]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[5]          ;
; 5.137 ; 5.355        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[6]          ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|available         ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[26]  ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[64]  ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[65]  ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[67]  ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[69]  ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[70]  ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[71]  ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[72]  ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[80]  ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[81]  ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|service_req       ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|state.000         ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|temp1[37]         ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[0]     ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[10]    ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[11]    ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[12]    ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[13]    ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[14]    ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[15]    ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[1]     ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[2]     ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[3]     ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[4]     ;
; 5.138 ; 5.356        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[5]     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.791  ; 9.791        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.791  ; 9.791        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.208 ; 10.208       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.208 ; 10.208       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 18.142 ; 18.360       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[2]                                                                                           ;
; 18.142 ; 18.360       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[3]                                                                                           ;
; 18.142 ; 18.360       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[4]                                                                                           ;
; 18.142 ; 18.360       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[5]                                                                                           ;
; 18.142 ; 18.360       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[6]                                                                                           ;
; 18.142 ; 18.360       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[7]                                                                                           ;
; 18.142 ; 18.360       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[8]                                                                                           ;
; 18.142 ; 18.360       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[9]                                                                                           ;
; 18.142 ; 18.360       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[2]                                                                                           ;
; 18.142 ; 18.360       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[3]                                                                                           ;
; 18.142 ; 18.360       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[4]                                                                                           ;
; 18.142 ; 18.360       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[5]                                                                                           ;
; 18.142 ; 18.360       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[6]                                                                                           ;
; 18.142 ; 18.360       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[7]                                                                                           ;
; 18.142 ; 18.360       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[8]                                                                                           ;
; 18.142 ; 18.360       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[9]                                                                                           ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[1]                  ;
; 18.144 ; 18.362       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[4]                  ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[0]                                                                                                ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[5]                                                                                                ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[7]                                                                                                ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[9]                                                                                                ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[2]                                                                                           ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[3]                                                                                           ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[4]                                                                                           ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[1]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[2]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[3]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[4]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[5]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[6]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[7]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[8]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[9]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[2]                                                                                              ;
; 18.146 ; 18.364       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[5]                                                                                           ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[6]                                                                                           ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[7]                                                                                           ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[8]                                                                                           ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[9]                                                                                           ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[0]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[5]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[7]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[2]                                                                                              ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[3]                                                                                              ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[4]                                                                                              ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[5]                                                                                              ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[6]                                                                                              ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[7]                                                                                              ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[8]                                                                                              ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[9]                                                                                              ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[3]                  ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[0]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[10]                                                                                             ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[11]                                                                                             ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[12]                                                                                             ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[13]                                                                                             ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[14]                                                                                             ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[15]                                                                                             ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[16]                                                                                             ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[17]                                                                                             ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[18]                                                                                             ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[1]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[3]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[7]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[8]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[9]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oVGA_H_SYNC                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[0]                  ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[2]                  ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[5]                  ;
; 18.149 ; 18.367       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[0]                                                                                              ;
; 18.149 ; 18.367       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[1]                                                                                              ;
; 18.174 ; 18.407       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0    ;
; 18.193 ; 18.426       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a169~portb_address_reg0 ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a111~portb_address_reg0 ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a135~portb_address_reg0 ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a158~portb_address_reg0 ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a16~portb_address_reg0  ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a208~portb_address_reg0 ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 8.144 ; 8.670 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 8.144 ; 8.670 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -4.171 ; -4.449 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -4.171 ; -4.449 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 7.541  ; 7.551  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 7.541  ; 7.551  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 7.472  ; 7.720  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 7.472  ; 7.720  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 7.333  ; 7.443  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 10.023 ; 9.828  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 9.028  ; 8.729  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 9.020  ; 8.724  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 10.005 ; 9.735  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 9.846  ; 9.570  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 9.675  ; 9.389  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 9.845  ; 9.610  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 10.023 ; 9.828  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 8.833  ; 8.735  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 7.467  ; 7.308  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.621  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 10.545 ; 10.342 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 10.260 ; 10.085 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 10.076 ; 9.836  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 10.028 ; 9.905  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 10.207 ; 10.037 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 10.545 ; 10.342 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 10.204 ; 10.015 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 10.524 ; 10.333 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 10.270 ; 10.010 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.483  ; 5.285  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 11.329 ; 11.098 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 9.593  ; 9.434  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 9.819  ; 9.622  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 10.003 ; 9.821  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 9.407  ; 9.275  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 11.004 ; 10.856 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 10.238 ; 10.025 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 11.329 ; 11.098 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 10.631 ; 10.363 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 6.229  ; 6.209  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.469  ;        ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 6.127 ; 6.083 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 6.127 ; 6.083 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 6.634 ; 6.740 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 6.770 ; 7.009 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 6.634 ; 6.740 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 4.657 ; 4.511 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 5.153 ; 4.899 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 5.145 ; 4.893 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 6.091 ; 5.865 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 5.629 ; 5.311 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 5.471 ; 5.145 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 5.628 ; 5.350 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 5.799 ; 5.559 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 4.657 ; 4.511 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 6.153 ; 5.859 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 2.120 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 4.527 ; 4.277 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 4.740 ; 4.518 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 4.561 ; 4.277 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 4.527 ; 4.357 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 4.696 ; 4.480 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 5.020 ; 4.772 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 4.692 ; 4.457 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 4.991 ; 4.753 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 4.763 ; 4.463 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 4.858 ; 4.663 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 3.922 ; 3.742 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 4.116 ; 3.913 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 4.333 ; 4.093 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 4.508 ; 4.283 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 3.922 ; 3.742 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 5.466 ; 5.272 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 4.730 ; 4.473 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 5.768 ; 5.493 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 5.092 ; 4.781 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 5.576 ; 5.552 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.970 ;       ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 2.518  ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 12.224 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 5.192  ; 0.000         ;
; CLOCK_50                                       ; 9.400  ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.185 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+-------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.518 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.296      ;
; 2.564 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.250      ;
; 2.597 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.028     ; 8.231      ;
; 2.605 ; Engine:e1|OldIm[16] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.209      ;
; 2.651 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.028     ; 8.177      ;
; 2.651 ; Engine:e1|OldIm[16] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.163      ;
; 2.705 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.028     ; 8.123      ;
; 2.709 ; Engine:e1|OldRe[6]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.105      ;
; 2.711 ; Engine:e1|OldRe[2]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.103      ;
; 2.712 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.028     ; 8.116      ;
; 2.718 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.096      ;
; 2.723 ; Engine:e1|OldRe[12] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 8.078      ;
; 2.730 ; Engine:e1|OldRe[8]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.084      ;
; 2.737 ; Engine:e1|OldRe[9]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.077      ;
; 2.738 ; Engine:e1|OldRe[30] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 8.075      ;
; 2.739 ; Engine:e1|OldRe[17] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 8.062      ;
; 2.742 ; Engine:e1|OldRe[11] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 8.059      ;
; 2.742 ; Engine:e1|OldRe[29] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 8.071      ;
; 2.745 ; Engine:e1|OldIm[17] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.069      ;
; 2.749 ; Engine:e1|OldRe[31] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 8.064      ;
; 2.750 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.064      ;
; 2.750 ; Engine:e1|OldRe[23] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 8.063      ;
; 2.751 ; Engine:e1|OldRe[5]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.063      ;
; 2.753 ; Engine:e1|OldRe[6]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.061      ;
; 2.754 ; Engine:e1|OldRe[16] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 8.047      ;
; 2.755 ; Engine:e1|OldRe[2]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.059      ;
; 2.756 ; Engine:e1|OldRe[13] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 8.045      ;
; 2.757 ; Engine:e1|OldRe[28] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 8.056      ;
; 2.758 ; Engine:e1|OldRe[22] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 8.055      ;
; 2.759 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[24] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.028     ; 8.069      ;
; 2.759 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.028     ; 8.069      ;
; 2.763 ; Engine:e1|OldRe[19] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 8.050      ;
; 2.766 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.028     ; 8.062      ;
; 2.767 ; Engine:e1|OldRe[12] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 8.034      ;
; 2.772 ; Engine:e1|OldRe[20] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 8.041      ;
; 2.774 ; Engine:e1|OldRe[8]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.040      ;
; 2.780 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.028     ; 8.048      ;
; 2.781 ; Engine:e1|OldRe[9]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.033      ;
; 2.782 ; Engine:e1|OldRe[24] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 8.031      ;
; 2.782 ; Engine:e1|OldRe[30] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 8.031      ;
; 2.783 ; Engine:e1|OldRe[17] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 8.018      ;
; 2.786 ; Engine:e1|OldRe[11] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 8.015      ;
; 2.786 ; Engine:e1|OldRe[27] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 8.027      ;
; 2.786 ; Engine:e1|OldRe[29] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 8.027      ;
; 2.791 ; Engine:e1|OldIm[17] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.023      ;
; 2.793 ; Engine:e1|OldRe[31] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 8.020      ;
; 2.794 ; Engine:e1|OldRe[23] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 8.019      ;
; 2.795 ; Engine:e1|OldRe[5]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.019      ;
; 2.797 ; Engine:e1|OldRe[7]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.017      ;
; 2.798 ; Engine:e1|OldRe[16] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 8.003      ;
; 2.800 ; Engine:e1|OldRe[13] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 8.001      ;
; 2.801 ; Engine:e1|OldRe[28] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 8.012      ;
; 2.802 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.012      ;
; 2.802 ; Engine:e1|OldRe[22] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 8.011      ;
; 2.805 ; Engine:e1|OldIm[16] ; Engine:e1|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.009      ;
; 2.807 ; Engine:e1|OldRe[19] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 8.006      ;
; 2.810 ; Engine:e1|OldRe[1]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 8.004      ;
; 2.813 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[24] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.028     ; 8.015      ;
; 2.816 ; Engine:e1|OldRe[3]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 7.998      ;
; 2.816 ; Engine:e1|OldRe[20] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 7.997      ;
; 2.825 ; Engine:e1|OldRe[4]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 7.989      ;
; 2.826 ; Engine:e1|OldRe[24] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 7.987      ;
; 2.830 ; Engine:e1|OldRe[27] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 7.983      ;
; 2.834 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.028     ; 7.994      ;
; 2.837 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[23] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 7.977      ;
; 2.837 ; Engine:e1|OldIm[16] ; Engine:e1|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 7.977      ;
; 2.841 ; Engine:e1|OldRe[7]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 7.973      ;
; 2.845 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.028     ; 7.983      ;
; 2.847 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.028     ; 7.981      ;
; 2.850 ; Engine:e1|OldRe[0]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 7.963      ;
; 2.851 ; Engine:e1|OldRe[14] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 7.950      ;
; 2.854 ; Engine:e1|OldRe[1]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 7.960      ;
; 2.857 ; Engine:e1|OldRe[10] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 7.944      ;
; 2.858 ; Engine:e1|OldRe[15] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 7.943      ;
; 2.860 ; Engine:e1|OldRe[3]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 7.954      ;
; 2.868 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 7.946      ;
; 2.869 ; Engine:e1|OldRe[4]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 7.945      ;
; 2.874 ; Engine:e1|OldRe[26] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 7.939      ;
; 2.879 ; Engine:e1|OldRe[21] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 7.934      ;
; 2.882 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.019     ; 7.955      ;
; 2.882 ; Engine:e0|OldIm[19] ; Engine:e0|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.036     ; 7.938      ;
; 2.886 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[22] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 7.928      ;
; 2.887 ; Engine:e1|OldIm[6]  ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.034     ; 7.935      ;
; 2.889 ; Engine:e1|OldIm[16] ; Engine:e1|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 7.925      ;
; 2.894 ; Engine:e1|OldRe[0]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 7.919      ;
; 2.895 ; Engine:e1|OldRe[14] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 7.906      ;
; 2.896 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.039     ; 7.921      ;
; 2.896 ; Engine:e1|OldRe[18] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 7.917      ;
; 2.899 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.028     ; 7.929      ;
; 2.899 ; Engine:e1|OldRe[25] ; Engine:e1|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 7.914      ;
; 2.901 ; Engine:e1|OldRe[10] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 7.900      ;
; 2.901 ; Engine:e0|OldRe[17] ; Engine:e0|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.028     ; 7.927      ;
; 2.902 ; Engine:e1|OldRe[15] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 7.899      ;
; 2.907 ; Engine:e1|OldIm[15] ; Engine:e1|NewRe[20] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 7.907      ;
; 2.909 ; Engine:e1|OldRe[6]  ; Engine:e1|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 7.905      ;
; 2.911 ; Engine:e1|OldRe[2]  ; Engine:e1|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.042     ; 7.903      ;
; 2.914 ; Engine:e0|OldRe[16] ; Engine:e0|NewRe[25] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.028     ; 7.914      ;
; 2.918 ; Engine:e1|OldRe[26] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 7.895      ;
; 2.923 ; Engine:e1|OldRe[12] ; Engine:e1|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.055     ; 7.878      ;
; 2.923 ; Engine:e1|OldRe[21] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.869       ; -0.043     ; 7.890      ;
+-------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 12.224 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a99~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.087     ; 6.131      ;
; 12.326 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a266~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.053     ; 6.063      ;
; 12.367 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a115~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.082     ; 5.993      ;
; 12.399 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a123~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.087     ; 5.956      ;
; 12.452 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a226~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.084     ; 5.906      ;
; 12.660 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a83~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.088     ; 5.694      ;
; 12.661 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a210~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.026     ; 5.755      ;
; 12.709 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a61~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.059     ; 5.674      ;
; 12.712 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a44~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.093     ; 5.637      ;
; 12.723 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a202~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.054     ; 5.665      ;
; 12.734 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a218~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.101     ; 5.607      ;
; 12.778 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a66~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.078     ; 5.586      ;
; 12.785 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a242~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.090     ; 5.567      ;
; 12.795 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a114~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.076     ; 5.571      ;
; 12.800 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a145~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.083     ; 5.559      ;
; 12.813 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a42~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.070     ; 5.559      ;
; 12.821 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a293~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.063     ; 5.558      ;
; 12.845 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a193~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.055     ; 5.542      ;
; 12.871 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a91~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.012     ; 5.559      ;
; 12.873 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a220~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.097     ; 5.472      ;
; 12.885 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a178~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.087     ; 5.470      ;
; 12.889 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a137~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.033     ; 5.520      ;
; 12.895 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a65~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.031     ; 5.516      ;
; 12.901 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a283~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.054     ; 5.487      ;
; 12.903 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a138~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.078     ; 5.461      ;
; 12.908 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a209~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.012     ; 5.522      ;
; 12.921 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a250~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.048     ; 5.473      ;
; 12.925 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a58~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.029     ; 5.488      ;
; 12.935 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a69~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.023     ; 5.484      ;
; 12.939 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a56~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.078     ; 5.425      ;
; 12.945 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a106~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.039     ; 5.458      ;
; 12.950 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a274~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.049     ; 5.443      ;
; 12.965 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a82~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.077     ; 5.400      ;
; 12.974 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a98~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.087     ; 5.381      ;
; 12.975 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.053     ; 5.414      ;
; 12.975 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a208~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.085     ; 5.382      ;
; 12.984 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a140~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.039     ; 5.419      ;
; 12.985 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a52~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.043     ; 5.414      ;
; 12.990 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a162~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.045     ; 5.407      ;
; 12.990 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a36~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.070     ; 5.382      ;
; 12.992 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a67~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.042     ; 5.408      ;
; 12.995 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a254~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.023     ; 5.424      ;
; 12.998 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a40~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.099     ; 5.345      ;
; 13.011 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.043     ; 5.388      ;
; 13.014 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.102     ; 5.326      ;
; 13.019 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a234~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.023     ; 5.400      ;
; 13.028 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a124~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.074     ; 5.340      ;
; 13.042 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a143~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.045     ; 5.355      ;
; 13.043 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a249~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.037     ; 5.362      ;
; 13.051 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.079     ; 5.312      ;
; 13.051 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a18~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.082     ; 5.309      ;
; 13.053 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a204~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.083     ; 5.306      ;
; 13.069 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a101~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.056     ; 5.317      ;
; 13.071 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a102~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.098     ; 5.273      ;
; 13.075 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a211~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.048     ; 5.319      ;
; 13.082 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a122~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.068     ; 5.292      ;
; 13.083 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a130~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.049     ; 5.310      ;
; 13.085 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a227~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.089     ; 5.268      ;
; 13.091 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a2~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.023     ; 5.328      ;
; 13.096 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a116~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.073     ; 5.273      ;
; 13.098 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a271~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.072     ; 5.272      ;
; 13.098 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a276~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.042     ; 5.302      ;
; 13.100 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a148~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.059     ; 5.283      ;
; 13.101 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a214~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.061     ; 5.280      ;
; 13.105 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a20~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.074     ; 5.263      ;
; 13.106 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a195~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.049     ; 5.287      ;
; 13.109 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a105~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.046     ; 5.287      ;
; 13.121 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a219~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.084     ; 5.237      ;
; 13.123 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a194~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.049     ; 5.270      ;
; 13.131 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a282~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.101     ; 5.210      ;
; 13.132 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a118~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.097     ; 5.213      ;
; 13.133 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a107~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.067     ; 5.242      ;
; 13.142 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a290~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.020     ; 5.280      ;
; 13.146 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.031     ; 5.265      ;
; 13.158 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a233~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.048     ; 5.236      ;
; 13.159 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a86~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.085     ; 5.198      ;
; 13.163 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a127~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.077     ; 5.202      ;
; 13.164 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a216~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.094     ; 5.184      ;
; 13.174 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a146~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.067     ; 5.201      ;
; 13.177 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.100     ; 5.165      ;
; 13.178 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a179~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.033     ; 5.231      ;
; 13.190 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a64~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.016     ; 5.236      ;
; 13.191 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a151~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.006     ; 5.245      ;
; 13.196 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a262~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.025     ; 5.221      ;
; 13.205 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a248~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.043     ; 5.194      ;
; 13.210 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a257~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.019     ; 5.213      ;
; 13.218 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a50~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.067     ; 5.157      ;
; 13.220 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a89~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.029     ; 5.193      ;
; 13.225 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a188~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.093     ; 5.124      ;
; 13.239 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a171~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.081     ; 5.122      ;
; 13.240 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a172~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.063     ; 5.139      ;
; 13.245 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a261~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.069     ; 5.128      ;
; 13.247 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a176~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.048     ; 5.147      ;
; 13.250 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a128~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.021     ; 5.171      ;
; 13.259 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a144~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.084     ; 5.099      ;
; 13.259 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a180~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.052     ; 5.131      ;
; 13.266 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a215~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.052     ; 5.124      ;
; 13.268 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a10~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.079     ; 5.095      ;
; 13.269 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a200~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.077     ; 5.096      ;
; 13.269 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a160~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.055     ; 5.118      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+-------+-----------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.179 ; Coor_gen:u1|cengine_addr[0] ; Coor_gen:u1|cengine_addr[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; Engine:e1|OldRe[10]         ; Engine:e1|OldRe[10]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldRe[11]         ; Engine:e1|OldRe[11]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldRe[12]         ; Engine:e1|OldRe[12]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldRe[13]         ; Engine:e1|OldRe[13]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldRe[14]         ; Engine:e1|OldRe[14]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldRe[15]         ; Engine:e1|OldRe[15]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldRe[16]         ; Engine:e1|OldRe[16]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldRe[17]         ; Engine:e1|OldRe[17]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldIm[18]         ; Engine:e1|OldIm[18]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldIm[19]         ; Engine:e1|OldIm[19]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldIm[20]         ; Engine:e1|OldIm[20]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldIm[21]         ; Engine:e1|OldIm[21]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldIm[22]         ; Engine:e1|OldIm[22]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldIm[23]         ; Engine:e1|OldIm[23]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldIm[24]         ; Engine:e1|OldIm[24]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldIm[25]         ; Engine:e1|OldIm[25]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldIm[26]         ; Engine:e1|OldIm[26]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldIm[27]         ; Engine:e1|OldIm[27]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldIm[28]         ; Engine:e1|OldIm[28]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldIm[29]         ; Engine:e1|OldIm[29]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldIm[30]         ; Engine:e1|OldIm[30]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|OldIm[31]         ; Engine:e1|OldIm[31]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e1|NewIm[0]          ; Engine:e1|NewIm[0]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[0]    ; Engine2VGA:u3|req_ack[0]    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|state.state_g     ; Engine:e1|state.state_g     ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[1]    ; Engine2VGA:u3|req_ack[1]    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|service_req       ; Engine:e0|service_req       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|state.000     ; Engine2VGA:u3|state.000     ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|service_req       ; Engine:e1|service_req       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldRe[18]         ; Engine:e1|OldRe[18]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldRe[19]         ; Engine:e1|OldRe[19]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldRe[20]         ; Engine:e1|OldRe[20]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldRe[21]         ; Engine:e1|OldRe[21]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldRe[22]         ; Engine:e1|OldRe[22]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldRe[23]         ; Engine:e1|OldRe[23]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldRe[24]         ; Engine:e1|OldRe[24]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldRe[25]         ; Engine:e1|OldRe[25]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldRe[26]         ; Engine:e1|OldRe[26]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldRe[27]         ; Engine:e1|OldRe[27]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldRe[28]         ; Engine:e1|OldRe[28]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldRe[29]         ; Engine:e1|OldRe[29]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldRe[30]         ; Engine:e1|OldRe[30]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldRe[31]         ; Engine:e1|OldRe[31]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldRe[0]          ; Engine:e1|OldRe[0]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|write_iWR_en  ; Engine2VGA:u3|write_iWR_en  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldIm[0]          ; Engine:e1|OldIm[0]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldIm[1]          ; Engine:e1|OldIm[1]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldIm[2]          ; Engine:e1|OldIm[2]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldIm[3]          ; Engine:e1|OldIm[3]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldIm[4]          ; Engine:e1|OldIm[4]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldIm[5]          ; Engine:e1|OldIm[5]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldIm[6]          ; Engine:e1|OldIm[6]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldIm[7]          ; Engine:e1|OldIm[7]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldIm[8]          ; Engine:e1|OldIm[8]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldIm[9]          ; Engine:e1|OldIm[9]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldIm[10]         ; Engine:e1|OldIm[10]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldIm[11]         ; Engine:e1|OldIm[11]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldIm[12]         ; Engine:e1|OldIm[12]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldIm[13]         ; Engine:e1|OldIm[13]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e1|OldIm[14]         ; Engine:e1|OldIm[14]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Engine:e0|state.state_g     ; Engine:e0|state.state_g     ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[18]         ; Engine:e0|OldIm[18]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[19]         ; Engine:e0|OldIm[19]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[20]         ; Engine:e0|OldIm[20]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[21]         ; Engine:e0|OldIm[21]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[22]         ; Engine:e0|OldIm[22]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[23]         ; Engine:e0|OldIm[23]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[24]         ; Engine:e0|OldIm[24]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[25]         ; Engine:e0|OldIm[25]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[26]         ; Engine:e0|OldIm[26]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[27]         ; Engine:e0|OldIm[27]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[28]         ; Engine:e0|OldIm[28]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[29]         ; Engine:e0|OldIm[29]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[30]         ; Engine:e0|OldIm[30]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[31]         ; Engine:e0|OldIm[31]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldRe[1]          ; Engine:e0|OldRe[1]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldRe[2]          ; Engine:e0|OldRe[2]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldRe[3]          ; Engine:e0|OldRe[3]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldRe[4]          ; Engine:e0|OldRe[4]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldRe[5]          ; Engine:e0|OldRe[5]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldRe[6]          ; Engine:e0|OldRe[6]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldRe[7]          ; Engine:e0|OldRe[7]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldRe[8]          ; Engine:e0|OldRe[8]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldRe[9]          ; Engine:e0|OldRe[9]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldRe[10]         ; Engine:e0|OldRe[10]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldRe[11]         ; Engine:e0|OldRe[11]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldRe[12]         ; Engine:e0|OldRe[12]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldRe[13]         ; Engine:e0|OldRe[13]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldRe[14]         ; Engine:e0|OldRe[14]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldRe[15]         ; Engine:e0|OldRe[15]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldRe[16]         ; Engine:e0|OldRe[16]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldRe[17]         ; Engine:e0|OldRe[17]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|NewIm[0]          ; Engine:e0|NewIm[0]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[0]          ; Engine:e0|OldIm[0]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[1]          ; Engine:e0|OldIm[1]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[2]          ; Engine:e0|OldIm[2]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[3]          ; Engine:e0|OldIm[3]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[4]          ; Engine:e0|OldIm[4]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Engine:e0|OldIm[5]          ; Engine:e0|OldIm[5]          ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
+-------+-----------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.182 ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC  ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.199 ; VGA:vpg|VGA_Controller:u0|oAddress[10] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.483      ;
; 0.201 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.485      ;
; 0.204 ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]  ; VGA:vpg|VGA_Controller:u0|oAddress[0]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.207 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.491      ;
; 0.212 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.496      ;
; 0.213 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.337      ;
; 0.213 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.497      ;
; 0.215 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.499      ;
; 0.216 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.500      ;
; 0.221 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.505      ;
; 0.221 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.505      ;
; 0.290 ; VGA:vpg|VGA_Controller:u0|oCoord_X[2]  ; VGA:vpg|VGA_Controller:u0|oAddress[2]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.296 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[9]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.419      ;
; 0.299 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|H_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; VGA:vpg|VGA_Controller:u0|H_Cont[9]    ; VGA:vpg|VGA_Controller:u0|H_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; VGA:vpg|VGA_Controller:u0|H_Cont[3]    ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; VGA:vpg|VGA_Controller:u0|H_Cont[4]    ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|H_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; VGA:vpg|VGA_Controller:u0|V_Cont[1]    ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; VGA:vpg|VGA_Controller:u0|V_Cont[2]    ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; VGA:vpg|VGA_Controller:u0|H_Cont[6]    ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; VGA:vpg|VGA_Controller:u0|H_Cont[8]    ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; VGA:vpg|VGA_Controller:u0|V_Cont[4]    ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|V_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; VGA:vpg|VGA_Controller:u0|V_Cont[6]    ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.428      ;
; 0.311 ; VGA:vpg|VGA_Controller:u0|V_Cont[0]    ; VGA:vpg|VGA_Controller:u0|V_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.435      ;
; 0.312 ; VGA:vpg|VGA_Controller:u0|H_Cont[2]    ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.438      ;
; 0.312 ; VGA:vpg|VGA_Controller:u0|H_Cont[0]    ; VGA:vpg|VGA_Controller:u0|H_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.438      ;
; 0.314 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|V_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.438      ;
; 0.337 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a169~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.627      ;
; 0.342 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.621      ;
; 0.343 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.630      ;
; 0.343 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.638      ;
; 0.345 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.640      ;
; 0.345 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.637      ;
; 0.353 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a169~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.643      ;
; 0.354 ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]  ; VGA:vpg|VGA_Controller:u0|oAddress[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.480      ;
; 0.356 ; VGA:vpg|VGA_Controller:u0|oCoord_X[3]  ; VGA:vpg|VGA_Controller:u0|oAddress[3]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.482      ;
; 0.357 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.636      ;
; 0.358 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a169~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.645      ;
; 0.358 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.650      ;
; 0.359 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 0.634      ;
; 0.364 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.656      ;
; 0.365 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.657      ;
; 0.365 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a107~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.667      ;
; 0.366 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a169~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.656      ;
; 0.368 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 0.639      ;
; 0.369 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.641      ;
; 0.370 ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]  ; VGA:vpg|VGA_Controller:u0|oAddress[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.496      ;
; 0.370 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 0.641      ;
; 0.370 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.665      ;
; 0.372 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.661      ;
; 0.373 ; VGA:vpg|VGA_Controller:u0|oAddress[6]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.665      ;
; 0.374 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 0.649      ;
; 0.375 ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]  ; VGA:vpg|VGA_Controller:u0|oAddress[6]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.501      ;
; 0.377 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.664      ;
; 0.377 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.656      ;
; 0.377 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a112~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.670      ;
; 0.379 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.674      ;
; 0.381 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.673      ;
; 0.382 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[7]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.505      ;
; 0.384 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 0.659      ;
; 0.384 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.507      ;
; 0.385 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 0.656      ;
; 0.386 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a112~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.679      ;
; 0.387 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.666      ;
; 0.391 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 0.666      ;
; 0.391 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a260~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 0.657      ;
; 0.391 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[3]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.514      ;
; 0.393 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a51~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.688      ;
; 0.394 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.666      ;
; 0.395 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 0.666      ;
; 0.395 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.676      ;
; 0.396 ; VGA:vpg|VGA_Controller:u0|oAddress[10] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 0.664      ;
; 0.396 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 0.671      ;
; 0.396 ; VGA:vpg|VGA_Controller:u0|V_Cont[4]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.519      ;
; 0.398 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 0.674      ;
; 0.398 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[8]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.521      ;
; 0.409 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 0.677      ;
; 0.412 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a260~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 0.678      ;
; 0.414 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 0.685      ;
; 0.415 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 0.686      ;
; 0.417 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 0.688      ;
; 0.420 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 0.691      ;
; 0.438 ; VGA:vpg|VGA_Controller:u0|oCoord_X[2]  ; VGA:vpg|VGA_Controller:u0|oAddress[3]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.563      ;
; 0.440 ; VGA:vpg|VGA_Controller:u0|H_Cont[0]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.561      ;
; 0.448 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; VGA:vpg|VGA_Controller:u0|H_Cont[3]    ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; VGA:vpg|VGA_Controller:u0|V_Cont[1]    ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.452 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.576      ;
; 0.455 ; VGA:vpg|VGA_Controller:u0|H_Cont[9]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[9]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.572      ;
; 0.459 ; VGA:vpg|VGA_Controller:u0|H_Cont[0]    ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; VGA:vpg|VGA_Controller:u0|H_Cont[4]    ; VGA:vpg|VGA_Controller:u0|H_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.585      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                                             ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 5.192 ; 5.422        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a22~porta_address_reg0  ;
; 5.192 ; 5.422        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a22~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a102~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a102~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a103~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a103~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a111~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a111~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a119~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a119~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a11~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a11~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a123~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a123~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a125~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a125~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a126~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a126~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a127~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a127~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a139~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a139~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a150~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a150~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a156~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a156~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a158~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a158~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a161~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a161~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a174~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a174~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a175~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a175~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a186~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a186~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a187~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a187~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a188~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a188~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a189~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a189~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a20~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a20~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a216~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a216~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a217~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a217~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a220~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a220~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a230~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a230~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a23~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a23~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a240~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a240~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a243~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a243~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a247~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a247~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a255~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a255~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a258~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a258~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a25~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a25~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a261~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a261~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a266~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a266~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a27~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a27~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a280~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a280~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a281~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a281~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a282~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a282~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a287~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a287~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a298~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a298~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a29~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a29~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a300~porta_address_reg0 ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a300~porta_we_reg       ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a40~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a40~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a44~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a44~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a60~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a60~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a66~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a66~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a71~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a71~porta_we_reg        ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a76~porta_address_reg0  ;
; 5.193 ; 5.423        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a76~porta_we_reg        ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.404  ; 9.404        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.404  ; 9.404        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 10.595 ; 10.595       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.595 ; 10.595       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a103~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a125~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a127~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a139~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a158~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a201~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a216~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a22~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a230~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a247~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a25~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a267~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a27~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a287~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a300~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a66~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a71~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a79~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a82~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a102~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a10~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a111~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a112~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a113~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a114~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a118~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a119~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a11~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a123~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a124~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a126~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a12~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a131~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a132~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a138~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a13~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a141~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a142~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a145~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a148~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a14~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a150~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a154~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a156~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a161~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a16~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a174~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a175~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a178~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a17~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a181~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a186~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a187~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a188~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a189~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a18~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a1~portb_address_reg0   ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a20~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a217~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a21~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a221~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a223~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a23~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a240~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a243~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a244~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a245~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a246~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a251~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a252~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a255~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a258~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a259~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a261~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a266~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a268~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a269~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a271~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a280~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a281~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a282~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a294~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a298~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a29~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a302~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a37~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a38~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a40~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a44~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a45~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a46~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a60~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a63~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a68~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a70~portb_address_reg0  ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 4.884 ; 5.528 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 4.884 ; 5.528 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -2.445 ; -3.134 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.445 ; -3.134 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 4.203 ; 4.344 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 4.203 ; 4.344 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 4.539 ; 4.282 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 4.539 ; 4.282 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 4.436 ; 4.144 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 5.519 ; 5.626 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 4.934 ; 4.998 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 4.932 ; 5.001 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 5.434 ; 5.611 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 5.408 ; 5.465 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 5.315 ; 5.346 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 5.411 ; 5.487 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 5.519 ; 5.626 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 4.898 ; 4.930 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 4.083 ; 4.390 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.524 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 5.767 ; 5.908 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 5.609 ; 5.742 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 5.463 ; 5.570 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 5.494 ; 5.621 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 5.566 ; 5.691 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 5.767 ; 5.908 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 5.582 ; 5.703 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 5.733 ; 5.890 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 5.590 ; 5.694 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 3.019 ; 3.136 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 6.158 ; 6.368 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 5.239 ; 5.317 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 5.349 ; 5.435 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 5.490 ; 5.589 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 5.162 ; 5.232 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 6.023 ; 6.229 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 5.604 ; 5.705 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 6.158 ; 6.368 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 5.782 ; 5.921 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 3.497 ; 3.738 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.498 ;       ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 3.420 ; 3.525 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 3.420 ; 3.525 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 4.021 ; 3.742 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 4.123 ; 3.876 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 4.021 ; 3.742 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 2.568 ; 2.658 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 2.835 ; 2.923 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 2.833 ; 2.925 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 3.314 ; 3.511 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 3.058 ; 3.171 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 2.975 ; 3.064 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 3.061 ; 3.192 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 3.164 ; 3.327 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 2.568 ; 2.658 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 3.298 ; 3.479 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.237 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 2.404 ; 2.467 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 2.546 ; 2.634 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 2.404 ; 2.467 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 2.443 ; 2.530 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 2.511 ; 2.594 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 2.702 ; 2.800 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 2.524 ; 2.603 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 2.662 ; 2.772 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 2.539 ; 2.604 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.664 ; 2.773 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.117 ; 2.146 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 2.204 ; 2.246 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 2.309 ; 2.358 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 2.444 ; 2.505 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 2.117 ; 2.146 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 2.953 ; 3.115 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 2.550 ; 2.611 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 3.074 ; 3.238 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.708 ; 2.801 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 3.125 ; 3.354 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.209 ;       ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                           ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -5.830    ; 0.179 ; N/A      ; N/A     ; 5.137               ;
;  CLOCK_50                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  u2|altpll_component|auto_generated|pll1|clk[0] ; -5.830    ; 0.179 ; N/A      ; N/A     ; 5.137               ;
;  u4|altpll_component|auto_generated|pll1|clk[0] ; 6.046     ; 0.182 ; N/A      ; N/A     ; 18.141              ;
; Design-wide TNS                                 ; -1619.684 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u2|altpll_component|auto_generated|pll1|clk[0] ; -1619.684 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 9.076 ; 9.713 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 9.076 ; 9.713 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -2.445 ; -3.134 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.445 ; -3.134 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 8.280  ; 8.337  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 8.280  ; 8.337  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 8.264  ; 8.402  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 8.264  ; 8.402  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 8.108  ; 8.105  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 10.884 ; 10.743 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 9.724  ; 9.543  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 9.711  ; 9.533  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 10.769 ; 10.679 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 10.698 ; 10.453 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 10.505 ; 10.258 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 10.714 ; 10.507 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 10.884 ; 10.743 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 9.619  ; 9.545  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 8.003  ; 8.041  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.809  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 11.436 ; 11.338 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 11.124 ; 11.057 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 10.923 ; 10.782 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 10.883 ; 10.860 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 11.080 ; 11.008 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 11.436 ; 11.338 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 11.062 ; 10.980 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 11.421 ; 11.327 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 11.121 ; 10.975 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.894  ; 5.776  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 12.262 ; 12.192 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 10.430 ; 10.332 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 10.666 ; 10.542 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 10.867 ; 10.742 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 10.225 ; 10.151 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 11.931 ; 11.909 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 11.126 ; 10.981 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 12.262 ; 12.192 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 11.509 ; 11.364 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 6.698  ; 6.806  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.660  ;        ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 3.420 ; 3.525 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 3.420 ; 3.525 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 4.021 ; 3.742 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 4.123 ; 3.876 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 4.021 ; 3.742 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 2.568 ; 2.658 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 2.835 ; 2.923 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 2.833 ; 2.925 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 3.314 ; 3.511 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 3.058 ; 3.171 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 2.975 ; 3.064 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 3.061 ; 3.192 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 3.164 ; 3.327 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 2.568 ; 2.658 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 3.298 ; 3.479 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.237 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 2.404 ; 2.467 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 2.546 ; 2.634 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 2.404 ; 2.467 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 2.443 ; 2.530 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 2.511 ; 2.594 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 2.702 ; 2.800 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 2.524 ; 2.603 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 2.662 ; 2.772 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 2.539 ; 2.604 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.664 ; 2.773 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.117 ; 2.146 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 2.204 ; 2.246 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 2.309 ; 2.358 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 2.444 ; 2.505 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 2.117 ; 2.146 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 2.953 ; 3.115 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 2.550 ; 2.611 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 3.074 ; 3.238 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.708 ; 2.801 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 3.125 ; 3.354 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.209 ;       ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 244586748 ; 160      ; 5        ; 1        ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 9089      ; 24       ; 720      ; 0        ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                               ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 244586748 ; 160      ; 5        ; 1        ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 9089      ; 24       ; 720      ; 0        ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 725   ; 725  ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 495   ; 495  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Nov 10 19:09:48 2017
Info: Command: quartus_sta Mandel -c Mandel
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mandel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 400 -multiply_by 217 -duty_cycle 50.00 -name {u4|altpll_component|auto_generated|pll1|clk[0]} {u4|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 46 -duty_cycle 50.00 -name {u2|altpll_component|auto_generated|pll1|clk[0]} {u2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.830
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.830     -1619.684 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.046         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.140
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.140         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.813         0.000 CLOCK_50 
    Info (332119):    18.141         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.190
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.190      -589.573 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.143         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.353         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.355         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.137
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.137         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.791         0.000 CLOCK_50 
    Info (332119):    18.142         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info (332146): Worst-case setup slack is 2.518
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.518         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.224         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.179         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.182         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.192
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.192         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.400         0.000 CLOCK_50 
    Info (332119):    18.185         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 396 megabytes
    Info: Processing ended: Fri Nov 10 19:10:10 2017
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:22


