## RAILS
VCC 1 ; GND 6
## INPUTS
2 ; 3
## OUTPUTS
5
## NETLIST
U1 PMOS 2 1 4
U2 PMOS 3 4 5
U3 PMOS 2 5 6
U4 NMOS 3 5 6
## TESTBENCH
## TEST_IN
2 ; 3
## TEST_OUT
5
## TEST_VECTORS
0 ; 0 
## SIMULATE
## TEST_VECTORS
0 ; 1
## SIMULATE}
## TEST_VECTORS
1 ; 0 
## SIMULATE
## TEST_VECTORS
1 ; 1
## SIMULATE
## END_TEST
## END_SIMULATION