-makelib xcelium_lib/util_vector_logic_v2_0_1 \
  "../../../../example.srcs/sources_1/bd/fulladder/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/fulladder/ip/fulladder_util_vector_logic_0_0/sim/fulladder_util_vector_logic_0_0.v" \
  "../../../bd/fulladder/ip/fulladder_util_vector_logic_0_1/sim/fulladder_util_vector_logic_0_1.v" \
  "../../../bd/fulladder/ip/fulladder_test_0_0/sim/fulladder_test_0_0.v" \
  "../../../bd/fulladder/ip/fulladder_test_0_1/sim/fulladder_test_0_1.v" \
  "../../../bd/fulladder/ip/fulladder_test_1_0/sim/fulladder_test_1_0.v" \
  "../../../bd/fulladder/sim/fulladder.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

