Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Dec 19 17:44:08 2021
| Host         : pop-os running 64-bit Pop!_OS 21.04
| Command      : report_control_sets -verbose -file audio_station_overview_wrapper_control_sets_placed.rpt
| Design       : audio_station_overview_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             188 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                         |                                      Enable Signal                                     |                                  Set/Reset Signal                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                        | audio_station_overview_i/rst_ps7_0_125M/U0/EXT_LPF/lpf_int                         |                1 |              4 |         4.00 |
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 | audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/r_axi_arready1 | audio_station_overview_i/AudioStation_0/inst/audio_data_mover/axi_r_cnt[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 | audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_wready1            | audio_station_overview_i/AudioStation_0/inst/audio_data_mover/axi_w_cnt[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 | audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/_zz_1_        | audio_station_overview_i/AudioStation_0/inst/i2s_1_/SR[0]                          |                3 |              5 |         1.67 |
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 | audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/io_enable_0   | audio_station_overview_i/AudioStation_0/inst/i2s_1_/SR[0]                          |                3 |              5 |         1.67 |
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 | audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/_zz_4_         | audio_station_overview_i/AudioStation_0/inst/i2s_1_/SR[0]                          |                1 |              5 |         5.00 |
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 | audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_in/E[0]           | audio_station_overview_i/AudioStation_0/inst/i2s_1_/SR[0]                          |                3 |              5 |         1.67 |
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 | audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/seq_cnt_en                              | audio_station_overview_i/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/clear                   |                1 |              6 |         6.00 |
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                        | audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_cnt_lrclk_en[10]             |                5 |             10 |         2.00 |
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 | audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_awready0           | audio_station_overview_i/AudioStation_0/inst/i2s_1_/SR[0]                          |                5 |             13 |         2.60 |
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 | audio_station_overview_i/AudioStation_0/inst/audio_data_mover/r_axi_arready0           | audio_station_overview_i/AudioStation_0/inst/i2s_1_/SR[0]                          |                5 |             13 |         2.60 |
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 | audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/E[0]          | audio_station_overview_i/AudioStation_0/inst/i2s_1_/SR[0]                          |                6 |             32 |         5.33 |
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                        |                                                                                    |               11 |             32 |         2.91 |
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 | audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_buffer_out                       | audio_station_overview_i/AudioStation_0/inst/i2s_1_/SR[0]                          |               10 |             32 |         3.20 |
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                        | audio_station_overview_i/AudioStation_0/inst/i2s_1_/SR[0]                          |               11 |             34 |         3.09 |
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 | audio_station_overview_i/AudioStation_0/inst/audio_data_mover/buffer_out/_zz_1_        |                                                                                    |                6 |             48 |         8.00 |
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 | audio_station_overview_i/AudioStation_0/inst/i2s_1_/_zz_1___0                          |                                                                                    |                6 |             48 |         8.00 |
|  audio_station_overview_i/processing_system7_0/inst/FCLK_CLK0 | audio_station_overview_i/AudioStation_0/inst/i2s_1_/r_data                             | audio_station_overview_i/AudioStation_0/inst/i2s_1_/SR[0]                          |                9 |             64 |         7.11 |
+---------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+


