library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity or_gate is
	 port(
		 a : in STD_LOGIC;
		 b : in STD_LOGIC;
		 c : out STD_LOGIC
	     );
end or_gate;



architecture or_gate of or_gate is
begin

  
	c<=a or b;

end or_gate;
