{
  "module_name": "at91sam9rl.c",
  "hash_id": "c360d30b34a0a646bbd0b1994f7300e4ef3dc8e392c5edb85996faddc5a3294a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/at91/at91sam9rl.c",
  "human_readable_source": "\n#include <linux/clk-provider.h>\n#include <linux/mfd/syscon.h>\n#include <linux/slab.h>\n\n#include <dt-bindings/clock/at91.h>\n\n#include \"pmc.h\"\n\nstatic DEFINE_SPINLOCK(sam9rl_mck_lock);\n\nstatic const struct clk_master_characteristics sam9rl_mck_characteristics = {\n\t.output = { .min = 0, .max = 94000000 },\n\t.divisors = { 1, 2, 4, 0 },\n};\n\nstatic u8 sam9rl_plla_out[] = { 0, 2 };\n\nstatic const struct clk_range sam9rl_plla_outputs[] = {\n\t{ .min = 80000000, .max = 200000000 },\n\t{ .min = 190000000, .max = 240000000 },\n};\n\nstatic const struct clk_pll_characteristics sam9rl_plla_characteristics = {\n\t.input = { .min = 1000000, .max = 32000000 },\n\t.num_output = ARRAY_SIZE(sam9rl_plla_outputs),\n\t.output = sam9rl_plla_outputs,\n\t.out = sam9rl_plla_out,\n};\n\nstatic const struct {\n\tchar *n;\n\tchar *p;\n\tu8 id;\n} at91sam9rl_systemck[] = {\n\t{ .n = \"pck0\",  .p = \"prog0\",    .id = 8 },\n\t{ .n = \"pck1\",  .p = \"prog1\",    .id = 9 },\n};\n\nstatic const struct {\n\tchar *n;\n\tu8 id;\n} at91sam9rl_periphck[] = {\n\t{ .n = \"pioA_clk\",   .id = 2, },\n\t{ .n = \"pioB_clk\",   .id = 3, },\n\t{ .n = \"pioC_clk\",   .id = 4, },\n\t{ .n = \"pioD_clk\",   .id = 5, },\n\t{ .n = \"usart0_clk\", .id = 6, },\n\t{ .n = \"usart1_clk\", .id = 7, },\n\t{ .n = \"usart2_clk\", .id = 8, },\n\t{ .n = \"usart3_clk\", .id = 9, },\n\t{ .n = \"mci0_clk\",   .id = 10, },\n\t{ .n = \"twi0_clk\",   .id = 11, },\n\t{ .n = \"twi1_clk\",   .id = 12, },\n\t{ .n = \"spi0_clk\",   .id = 13, },\n\t{ .n = \"ssc0_clk\",   .id = 14, },\n\t{ .n = \"ssc1_clk\",   .id = 15, },\n\t{ .n = \"tc0_clk\",    .id = 16, },\n\t{ .n = \"tc1_clk\",    .id = 17, },\n\t{ .n = \"tc2_clk\",    .id = 18, },\n\t{ .n = \"pwm_clk\",    .id = 19, },\n\t{ .n = \"adc_clk\",    .id = 20, },\n\t{ .n = \"dma0_clk\",   .id = 21, },\n\t{ .n = \"udphs_clk\",  .id = 22, },\n\t{ .n = \"lcd_clk\",    .id = 23, },\n};\n\nstatic void __init at91sam9rl_pmc_setup(struct device_node *np)\n{\n\tconst char *slck_name, *mainxtal_name;\n\tstruct pmc_data *at91sam9rl_pmc;\n\tconst char *parent_names[6];\n\tstruct regmap *regmap;\n\tstruct clk_hw *hw;\n\tint i;\n\n\ti = of_property_match_string(np, \"clock-names\", \"slow_clk\");\n\tif (i < 0)\n\t\treturn;\n\n\tslck_name = of_clk_get_parent_name(np, i);\n\n\ti = of_property_match_string(np, \"clock-names\", \"main_xtal\");\n\tif (i < 0)\n\t\treturn;\n\tmainxtal_name = of_clk_get_parent_name(np, i);\n\n\tregmap = device_node_to_regmap(np);\n\tif (IS_ERR(regmap))\n\t\treturn;\n\n\tat91sam9rl_pmc = pmc_data_allocate(PMC_PLLACK + 1,\n\t\t\t\t\t   nck(at91sam9rl_systemck),\n\t\t\t\t\t   nck(at91sam9rl_periphck), 0, 2);\n\tif (!at91sam9rl_pmc)\n\t\treturn;\n\n\thw = at91_clk_register_rm9200_main(regmap, \"mainck\", mainxtal_name, NULL);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\tat91sam9rl_pmc->chws[PMC_MAIN] = hw;\n\n\thw = at91_clk_register_pll(regmap, \"pllack\", \"mainck\", 0,\n\t\t\t\t   &at91rm9200_pll_layout,\n\t\t\t\t   &sam9rl_plla_characteristics);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\tat91sam9rl_pmc->chws[PMC_PLLACK] = hw;\n\n\thw = at91_clk_register_utmi(regmap, NULL, \"utmick\", \"mainck\", NULL);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\tat91sam9rl_pmc->chws[PMC_UTMI] = hw;\n\n\tparent_names[0] = slck_name;\n\tparent_names[1] = \"mainck\";\n\tparent_names[2] = \"pllack\";\n\tparent_names[3] = \"utmick\";\n\thw = at91_clk_register_master_pres(regmap, \"masterck_pres\", 4,\n\t\t\t\t\t   parent_names, NULL,\n\t\t\t\t\t   &at91rm9200_master_layout,\n\t\t\t\t\t   &sam9rl_mck_characteristics,\n\t\t\t\t\t   &sam9rl_mck_lock);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\thw = at91_clk_register_master_div(regmap, \"masterck_div\",\n\t\t\t\t\t  \"masterck_pres\", NULL,\n\t\t\t\t\t  &at91rm9200_master_layout,\n\t\t\t\t\t  &sam9rl_mck_characteristics,\n\t\t\t\t\t  &sam9rl_mck_lock, CLK_SET_RATE_GATE, 0);\n\tif (IS_ERR(hw))\n\t\tgoto err_free;\n\n\tat91sam9rl_pmc->chws[PMC_MCK] = hw;\n\n\tparent_names[0] = slck_name;\n\tparent_names[1] = \"mainck\";\n\tparent_names[2] = \"pllack\";\n\tparent_names[3] = \"utmick\";\n\tparent_names[4] = \"masterck_div\";\n\tfor (i = 0; i < 2; i++) {\n\t\tchar name[6];\n\n\t\tsnprintf(name, sizeof(name), \"prog%d\", i);\n\n\t\thw = at91_clk_register_programmable(regmap, name,\n\t\t\t\t\t\t    parent_names, NULL, 5, i,\n\t\t\t\t\t\t    &at91rm9200_programmable_layout,\n\t\t\t\t\t\t    NULL);\n\t\tif (IS_ERR(hw))\n\t\t\tgoto err_free;\n\n\t\tat91sam9rl_pmc->pchws[i] = hw;\n\t}\n\n\tfor (i = 0; i < ARRAY_SIZE(at91sam9rl_systemck); i++) {\n\t\thw = at91_clk_register_system(regmap, at91sam9rl_systemck[i].n,\n\t\t\t\t\t      at91sam9rl_systemck[i].p, NULL,\n\t\t\t\t\t      at91sam9rl_systemck[i].id, 0);\n\t\tif (IS_ERR(hw))\n\t\t\tgoto err_free;\n\n\t\tat91sam9rl_pmc->shws[at91sam9rl_systemck[i].id] = hw;\n\t}\n\n\tfor (i = 0; i < ARRAY_SIZE(at91sam9rl_periphck); i++) {\n\t\thw = at91_clk_register_peripheral(regmap,\n\t\t\t\t\t\t  at91sam9rl_periphck[i].n,\n\t\t\t\t\t\t  \"masterck_div\", NULL,\n\t\t\t\t\t\t  at91sam9rl_periphck[i].id);\n\t\tif (IS_ERR(hw))\n\t\t\tgoto err_free;\n\n\t\tat91sam9rl_pmc->phws[at91sam9rl_periphck[i].id] = hw;\n\t}\n\n\tof_clk_add_hw_provider(np, of_clk_hw_pmc_get, at91sam9rl_pmc);\n\n\treturn;\n\nerr_free:\n\tkfree(at91sam9rl_pmc);\n}\n\nCLK_OF_DECLARE(at91sam9rl_pmc, \"atmel,at91sam9rl-pmc\", at91sam9rl_pmc_setup);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}