$date
	Sat Jan  6 01:09:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SP_tb $end
$var wire 16 ! out [15:0] $end
$var reg 1 " clk $end
$var reg 1 # pop $end
$var reg 1 $ push $end
$var reg 1 % reset $end
$scope module sp_instance $end
$var wire 1 " clk $end
$var wire 1 # pop $end
$var wire 1 $ push $end
$var wire 1 % reset $end
$var reg 16 & out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
0%
0$
0#
0"
bx !
$end
#10000
1"
#20000
b1111111111111111 !
b1111111111111111 &
0"
1%
#30000
1"
#40000
0"
0%
#50000
1"
#60000
0"
1$
#70000
b1111111111111110 !
b1111111111111110 &
1"
#80000
0"
0$
#90000
1"
#100000
0"
1#
#110000
b1111111111111111 !
b1111111111111111 &
1"
#120000
0"
0#
#130000
1"
#140000
0"
1$
#150000
b1111111111111110 !
b1111111111111110 &
1"
#160000
0"
0$
#170000
1"
#180000
0"
1$
#190000
b1111111111111101 !
b1111111111111101 &
1"
#200000
0"
#210000
b1111111111111100 !
b1111111111111100 &
1"
#220000
0"
#230000
b1111111111111011 !
b1111111111111011 &
1"
#240000
0"
0$
#250000
1"
#260000
0"
1#
#270000
b1111111111111100 !
b1111111111111100 &
1"
#280000
0"
0#
#290000
1"
#300000
0"
#310000
1"
#320000
0"
#330000
1"
#340000
0"
#350000
1"
#360000
0"
#370000
1"
#380000
0"
