
---------- Begin Simulation Statistics ----------
final_tick                                57400508750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 270546                       # Simulator instruction rate (inst/s)
host_mem_usage                                8594080                       # Number of bytes of host memory used
host_op_rate                                   418098                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1848.11                       # Real time elapsed on the host
host_tick_rate                               31058974                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000005                       # Number of instructions simulated
sim_ops                                     772693198                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057401                       # Number of seconds simulated
sim_ticks                                 57400508750                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 409920327                       # number of cc regfile reads
system.cpu.cc_regfile_writes                418456496                       # number of cc regfile writes
system.cpu.committedInsts                   500000005                       # Number of Instructions Simulated
system.cpu.committedOps                     772693198                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.459093                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.459093                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  35386723                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 28436322                       # number of floating regfile writes
system.cpu.idleCycles                          249906                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               619534                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 53224745                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.425028                       # Inst execution rate
system.cpu.iew.exec_refs                    218580181                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   67557243                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3448461                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             153332317                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                924                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               470                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             68003437                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           796887484                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             151022938                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1592357                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             786203480                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4696                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                724439                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 469346                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                734296                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           8941                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       136610                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         482924                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                1136133875                       # num instructions consuming a value
system.cpu.iew.wb_count                     785879120                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.544088                       # average fanout of values written-back
system.cpu.iew.wb_producers                 618157308                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.423615                       # insts written-back per cycle
system.cpu.iew.wb_sent                      786160099                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1387994272                       # number of integer regfile reads
system.cpu.int_regfile_writes               627010884                       # number of integer regfile writes
system.cpu.ipc                               2.178207                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.178207                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          10148322      1.29%      1.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             532137067     67.55%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   45      0.00%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43781      0.01%     68.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             8685188      1.10%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1318      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9500      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                76523      0.01%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   18      0.00%     69.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20586      0.00%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc            17373406      2.21%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4393      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           32446      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          16602      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            151474265     19.23%     91.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            63057477      8.00%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           80102      0.01%     99.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        4634797      0.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              787795837                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                34817752                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            67925955                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     33073975                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           33382692                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    17209302                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021845                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 8528672     49.56%     49.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     49.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     49.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     49.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     49.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    143      0.00%     49.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    807      0.00%     49.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc               1705591      9.91%     59.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     59.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     59.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  111      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     59.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                6957060     40.43%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 13518      0.08%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               608      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             2790      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              760039065                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1754492647                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    752805145                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         787708013                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  796886173                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 787795837                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1311                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        24194286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            320928                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             90                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     40785969                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     229296698                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.435705                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.169783                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10568108      4.61%      4.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            37813806     16.49%     21.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            41441678     18.07%     39.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            46805724     20.41%     59.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            23448345     10.23%     69.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            19410482      8.47%     78.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            26314851     11.48%     89.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            10003025      4.36%     94.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            13490679      5.88%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       229296698                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.431965                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads          16905488                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6536827                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            153332317                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            68003437                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               318122361                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    720                       # number of misc regfile writes
system.cpu.numCycles                        229546604                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                       1                       # number of predicate regfile reads
system.cpu.timesIdled                            1515                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                        1                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests       103143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops         1251                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests       207312                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops          1251                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        63480                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        131590                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                58641821                       # Number of BP lookups
system.cpu.branchPred.condPredicted          36477153                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            462811                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             30241627                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                30239136                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.991763                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                10417689                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           20969                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              12094                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             8875                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1594                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     22199941                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong      9382502                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect     23128375                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        23679                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1113                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect      6183276                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       198560                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        15657                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          515                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         2022                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        82506                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        10190                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1      1869260                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      3045933                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      6543844                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4      2334507                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5      2322449                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6      2778496                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7      1936822                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8      1340243                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9       635850                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10       281761                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11        82461                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12       194645                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0      3848589                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1      3101796                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2      5335488                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3      4653216                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4      1568031                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5      1189132                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6      1513344                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7      1640961                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8       140617                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9       177988                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10        66739                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11       130370                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts        24182701                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1221                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            462190                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    226088978                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.417651                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.695088                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8272996      3.66%      3.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        53638043     23.72%     27.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        62750321     27.75%     55.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        31587686     13.97%     69.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3981473      1.76%     70.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        11529464      5.10%     75.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3137232      1.39%     77.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3139253      1.39%     78.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        48052510     21.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    226088978                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            500000005                       # Number of instructions committed
system.cpu.commit.opsCommitted              772693198                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   216653707                       # Number of memory references committed
system.cpu.commit.loads                     149443043                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   52267940                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   32981002                       # Number of committed floating point instructions.
system.cpu.commit.integer                   743266192                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               9779683                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      9800095      1.27%      1.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    520048250     67.30%     68.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     68.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40551      0.01%     68.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      8681925      1.12%     69.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1280      0.00%     69.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7892      0.00%     69.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        36978      0.00%     69.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     69.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16248      0.00%     69.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc     17370288      2.25%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1971      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        22642      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        11321      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    149398886     19.33%     91.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     62596074      8.10%     99.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        44157      0.01%     99.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      4614590      0.60%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    772693198                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      48052510                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                 18925822                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             100383837                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  70617583                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              38900110                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 469346                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             29693489                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1448                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              805500766                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  6942                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                   151023967                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    67557261                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3162                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         15483                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57400508750                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             462137                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      521868489                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    58641821                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           40668919                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     228357399                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  941413                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  767                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingDrainCycles                13                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.pendingTrapStallCycles          5655                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                  48402524                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1442                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          229296698                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.545801                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.564240                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 96438415     42.06%     42.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  7864419      3.43%     45.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 16322361      7.12%     52.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  5158228      2.25%     54.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  4614460      2.01%     56.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  5062109      2.21%     59.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 15695758      6.85%     65.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  6013960      2.62%     68.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 72126988     31.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            229296698                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.255468                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.273475                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    48403328                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1117                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57400508750                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       188669864                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           188669864                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      188669864                       # number of overall hits
system.cpu.l1d.overall_hits::total          188669864                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data        102772                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total            102772                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data       102772                       # number of overall misses
system.cpu.l1d.overall_misses::total           102772                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data   2618199250                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total   2618199250                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data   2618199250                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total   2618199250                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    188772636                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       188772636                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    188772636                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      188772636                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.000544                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.000544                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.000544                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.000544                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 25475.803234                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 25475.803234                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 25475.803234                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 25475.803234                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs            11                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets         1463                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  6                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets   243.833333                       # average number of cycles each access was blocked
system.cpu.l1d.unused_prefetches                18514                       # number of HardPF blocks evicted w/o reference
system.cpu.l1d.writebacks::.writebacks          71669                       # number of writebacks
system.cpu.l1d.writebacks::total                71669                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data        72821                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total          72821                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data        72821                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total         72821                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data        29951                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total        29951                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data        29951                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.l1d.prefetcher        71917                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total       101868                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data    793536000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total    793536000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data    793536000                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.l1d.prefetcher   3956121257                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total   4749657257                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.000159                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.000159                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.000159                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.000540                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 26494.474308                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 26494.474308                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 26494.474308                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 55009.542347                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 46625.606245                       # average overall mshr miss latency
system.cpu.l1d.replacements                    101355                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data      121500117                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total          121500117                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data        61845                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total            61845                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data   1413659500                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total   1413659500                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data    121561962                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total      121561962                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.000509                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.000509                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 22858.104940                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 22858.104940                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data        39817                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total         39817                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data        22028                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total        22028                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data    324412000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total    324412000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.000181                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.000181                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 14727.256219                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 14727.256219                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data      67169747                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total          67169747                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data        40927                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total           40927                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data   1204539750                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total   1204539750                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data     67210674                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total      67210674                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.000609                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.000609                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 29431.420578                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 29431.420578                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_hits::.cpu.data        33004                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_hits::total        33004                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data         7923                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total         7923                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data    469124000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total    469124000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.000118                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.000118                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 59210.400101                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 59210.400101                       # average WriteReq mshr miss latency
system.cpu.l1d.HardPFReq_mshr_misses::.cpu.l1d.prefetcher        71917                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_misses::total        71917                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_miss_latency::.cpu.l1d.prefetcher   3956121257                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_latency::total   3956121257                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 55009.542347                       # average HardPFReq mshr miss latency
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::total 55009.542347                       # average HardPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED  57400508750                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.prefetcher.pfIssued             159069                       # number of hwpf issued
system.cpu.l1d.prefetcher.pfIdentified         200905                       # number of prefetch candidates identified
system.cpu.l1d.prefetcher.pfBufferHit           22239                       # number of redundant prefetches already in prefetch queue
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l1d.prefetcher.pfSpanPage             4639                       # number of prefetches that crossed the page
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  57400508750                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.887555                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs                9346041                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs               101355                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                92.210952                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               130750                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   221.118001                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_blocks::.cpu.l1d.prefetcher   290.769554                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.431871                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::.cpu.l1d.prefetcher     0.567909                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999780                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1022          286                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::1           20                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::2          178                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::3           84                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::4            4                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1022     0.558594                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.occ_task_id_percent::1024     0.441406                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           1510282955                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          1510282955                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57400508750                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst        48399535                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total            48399535                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst       48399535                       # number of overall hits
system.cpu.l1i.overall_hits::total           48399535                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst          2989                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total              2989                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst         2989                       # number of overall misses
system.cpu.l1i.overall_misses::total             2989                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst    150868000                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total    150868000                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst    150868000                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total    150868000                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst     48402524                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total        48402524                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst     48402524                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total       48402524                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.000062                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.000062                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.000062                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.000062                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 50474.406156                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 50474.406156                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 50474.406156                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 50474.406156                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_hits::.cpu.inst          688                       # number of demand (read+write) MSHR hits
system.cpu.l1i.demand_mshr_hits::total            688                       # number of demand (read+write) MSHR hits
system.cpu.l1i.overall_mshr_hits::.cpu.inst          688                       # number of overall MSHR hits
system.cpu.l1i.overall_mshr_hits::total           688                       # number of overall MSHR hits
system.cpu.l1i.demand_mshr_misses::.cpu.inst         2301                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total         2301                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst         2301                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total         2301                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst    119441750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total    119441750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst    119441750                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total    119441750                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 51908.626684                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 51908.626684                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 51908.626684                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 51908.626684                       # average overall mshr miss latency
system.cpu.l1i.replacements                      1788                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst       48399535                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total           48399535                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst         2989                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total             2989                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst    150868000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total    150868000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst     48402524                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total       48402524                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.000062                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.000062                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 50474.406156                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 50474.406156                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_hits::.cpu.inst          688                       # number of ReadReq MSHR hits
system.cpu.l1i.ReadReq_mshr_hits::total           688                       # number of ReadReq MSHR hits
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst         2301                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total         2301                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst    119441750                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total    119441750                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 51908.626684                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 51908.626684                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED  57400508750                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.872823                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs                 130201                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs                 1789                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs                72.778647                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.872823                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999752                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999752                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses            387222493                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses           387222493                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57400508750                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    29460312                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 3889274                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  451                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                8941                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 792773                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    7                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                      6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  57400508750                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 469346                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 32071620                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4873153                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12113                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  96300048                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              95570418                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              802716456                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10670                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               39735508                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               54728300                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3897433                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              59                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          1093694454                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  2206512956                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               1416162229                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  35568474                       # Number of floating rename lookups
system.cpu.rename.committedMaps            1059581648                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 34112806                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     794                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 739                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 182819787                       # count of insts added to the skid buffer
system.cpu.rob.reads                        974899600                       # The number of ROB reads
system.cpu.rob.writes                      1596961877                       # The number of ROB writes
system.cpu.thread_0.numInsts                500000005                       # Number of Instructions committed
system.cpu.thread_0.numOps                  772693198                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp            96246                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty       120786                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict          46450                       # Transaction distribution
system.l1_to_l2.trans_dist::UpgradeReq              1                       # Transaction distribution
system.l1_to_l2.trans_dist::UpgradeResp             1                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq            7922                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp           7922                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq        96246                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port       305091                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port         6389                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total               311480                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port     11106304                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port       147200                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total              11253504                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                          64094                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                  3143552                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples          168262                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.007518                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.086380                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0                166997     99.25%     99.25% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                  1265      0.75%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total            168262                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED  57400508750                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy          78062054                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             0.1                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy         50933750                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            0.1                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy          1152492                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.0                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst             161                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           18745                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.l1d.prefetcher        17151                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               36057                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            161                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          18745                       # number of overall hits
system.l2cache.overall_hits::.cpu.l1d.prefetcher        17151                       # number of overall hits
system.l2cache.overall_hits::total              36057                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2139                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         11205                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.l1d.prefetcher        54766                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             68110                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2139                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        11205                       # number of overall misses
system.l2cache.overall_misses::.cpu.l1d.prefetcher        54766                       # number of overall misses
system.l2cache.overall_misses::total            68110                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    117830750                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    724772000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.l1d.prefetcher   3874801657                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   4717404407                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    117830750                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    724772000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.l1d.prefetcher   3874801657                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   4717404407                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2300                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        29950                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.l1d.prefetcher        71917                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          104167                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2300                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        29950                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.l1d.prefetcher        71917                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         104167                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.930000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.374124                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.l1d.prefetcher     0.761517                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.653854                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.930000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.374124                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.l1d.prefetcher     0.761517                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.653854                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 55086.839645                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64682.909415                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.l1d.prefetcher 70751.956634                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69261.553472                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 55086.839645                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64682.909415                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.l1d.prefetcher 70751.956634                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69261.553472                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          49117                       # number of writebacks
system.l2cache.writebacks::total                49117                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2139                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        11205                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.l1d.prefetcher        54766                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        68110                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2139                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        11205                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.l1d.prefetcher        54766                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        68110                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117296000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    721970750                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.l1d.prefetcher   3861110157                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   4700376907                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117296000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    721970750                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.l1d.prefetcher   3861110157                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   4700376907                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.930000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.374124                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.l1d.prefetcher     0.761517                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.653854                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.930000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.374124                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.l1d.prefetcher     0.761517                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.653854                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 54836.839645                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 64432.909415                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.l1d.prefetcher 70501.956634                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 69011.553472                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 54836.839645                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 64432.909415                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 70501.956634                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 69011.553472                       # average overall mshr miss latency
system.l2cache.replacements                     64093                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        71669                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        71669                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        71669                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        71669                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          637                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          637                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          883                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              883                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         7039                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           7039                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    461958750                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    461958750                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         7922                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         7922                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.888538                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.888538                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65628.462850                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65628.462850                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         7039                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         7039                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    460199000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    460199000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.888538                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.888538                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 65378.462850                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65378.462850                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          161                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        17862                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.l1d.prefetcher        17151                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        35174                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2139                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4166                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.l1d.prefetcher        54766                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        61071                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    117830750                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    262813250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.l1d.prefetcher   3874801657                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   4255445657                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2300                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        22028                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.l1d.prefetcher        71917                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        96245                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.930000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.189123                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.l1d.prefetcher     0.761517                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.634537                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 55086.839645                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 63085.273644                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.l1d.prefetcher 70751.956634                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69680.300912                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2139                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4166                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.l1d.prefetcher        54766                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        61071                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117296000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    261771750                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.l1d.prefetcher   3861110157                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   4240177907                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.930000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.189123                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.l1d.prefetcher     0.761517                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.634537                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 54836.839645                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62835.273644                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 70501.956634                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69430.300912                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  57400508750                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4092.393330                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 198962                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                64093                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.104270                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    11.725715                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    16.840567                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1232.217134                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.l1d.prefetcher  2831.609914                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002863                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.004111                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.300834                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.l1d.prefetcher     0.691311                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999119                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         2680                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         1416                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           20                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          180                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1916                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          564                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1019                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          291                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.654297                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.345703                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              3385005                       # Number of tag accesses
system.l2cache.tags.data_accesses             3385005                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57400508750                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples     49117.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2139.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     11189.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.l1d.prefetcher::samples     54742.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.001073775750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          2911                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          2911                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               179989                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               46354                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        68110                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       49117                       # Number of write requests accepted
system.mem_ctrl.readBursts                      68110                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     49117                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      40                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        2.97                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       26.55                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  68110                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 49117                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    22730                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    20636                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                    21409                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                     1655                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                      790                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                      426                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                      187                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                       92                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                       51                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                       41                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                      23                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                      15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     947                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     950                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    1011                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    1036                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    2879                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    2894                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    3063                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    3136                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    3178                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    2914                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    2945                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    4028                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    3038                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    3059                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    3812                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    2958                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    2926                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    4216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                      62                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples         2911                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       23.383717                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      18.430404                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      78.205387                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127           2866     98.45%     98.45% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           35      1.20%     99.66% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            6      0.21%     99.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            2      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::640-767            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3840-3967            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           2911                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         2911                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.872896                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.817255                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.431479                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16              1957     67.23%     67.23% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 2      0.07%     67.30% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               679     23.33%     90.62% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                60      2.06%     92.68% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20               130      4.47%     97.15% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                27      0.93%     98.08% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22                51      1.75%     99.83% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::23                 3      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::24                 1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::27                 1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           2911                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                     2560                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                  4359040                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               3143488                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                      75.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      54.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                    57382179250                       # Total gap between requests
system.mem_ctrl.avgGap                      489496.27                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       136896                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data       716096                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.l1d.prefetcher      3503488                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks      3143488                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 2384926.597013828810                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 12475429.496955459937                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.l1d.prefetcher 61035835.331337541342                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 54764113.915627963841                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         2139                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data        11205                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.l1d.prefetcher        54766                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks        49117                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     63285990                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data    439195975                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.l1d.prefetcher   2461316042                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 1247403995932                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     29586.72                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     39196.43                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.l1d.prefetcher     44942.41                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks  25396583.58                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       136896                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data       717120                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.l1d.prefetcher      3505024                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total        4359040                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       136896                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       136896                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks      3143488                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total      3143488                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         2139                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data        11205                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.l1d.prefetcher        54766                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total           68110                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks        49117                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total          49117                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst       2384927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data      12493269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.l1d.prefetcher     61062595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total          75940790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst      2384927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total      2384927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks     54764114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         54764114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks     54764114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst      2384927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data     12493269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.l1d.prefetcher     61062595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        130704904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                 68070                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                49117                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0          4439                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1          4426                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2          4221                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3          4231                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4          4279                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5          4158                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6          4006                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7          4130                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8          4090                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9          4190                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10         4517                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11         4255                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12         4391                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13         4409                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14         4244                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15         4084                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0          2951                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1          3227                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2          3090                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3          3165                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4          3204                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5          2961                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6          2916                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7          2947                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8          2893                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9          3213                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10         3336                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11         3149                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12         3295                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13         2875                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14         2966                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15         2929                       # Per bank write bursts
system.mem_ctrl.dram.totQLat               1687485507                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat              340350000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat          2963798007                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 24790.44                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            43540.44                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                56133                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits               43921                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             82.46                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            89.42                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples        17133                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   437.749839                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   299.944133                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   367.943400                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127         1646      9.61%      9.61% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255         7957     46.44%     56.05% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383          982      5.73%     61.78% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511          813      4.75%     66.53% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639          614      3.58%     70.11% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767          329      1.92%     72.03% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895          490      2.86%     74.89% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023          268      1.56%     76.45% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151         4034     23.55%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total        17133                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                4356480                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten             3143488                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW                75.896191                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                54.764114                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     1.02                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 0.59                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.43                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                85.38                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57400508750                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy         59761800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy         31764150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy       241974600                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy      127686420                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 4531126080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy   4362086310                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy  18368459520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy    27722858880                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    482.972355                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  47689000518                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1916720000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   7794788232                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy         62567820                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy         33255585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy       244045200                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy      128704320                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 4531126080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy   4598001900                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  18169793760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy    27767494665                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    483.749975                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  47170441766                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1916720000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   8313346984                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  57400508750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              61071                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49117                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14363                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7039                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7039                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61071                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port       199700                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total       199700                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 199700                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port      7502528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total      7502528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 7502528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             68110                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   68110    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               68110                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57400508750                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            45210067                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           34602993                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
