0:	input_addr
4:	output_addr
8:	const_1
12:	_start
---
mem[0..11]: 	80 00 00 00 84 00 00 00 01 00 00 00
mem[12..19]: 	FetchP 0 	@_start
mem[20..23]: 	AStore
mem[24..27]: 	Fetch
mem[28..35]: 	FetchP 8
mem[36..39]: 	Xor
mem[40..47]: 	FetchP 4
mem[48..51]: 	AStore
mem[52..55]: 	Store
mem[56..59]: 	Halt
---
