[ 2418.646063] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.646065] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.646065] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.646072] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.646073] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.646074] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.646075] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-50, count:1
[ 2418.646076] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.646077] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.646077] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.646079] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.646079] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-115, count:1
[ 2418.646081] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.646084] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.646090] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.646097] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.646100] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.646104] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.646107] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.646116] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.646119] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.646119] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.646121] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.646121] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.646122] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.646123] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.646125] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.646131] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.646134] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.646142] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.646147] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.646151] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.646156] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-3, count:1
[ 2418.646162] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.646164] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.646167] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.646173] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.646177] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.646179] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.646179] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.646186] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.646187] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.646190] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.646192] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-10, count:1
[ 2418.646203] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.646206] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.646209] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.646212] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.646220] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.646223] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.646226] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.646234] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.646235] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.646237] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.646237] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-5, count:1
[ 2418.646238] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.646239] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.646240] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.646241] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.646251] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.646254] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.646257] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.646268] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.646272] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.646280] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.646282] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.646282] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.646283] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.646284] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.646285] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.646286] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.646287] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.646299] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; })-0, count:4
[ 2418.646304] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.646307] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.646996] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32)))); } while (0); } while (0); val; })-0, count:4
[ 2418.646997] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.646998] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659444] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659446] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659447] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659448] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2418.659449] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659450] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659451] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659452] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.659453] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659455] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659456] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659462] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659463] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659464] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659465] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659466] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659467] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659467] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659469] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.659470] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659472] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659472] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659478] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659480] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659480] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659481] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659482] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659483] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659483] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659484] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659486] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659486] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659493] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659494] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659495] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659496] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2418.659497] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659498] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659498] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659500] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.659501] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659503] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659503] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659510] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659510] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659512] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659512] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659514] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659514] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659515] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659516] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659517] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659518] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659519] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659519] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659521] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659521] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659523] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659523] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659524] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659526] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659526] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659527] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659528] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659529] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659530] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659531] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659532] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659533] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659533] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659535] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659535] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659536] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659537] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659538] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659539] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659540] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659541] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659541] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659542] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659544] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659544] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659545] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659546] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659546] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659548] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659549] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659550] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659550] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659551] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659553] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659553] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659554] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659555] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659555] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659557] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659557] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659559] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659559] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659560] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659562] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659562] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659563] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659564] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659564] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659566] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659566] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659568] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659568] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659569] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659570] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659571] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659572] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659573] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659573] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659575] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659575] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659576] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659577] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659578] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659579] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659580] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659581] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659581] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659582] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659584] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659584] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659585] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659586] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659586] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659588] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659588] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659590] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659590] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659591] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659592] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659593] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659594] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659595] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659595] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659597] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659597] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659599] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659599] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659600] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659601] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659602] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659603] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659603] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659604] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659606] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659606] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659607] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659608] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659609] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659610] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659611] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659612] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659612] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659613] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659615] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659615] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659616] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659617] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659617] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659619] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.659620] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659622] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659622] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659630] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659632] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659632] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659634] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659634] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659635] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659636] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659636] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659638] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659638] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659641] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659642] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659643] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659644] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659644] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659645] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659646] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659647] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659648] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659649] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659651] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659652] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659653] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659654] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659654] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659655] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659656] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659657] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659658] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659659] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659661] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659662] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659663] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659664] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659665] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659665] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659666] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659667] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659668] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659669] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659671] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659672] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659673] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659674] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659675] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659675] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659676] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659677] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659678] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659679] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659681] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659682] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659683] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659684] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659684] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659685] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659686] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659687] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659688] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659689] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659691] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659692] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659693] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659694] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659695] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659695] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659696] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659697] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659698] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659699] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659701] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659703] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659703] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659704] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659705] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659705] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659706] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659707] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659708] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659709] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659711] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659713] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659713] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659714] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659715] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659715] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659716] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659717] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659718] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659719] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659721] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659723] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659724] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659725] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659725] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659726] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659727] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659728] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659729] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659730] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659732] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659733] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659734] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659735] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659735] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659736] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659737] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659738] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659739] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659740] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659742] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659743] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659744] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659745] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659745] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659746] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659747] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659747] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659749] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659750] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659752] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659753] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659754] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659755] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659756] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659756] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659757] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659758] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659759] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659760] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659762] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659764] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659764] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659765] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659766] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659766] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659767] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659768] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659769] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659770] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659772] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659774] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659774] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659775] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659776] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659776] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659777] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659778] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659779] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659780] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659782] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659783] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659784] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659785] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659786] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659786] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659787] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659788] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659789] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659790] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659792] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659793] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659794] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659795] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659796] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659796] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659797] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659798] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659799] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659800] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659802] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659804] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659804] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659805] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659806] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659806] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659807] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659808] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659809] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659810] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659812] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659814] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659814] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659815] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659816] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659817] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659817] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659818] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659819] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659820] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659822] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659824] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659824] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659825] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659826] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659827] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659827] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659828] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659830] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659830] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659832] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659834] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659834] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659836] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659836] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659837] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659838] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659838] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659840] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659840] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659843] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659844] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659844] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659846] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659846] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659847] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659848] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659848] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659850] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659850] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659854] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659855] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659856] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659857] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659857] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659858] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659859] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659860] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659861] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659862] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659864] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659865] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659866] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659867] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659868] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659868] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659869] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659870] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659871] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659872] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659878] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659879] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659881] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659881] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659883] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659883] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659884] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659885] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.659886] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659888] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659888] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659894] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659895] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659896] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659897] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659898] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659898] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659899] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659900] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659901] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659902] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659908] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659909] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659911] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659911] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659913] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659913] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659914] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659915] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.659916] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659918] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659918] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659924] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659926] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659926] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659927] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659928] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659928] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659929] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659930] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659931] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659932] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659943] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659943] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659945] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659945] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659947] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659947] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659948] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659949] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.659950] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659952] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659953] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659958] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659960] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659960] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659961] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659962] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659963] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659963] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.659964] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659965] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659966] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659973] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659974] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659975] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659976] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.659977] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659977] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.659978] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659980] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.659981] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.659982] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.659983] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.659989] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659990] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.659991] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.659992] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.659993] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659994] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.659995] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.659996] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2418.659997] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.659998] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.659998] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660000] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660000] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2418.660002] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660002] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660003] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660004] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660005] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2418.660006] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660007] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660007] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660008] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.660009] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660010] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660011] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660068] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660069] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660070] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660071] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.660072] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660073] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660073] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660075] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660076] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660078] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660078] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660084] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660086] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.660086] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.660087] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.660088] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660089] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660090] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.660090] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660092] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660092] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660099] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660100] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660101] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660102] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2418.660103] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660104] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660104] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660106] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660107] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660108] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660109] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660115] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660116] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660117] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660118] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.660119] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660119] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660120] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660122] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660123] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660124] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660125] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660131] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660132] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.660133] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.660133] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.660134] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660135] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660136] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.660136] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660138] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660139] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660145] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660146] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660147] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660148] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.660149] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660149] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660150] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660152] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660153] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660154] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660155] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660160] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660162] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.660162] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.660164] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.660164] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660165] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660167] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660167] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2418.660168] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660169] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660170] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660171] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660172] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2418.660173] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660174] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660174] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660175] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.660176] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660177] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660178] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660185] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660185] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660187] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660187] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2418.660188] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660189] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660190] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660191] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660193] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660194] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660195] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660201] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660201] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660203] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660203] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2418.660204] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660205] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660206] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660207] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660208] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660210] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660211] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660216] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660217] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660218] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660219] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2418.660220] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660221] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660221] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660223] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660223] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2418.660225] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660225] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660226] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660227] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.660227] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660229] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660229] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660236] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660236] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660238] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660238] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-96, count:1
[ 2418.660240] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660240] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660241] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660242] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660243] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660245] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660246] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660251] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660252] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660254] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660254] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1e, count:1
[ 2418.660255] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660256] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660257] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660258] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660259] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660261] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660261] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660267] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660268] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660270] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660270] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2418.660271] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660272] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660272] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660274] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660275] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660277] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660277] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660283] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660284] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660285] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660286] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2418.660287] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660288] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660288] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660289] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.660290] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660291] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660292] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660298] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660299] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660301] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660301] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2418.660302] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660303] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660303] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660305] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660306] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660308] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660308] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660314] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660315] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660316] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660317] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2418.660318] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660319] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660319] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660321] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660322] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660323] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660324] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660330] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660331] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660333] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660333] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.660334] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660335] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660336] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660337] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660338] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660340] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660340] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660346] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660348] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.660348] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.660349] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.660350] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660350] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660351] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.660352] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660353] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660354] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660361] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660361] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660363] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660363] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.660365] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660365] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660366] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660367] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660368] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660370] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660370] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660376] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660378] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.660378] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.660380] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.660380] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660381] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660382] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.660382] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660384] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660384] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660391] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660392] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660393] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660394] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.660395] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660395] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660396] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660398] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660399] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660401] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660401] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660407] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660408] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.660409] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.660410] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.660411] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660411] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660412] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.660413] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660414] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660415] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660421] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660422] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660424] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660424] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2418.660425] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660426] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660427] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660428] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660429] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660431] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660432] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660437] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660438] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660440] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660440] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2418.660441] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660442] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660442] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660444] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660446] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660446] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660451] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660453] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.660453] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.660455] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.660455] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660456] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660456] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.660457] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660459] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660459] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660466] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660466] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660468] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660468] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2418.660469] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660470] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660471] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660472] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660473] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660475] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660475] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660481] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660482] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660484] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660484] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.660485] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660486] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660486] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660488] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660489] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660491] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660491] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660497] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660498] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.660499] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.660500] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.660500] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660501] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660502] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.660503] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660504] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660505] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660511] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660512] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660513] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660514] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.660515] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660515] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660516] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660518] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660519] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660520] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660521] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660526] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660528] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.660528] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.660530] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.660530] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660531] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660532] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.660532] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660534] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660534] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660541] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660542] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660543] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660544] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[ 2418.660545] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660546] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660546] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660548] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660548] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-133, count:1
[ 2418.660550] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660550] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660551] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660552] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660553] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660555] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660556] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660561] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660563] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.660563] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.660565] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.660565] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660566] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660566] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.660567] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660569] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660569] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660571] nvidia-uvm: subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660573] nvidia-uvm: subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[ 2418.660573] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[ 2418.660575] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[ 2418.660575] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660576] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660577] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.660577] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660579] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660579] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660586] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660586] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660588] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660588] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[ 2418.660590] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660590] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660591] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660592] nvidia-uvm: subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) %
[ 2418.660593] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660595] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660595] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.660601] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660602] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660603] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660604] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2418.660605] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660605] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660606] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660608] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660608] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2418.660609] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660610] nvidia-uvm: subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[ 2418.660611] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[ 2418.660612] nvidia-uvm: subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[ 2418.660613] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[ 2418.660614] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[ 2418.660614] nvidia-uvm: subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[ 2418.660615] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660616] nvidia-uvm: subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[ 2418.660616] nvidia-uvm: subch: 0, a1: (0x00000028), d1:0-0, count:4
[ 2418.660618] nvidia-uvm: subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[ 2418.660619] nvidia-uvm: subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[ 2418.810185] NVRM serverFreeResourceTree: hObject 0x0 not found for client 0xc1e00007
[ 2907.913395] nvidia-nvlink: Unregistered Nvlink Core, major device number 241
