
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118445                       # Number of seconds simulated
sim_ticks                                118445255439                       # Number of ticks simulated
final_tick                               1176304076752                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 210489                       # Simulator instruction rate (inst/s)
host_op_rate                                   270975                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5777690                       # Simulator tick rate (ticks/s)
host_mem_usage                               16944464                       # Number of bytes of host memory used
host_seconds                                 20500.45                       # Real time elapsed on the host
sim_insts                                  4315114763                       # Number of instructions simulated
sim_ops                                    5555101195                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       771456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       920192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       340864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       504576                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2544000                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1938176                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1938176                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6027                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7189                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2663                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3942                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19875                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15142                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15142                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10807                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6513186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7768922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17291                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      2877819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      4259993                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                21478277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10807                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15129                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17291                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15129                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              58356                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16363475                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16363475                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16363475                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6513186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7768922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17291                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      2877819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      4259993                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               37841752                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142191184                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23169756                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19081439                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932074                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9413377                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8666960                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437664                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87716                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104464227                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128045290                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23169756                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11104624                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27190139                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6260746                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4447904                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12102342                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573076                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140398927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.552363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113208788     80.63%     80.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782922      1.98%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2361218      1.68%     84.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2378746      1.69%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2271786      1.62%     87.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124486      0.80%     88.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779205      0.55%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979521      1.41%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13512255      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140398927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162948                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.900515                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103297513                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5860056                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26841831                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109295                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4290223                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3729171                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6435                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154445123                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50932                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4290223                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103812137                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3425627                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1285937                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26425878                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1159117                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152997210                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          449                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399709                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623583                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8983                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214052930                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713151724                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713151724                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45793705                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33718                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17696                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3797984                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15188192                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7903286                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310583                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1696236                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149132426                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33717                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139196290                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108144                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25191836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57151237                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1673                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140398927                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.991434                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.586339                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83034224     59.14%     59.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23709844     16.89%     76.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11947771      8.51%     84.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7816417      5.57%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6905607      4.92%     95.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703307      1.93%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3065492      2.18%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120382      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95883      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140398927                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976478     74.73%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157791     12.08%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172482     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114959102     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013030      1.45%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362117     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7846019      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139196290                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.978938                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306751                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009388                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420206402                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174358644                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135081769                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140503041                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201617                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2976063                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1271                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          673                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       161616                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          591                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4290223                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2772935                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       247888                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149166143                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1166040                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15188192                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7903286                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17695                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        197572                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13107                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          673                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148547                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085566                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234113                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136822331                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111981                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373959                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21956538                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19288753                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7844557                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.962242                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135088421                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135081769                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81524187                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221169512                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.950001                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368605                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26751636                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957131                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136108704                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.899442                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714300                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87009284     63.93%     63.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22505979     16.54%     80.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10806845      7.94%     88.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816439      3.54%     91.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766824      2.77%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1538884      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564613      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095152      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3004684      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136108704                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3004684                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282277572                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302637619                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54522                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1792257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.421912                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.421912                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.703278                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.703278                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618299920                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186398714                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145820830                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142191184                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21196678                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18575192                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1652973                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10517567                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10234757                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1474704                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51587                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111802658                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117834201                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21196678                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11709461                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23970017                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5394116                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1607377                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12743875                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1042548                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141111530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.949581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.318669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117141513     83.01%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1205381      0.85%     83.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2208693      1.57%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1850118      1.31%     86.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3394587      2.41%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3672012      2.60%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          800332      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          627836      0.44%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10211058      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141111530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.149072                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.828703                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111002826                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2589234                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23769407                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23510                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3726552                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2275653                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4932                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132959804                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3726552                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111443170                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1112484                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       734487                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23341315                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       753521                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132030120                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         83860                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       435703                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175330158                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    599049278                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    599049278                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141547240                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33782918                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18834                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9420                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2464474                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21989613                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4265883                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77120                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       949589                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130485470                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18832                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122602170                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        98507                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21539933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46391937                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141111530                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.868832                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478988                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90098334     63.85%     63.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20758540     14.71%     78.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10419800      7.38%     85.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6864069      4.86%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7142097      5.06%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3692832      2.62%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1649503      1.17%     99.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       408583      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77772      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141111530                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         304150     60.07%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     60.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        125505     24.79%     84.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76682     15.14%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96767431     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1026464      0.84%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9414      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20563533     16.77%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4235328      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122602170                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.862235                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             506337                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004130                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386920714                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152044551                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119830048                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123108507                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       227248                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3953433                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          316                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       131245                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3726552                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         714691                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        47611                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130504302                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45512                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21989613                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4265883                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9420                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32189                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          172                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          316                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       799326                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       981972                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1781298                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121286429                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20246230                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1315741                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24481398                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18683885                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4235168                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.852981                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119937981                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119830048                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69218548                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164298832                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.842739                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421297                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95121587                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108036702                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22468446                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18824                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1657467                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137384978                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.786379                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.661903                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97258111     70.79%     70.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15567946     11.33%     82.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11261185      8.20%     90.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2516286      1.83%     92.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2862835      2.08%     94.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1014112      0.74%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4252290      3.10%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       855816      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1796397      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137384978                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95121587                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108036702                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22170818                       # Number of memory references committed
system.switch_cpus1.commit.loads             18036180                       # Number of loads committed
system.switch_cpus1.commit.membars               9412                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16920152                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94304426                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1458862                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1796397                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266093729                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          264736926                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1079654                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95121587                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108036702                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95121587                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.494836                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.494836                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.668970                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.668970                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       561145494                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157403968                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139501664                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18824                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142191184                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23991498                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19653919                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2036388                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9874755                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9491383                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2457103                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93861                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106592378                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             128776975                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23991498                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11948486                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27899264                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6073406                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3161980                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12468454                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1590575                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141673105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.112032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.536345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113773841     80.31%     80.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2252122      1.59%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3821973      2.70%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2225416      1.57%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1742675      1.23%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1535656      1.08%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          942713      0.67%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2362209      1.67%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13016500      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141673105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168727                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.905661                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105919947                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4350619                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27311053                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72276                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4019204                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3934095                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155194499                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4019204                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106454188                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         606900                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2831973                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26831637                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       929198                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154141081                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         94782                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       535836                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    217656368                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    717122273                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    717122273                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174456211                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43200127                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34711                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17381                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2700885                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14301065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7324082                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71132                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1664752                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         149085846                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34711                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140057243                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        88518                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22038669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     48711736                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    141673105                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.988594                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.548098                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84504973     59.65%     59.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21956223     15.50%     75.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11818338      8.34%     83.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8771060      6.19%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8554097      6.04%     95.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3159545      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2406214      1.70%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       321473      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       181182      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141673105                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         125090     28.11%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166055     37.32%     65.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       153863     34.58%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118218598     84.41%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1893510      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17330      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12629788      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7298017      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140057243                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.984992                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             445008                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    422321113                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171159463                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137064549                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140502251                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       286499                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2965054                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       115408                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4019204                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         406090                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54277                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    149120557                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       777178                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14301065                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7324082                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17381                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44080                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          237                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1174492                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1077549                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2252041                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    137868911                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12314893                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2188328                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19612698                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19514918                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7297805                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.969602                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137064609                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137064549                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81035352                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        224455342                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.963945                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361031                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101433576                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125031326                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24089455                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34660                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2053490                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137653901                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.908302                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.716031                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     87086373     63.26%     63.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24368849     17.70%     80.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9532961      6.93%     87.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5013336      3.64%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4268899      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2057027      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       959888      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1496056      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2870512      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137653901                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101433576                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125031326                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18544685                       # Number of memory references committed
system.switch_cpus2.commit.loads             11336011                       # Number of loads committed
system.switch_cpus2.commit.membars              17330                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18140695                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112560401                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2586012                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2870512                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           283904170                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          302262429                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23845                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 518079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101433576                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125031326                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101433576                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.401816                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.401816                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.713361                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.713361                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       620017421                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191378978                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      144929648                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34660                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142191184                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22198105                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18297937                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1982868                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9123362                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8518731                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2329946                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87618                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108214553                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             121929967                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22198105                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10848677                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25488269                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5862222                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2804830                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12553572                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1641088                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140354039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.066770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.486663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114865770     81.84%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1323815      0.94%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1878618      1.34%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2461856      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2763310      1.97%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2056452      1.47%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1184043      0.84%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1742343      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12077832      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140354039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.156114                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.857507                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107022412                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4395932                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25031268                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58273                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3846153                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3546758                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147135322                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3846153                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107761501                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1051536                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2015697                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24353188                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1325958                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146159753                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          430                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        267594                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       548403                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          278                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    203824394                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    682829780                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    682829780                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166596004                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37228343                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38594                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22331                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4002403                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13890892                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7219864                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119659                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1574422                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142065309                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38555                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        132975221                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27017                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20401662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48111403                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6031                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140354039                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.947427                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.506454                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84078967     59.90%     59.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22668826     16.15%     76.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12560498      8.95%     85.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8092031      5.77%     90.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7429620      5.29%     96.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2963778      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1797898      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       514820      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       247601      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140354039                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          63998     22.77%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93747     33.35%     56.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123359     43.88%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111640226     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2028204      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16263      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12127670      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7162858      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     132975221                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.935186                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281104                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    406612600                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162505854                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130436387                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133256325                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       325105                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2897250                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          152                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       173298                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           51                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3846153                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         789767                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108251                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142103864                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1315701                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13890892                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7219864                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22293                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         82645                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1166909                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1118306                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2285215                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131176747                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11963598                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1798472                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19124828                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18381816                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7161230                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.922538                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130436570                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130436387                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76403886                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207534837                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.917331                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368150                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97567003                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    119914086                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22198355                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32524                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2015289                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    136507886                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.878441                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.684870                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     87899075     64.39%     64.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23372373     17.12%     81.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9179653      6.72%     88.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4722887      3.46%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4119945      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1979907      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1715235      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       807467      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2711344      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    136507886                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97567003                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     119914086                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18040205                       # Number of memory references committed
system.switch_cpus3.commit.loads             10993639                       # Number of loads committed
system.switch_cpus3.commit.membars              16262                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17198444                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108086338                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2446763                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2711344                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           275908983                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288071106                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1837145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97567003                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            119914086                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97567003                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.457370                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.457370                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.686168                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.686168                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591094164                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      180971984                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      137830539                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32524                       # number of misc regfile writes
system.l2.replacements                          19875                       # number of replacements
system.l2.tagsinuse                      131071.960230                       # Cycle average of tags in use
system.l2.total_refs                          2011043                       # Total number of references to valid blocks.
system.l2.sampled_refs                         150947                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.322842                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         33715.603871                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.952755                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3181.327900                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.932912                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3629.200736                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.009372                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1341.811109                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.995882                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1978.255981                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          29000.496833                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            108.071803                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          20347.978797                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          15090.332872                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst              0.976398                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          22624.013010                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.257230                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.024272                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.027689                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000115                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.010237                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.015093                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.221256                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000825                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.155243                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.115130                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000007                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.172608                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        90686                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39909                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        30734                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        47180                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  208509                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            70893                       # number of Writeback hits
system.l2.Writeback_hits::total                 70893                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        90686                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39909                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        30734                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        47180                       # number of demand (read+write) hits
system.l2.demand_hits::total                   208509                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        90686                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39909                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        30734                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        47180                       # number of overall hits
system.l2.overall_hits::total                  208509                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         6027                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7189                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2663                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3933                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 19866                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   9                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         6027                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7189                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2663                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3942                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19875                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         6027                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7189                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2663                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3942                       # number of overall misses
system.l2.overall_misses::total                 19875                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1760658                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1213987260                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2360414                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1425461078                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2716294                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    547307639                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2465404                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    792824981                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3988883728                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      1808680                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1808680                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1760658                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1213987260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2360414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1425461078                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2716294                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    547307639                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2465404                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    794633661                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3990692408                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1760658                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1213987260                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2360414                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1425461078                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2716294                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    547307639                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2465404                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    794633661                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3990692408                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96713                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47098                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33397                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51113                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              228375                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        70893                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             70893                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 9                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96713                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47098                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33397                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51122                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               228384                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96713                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47098                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33397                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51122                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              228384                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.062318                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.152639                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.079738                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.076947                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.086989                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.062318                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.152639                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.079738                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.077110                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087024                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.062318                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.152639                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.079738                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.077110                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087024                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 176065.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 201424.798407                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       168601                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 198283.638615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 169768.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 205522.958693                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 176100.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 201582.756420                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 200789.475888                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 200964.444444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 200964.444444                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 176065.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 201424.798407                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       168601                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 198283.638615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 169768.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 205522.958693                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 176100.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 201581.344749                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 200789.555119                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 176065.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 201424.798407                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       168601                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 198283.638615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 169768.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 205522.958693                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 176100.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 201581.344749                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 200789.555119                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15142                       # number of writebacks
system.l2.writebacks::total                     15142                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         6027                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7189                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2663                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3933                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            19866                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              9                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         6027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19875                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         6027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19875                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1178874                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    862841242                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1545922                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1006549913                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1785612                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    392185989                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1648941                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    563575702                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2831312195                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data      1284765                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1284765                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1178874                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    862841242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1545922                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1006549913                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1785612                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    392185989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1648941                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    564860467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2832596960                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1178874                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    862841242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1545922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1006549913                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1785612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    392185989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1648941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    564860467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2832596960                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062318                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.152639                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.079738                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.076947                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.086989                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.062318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.152639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.079738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.077110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.087024                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.062318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.152639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.079738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.077110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.087024                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117887.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 143162.641779                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       110423                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140012.507025                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 111600.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 147272.245212                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 117781.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 143294.101704                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 142520.497080                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 142751.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 142751.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 117887.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 143162.641779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst       110423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140012.507025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 111600.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 147272.245212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 117781.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 143292.863267                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 142520.601761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 117887.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 143162.641779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst       110423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140012.507025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 111600.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 147272.245212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 117781.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 143292.863267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 142520.601761                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.952750                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012109993                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840199.987273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.952750                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015950                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881335                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12102332                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12102332                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12102332                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12102332                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12102332                       # number of overall hits
system.cpu0.icache.overall_hits::total       12102332                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1948658                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1948658                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1948658                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1948658                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1948658                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1948658                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12102342                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12102342                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12102342                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12102342                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12102342                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12102342                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 194865.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 194865.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 194865.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 194865.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 194865.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 194865.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1843858                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1843858                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1843858                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1843858                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1843858                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1843858                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 184385.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 184385.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 184385.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 184385.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 184385.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 184385.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96713                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191230186                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96969                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1972.075467                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.497841                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.502159                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916007                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083993                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10965678                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10965678                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17244                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17244                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18675098                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18675098                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18675098                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18675098                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400171                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400171                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400276                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400276                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400276                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400276                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34437543763                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34437543763                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8372774                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8372774                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34445916537                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34445916537                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34445916537                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34445916537                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365849                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365849                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075374                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075374                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075374                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075374                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035208                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035208                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020984                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020984                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020984                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020984                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 86057.070010                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86057.070010                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79740.704762                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79740.704762                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 86055.413107                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86055.413107                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 86055.413107                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86055.413107                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19533                       # number of writebacks
system.cpu0.dcache.writebacks::total            19533                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303458                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303458                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303563                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303563                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303563                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303563                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96713                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96713                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96713                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96713                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96713                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96713                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7348534688                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7348534688                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7348534688                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7348534688                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7348534688                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7348534688                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008509                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008509                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005070                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005070                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005070                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005070                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 75982.904966                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 75982.904966                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 75982.904966                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 75982.904966                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 75982.904966                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 75982.904966                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.932905                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924209849                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708336.134935                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.932905                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022328                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866880                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12743859                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12743859                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12743859                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12743859                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12743859                       # number of overall hits
system.cpu1.icache.overall_hits::total       12743859                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2832785                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2832785                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2832785                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2832785                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2832785                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2832785                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12743875                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12743875                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12743875                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12743875                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12743875                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12743875                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 177049.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 177049.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 177049.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 177049.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 177049.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 177049.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2497214                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2497214                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2497214                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2497214                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2497214                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2497214                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 178372.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 178372.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 178372.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 178372.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 178372.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 178372.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47098                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227438953                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47354                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4802.951240                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.446177                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.553823                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825962                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174038                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18335120                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18335120                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4115798                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4115798                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9419                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9419                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9412                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9412                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22450918                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22450918                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22450918                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22450918                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       161924                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       161924                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       161924                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        161924                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       161924                       # number of overall misses
system.cpu1.dcache.overall_misses::total       161924                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16167645502                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16167645502                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16167645502                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16167645502                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16167645502                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16167645502                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18497044                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18497044                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4115798                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4115798                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9412                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9412                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22612842                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22612842                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22612842                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22612842                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008754                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008754                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007161                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007161                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007161                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007161                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99847.122737                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99847.122737                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99847.122737                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99847.122737                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99847.122737                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99847.122737                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17051                       # number of writebacks
system.cpu1.dcache.writebacks::total            17051                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       114826                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       114826                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       114826                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       114826                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       114826                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       114826                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47098                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47098                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47098                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47098                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47098                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47098                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4102504104                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4102504104                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4102504104                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4102504104                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4102504104                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4102504104                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002083                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002083                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87105.696717                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87105.696717                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87105.696717                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87105.696717                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87105.696717                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87105.696717                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.009364                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018819002                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205235.935065                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.009364                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024053                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738797                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12468437                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12468437                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12468437                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12468437                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12468437                       # number of overall hits
system.cpu2.icache.overall_hits::total       12468437                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3099898                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3099898                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3099898                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3099898                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3099898                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3099898                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12468454                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12468454                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12468454                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12468454                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12468454                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12468454                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 182346.941176                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 182346.941176                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 182346.941176                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 182346.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 182346.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 182346.941176                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2849634                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2849634                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2849634                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2849634                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2849634                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2849634                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 178102.125000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 178102.125000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 178102.125000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 178102.125000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 178102.125000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 178102.125000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33397                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163532681                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33653                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4859.378986                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.009623                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.990377                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902381                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097619                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9183275                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9183275                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7174014                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7174014                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17360                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17360                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17330                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17330                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16357289                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16357289                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16357289                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16357289                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85374                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85374                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85374                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85374                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85374                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85374                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7513441240                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7513441240                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7513441240                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7513441240                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7513441240                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7513441240                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9268649                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9268649                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7174014                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7174014                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17330                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17330                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16442663                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16442663                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16442663                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16442663                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009211                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009211                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005192                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005192                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005192                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005192                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 88006.199077                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 88006.199077                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 88006.199077                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 88006.199077                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 88006.199077                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 88006.199077                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8973                       # number of writebacks
system.cpu2.dcache.writebacks::total             8973                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        51977                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        51977                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        51977                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        51977                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        51977                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        51977                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33397                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33397                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33397                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33397                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33397                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33397                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2586228658                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2586228658                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2586228658                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2586228658                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2586228658                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2586228658                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 77438.951343                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 77438.951343                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 77438.951343                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 77438.951343                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 77438.951343                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 77438.951343                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995876                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015776977                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043816.855131                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995876                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12553556                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12553556                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12553556                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12553556                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12553556                       # number of overall hits
system.cpu3.icache.overall_hits::total       12553556                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2969315                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2969315                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2969315                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2969315                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2969315                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2969315                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12553572                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12553572                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12553572                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12553572                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12553572                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12553572                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 185582.187500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 185582.187500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 185582.187500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 185582.187500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 185582.187500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 185582.187500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2581804                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2581804                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2581804                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2581804                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2581804                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2581804                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 184414.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 184414.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 184414.571429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 184414.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 184414.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 184414.571429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51122                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172421236                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51378                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3355.935147                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.207347                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.792653                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910966                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089034                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8908465                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8908465                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7010216                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7010216                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17132                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17132                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16262                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16262                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15918681                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15918681                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15918681                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15918681                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       147971                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       147971                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2840                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2840                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       150811                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        150811                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       150811                       # number of overall misses
system.cpu3.dcache.overall_misses::total       150811                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  13585959948                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  13585959948                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    463103274                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    463103274                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  14049063222                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14049063222                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  14049063222                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14049063222                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9056436                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9056436                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7013056                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7013056                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16262                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16262                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16069492                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16069492                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16069492                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16069492                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016339                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016339                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000405                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000405                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009385                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009385                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009385                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009385                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 91815.017456                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 91815.017456                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 163064.533099                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 163064.533099                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 93156.753964                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 93156.753964                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 93156.753964                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 93156.753964                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       680422                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 85052.750000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25336                       # number of writebacks
system.cpu3.dcache.writebacks::total            25336                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        96858                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        96858                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2831                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2831                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        99689                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        99689                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        99689                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        99689                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51113                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51113                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51122                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51122                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51122                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51122                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3927248322                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3927248322                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1883380                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1883380                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3929131702                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3929131702                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3929131702                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3929131702                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005644                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005644                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003181                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003181                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003181                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003181                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 76834.627629                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 76834.627629                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 209264.444444                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 209264.444444                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 76857.941825                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 76857.941825                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 76857.941825                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 76857.941825                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
