

================================================================
== Vivado HLS Report for 'otsu'
================================================================
* Date:           Thu Aug  6 22:13:39 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        otsu_evaluator_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    5|  529357|    5|  529357|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+--------+-----------+-----------+-----------+---------+----------+
        |             |    Latency    | Iteration |  Initiation Interval  |   Trip  |          |
        |  Loop Name  |  min |   max  |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------+------+--------+-----------+-----------+-----------+---------+----------+
        |- Loop 1     |   256|     256|          1|          -|          -|      256|    no    |
        |- Loop 2     |  1024|    1024|          4|          -|          -|      256|    no    |
        |- Loop 3     |  4064|  527558| 16 ~ 2077 |          -|          -|      254|    no    |
        | + Loop 3.1  |     8|    1020|          4|          -|          -| 2 ~ 255 |    no    |
        | + Loop 3.2  |     4|    1016|          4|          -|          -| 1 ~ 254 |    no    |
        |- Loop 4     |   512|     512|          2|          -|          -|      256|    no    |
        +-------------+------+--------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|     14|      0|   1169|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    788|    476|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    855|
|Register         |        -|      -|   1146|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|     14|   1934|   2500|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|     17|      5|     14|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |otsu_udiv_32ns_32bkb_U1  |otsu_udiv_32ns_32bkb  |        0|      0|  394|  238|
    |otsu_udiv_32ns_32bkb_U2  |otsu_udiv_32ns_32bkb  |        0|      0|  394|  238|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  788|  476|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+-------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |    Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------+---------+---+----+------+-----+------+-------------+
    |scores_U  |otsu_scores  |        1|  0|   0|   256|   14|     1|         3584|
    |values_U  |otsu_values  |        1|  0|   0|   256|   32|     1|         8192|
    +----------+-------------+---------+---+----+------+-----+------+-------------+
    |Total     |             |        2|  0|   0|   512|   46|     2|        11776|
    +----------+-------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_735_p2                           |     *    |      2|  0|  20|          17|          32|
    |tmp2_fu_744_p2                           |     *    |      2|  0|  20|          17|          32|
    |tmp_12_fu_578_p2                         |     *    |      2|  0|  20|          32|           9|
    |tmp_21_fu_623_p2                         |     *    |      2|  0|  20|          32|           9|
    |tmp_29_fu_689_p2                         |     *    |      2|  0|  20|          32|          16|
    |tmp_34_fu_750_p2                         |     *    |      2|  0|  20|          17|          32|
    |tmp_36_fu_754_p2                         |     *    |      2|  0|  20|          17|          32|
    |count_1_fu_504_p2                        |     +    |      0|  0|  15|           9|           1|
    |count_2_fu_790_p2                        |     +    |      0|  0|  15|           9|           1|
    |count_pixels_over_th_fu_695_p2           |     +    |      0|  0|  39|          32|          32|
    |count_pixels_under_t_fu_628_p2           |     +    |      0|  0|  39|          32|          32|
    |scoreIter_2_fu_639_p2                    |     +    |      0|  0|  23|          16|           1|
    |scoreIter_3_fu_549_p2                    |     +    |      0|  0|  15|           9|           1|
    |scoreIter_4_fu_608_p2                    |     +    |      0|  0|  15|           9|           1|
    |sum_1_fu_584_p2                          |     +    |      0|  0|  39|          32|          32|
    |sum_over_threshold_1_fu_701_p2           |     +    |      0|  0|  39|          32|          32|
    |sum_under_threshold_1_fu_634_p2          |     +    |      0|  0|  39|          32|          32|
    |tmp_22_fu_806_p2                         |     +    |      0|  0|  39|          32|           1|
    |tmp_24_fu_817_p2                         |     +    |      0|  0|  39|          32|           1|
    |tmp_37_fu_758_p2                         |     +    |      0|  0|  39|          32|          32|
    |tmp_39_fu_778_p2                         |     +    |      0|  0|  15|           8|           1|
    |tmp_7_fu_520_p2                          |     +    |      0|  0|  39|          32|           1|
    |tmp_33_fu_718_p2                         |     -    |      0|  0|  24|          17|          17|
    |tmp_35_fu_727_p2                         |     -    |      0|  0|  24|          17|          17|
    |INPUT_STREAM_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state56_io                      |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_537_p2                        |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond1_fu_645_p2                      |   icmp   |      0|  0|  13|          16|           8|
    |exitcond_fu_593_p2                       |   icmp   |      0|  0|  11|           8|           2|
    |tmp_13_fu_784_p2                         |   icmp   |      0|  0|  13|           9|          10|
    |tmp_15_fu_603_p2                         |   icmp   |      0|  0|  13|           9|           9|
    |tmp_18_fu_846_p2                         |   icmp   |      0|  0|  18|          32|          32|
    |tmp_23_fu_811_p2                         |   icmp   |      0|  0|  18|          32|          10|
    |tmp_25_fu_822_p2                         |   icmp   |      0|  0|  18|          32|          10|
    |tmp_26_fu_656_p2                         |   icmp   |      0|  0|  18|          32|           1|
    |tmp_2_fu_492_p2                          |   icmp   |      0|  0|  18|          32|           1|
    |tmp_30_fu_662_p2                         |   icmp   |      0|  0|  18|          32|           1|
    |tmp_3_fu_498_p2                          |   icmp   |      0|  0|  13|           9|          10|
    |tmp_8_fu_527_p2                          |   icmp   |      0|  0|  18|          32|           9|
    |tmp_9_fu_532_p2                          |   icmp   |      0|  0|  18|          32|           9|
    |tmp_s_fu_543_p2                          |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_state1                          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state58                         |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1232                        |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1237                        |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op300_write_state56         |    or    |      0|  0|   2|           1|           1|
    |or_cond1_fu_668_p2                       |    or    |      0|  0|   2|           1|           1|
    |tmp_1_fu_486_p2                          |    or    |      0|  0|  32|          32|          32|
    |p_s_fu_828_p3                            |  select  |      0|  0|  32|           1|           1|
    |record_2_record_fu_864_p3                |  select  |      0|  0|  32|           1|          32|
    |record_id_2_record_i_fu_856_p3           |  select  |      0|  0|  32|           1|          32|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |     14|  0|1169|         961|         666|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n                 |    9|          2|    1|          2|
    |INPUT_STREAM_V_data_V_0_data_out         |    9|          2|    8|         16|
    |INPUT_STREAM_V_data_V_0_state            |   15|          3|    2|          6|
    |INPUT_STREAM_V_dest_V_0_data_out         |    9|          2|    1|          2|
    |INPUT_STREAM_V_dest_V_0_state            |   15|          3|    2|          6|
    |INPUT_STREAM_V_id_V_0_data_out           |    9|          2|    1|          2|
    |INPUT_STREAM_V_id_V_0_state              |   15|          3|    2|          6|
    |INPUT_STREAM_V_keep_V_0_data_out         |    9|          2|    1|          2|
    |INPUT_STREAM_V_keep_V_0_state            |   15|          3|    2|          6|
    |INPUT_STREAM_V_last_V_0_data_out         |    9|          2|    1|          2|
    |INPUT_STREAM_V_last_V_0_state            |   15|          3|    2|          6|
    |INPUT_STREAM_V_strb_V_0_data_out         |    9|          2|    1|          2|
    |INPUT_STREAM_V_strb_V_0_state            |   15|          3|    2|          6|
    |INPUT_STREAM_V_user_V_0_data_out         |    9|          2|    1|          2|
    |INPUT_STREAM_V_user_V_0_state            |   15|          3|    2|          6|
    |OUTPUT_STREAM_TDATA_blk_n                |    9|          2|    1|          2|
    |OUTPUT_STREAM_V_data_V_1_data_out        |    9|          2|    8|         16|
    |OUTPUT_STREAM_V_data_V_1_state           |   15|          3|    2|          6|
    |OUTPUT_STREAM_V_dest_V_1_data_out        |    9|          2|    1|          2|
    |OUTPUT_STREAM_V_dest_V_1_state           |   15|          3|    2|          6|
    |OUTPUT_STREAM_V_id_V_1_data_out          |    9|          2|    1|          2|
    |OUTPUT_STREAM_V_id_V_1_state             |   15|          3|    2|          6|
    |OUTPUT_STREAM_V_keep_V_1_data_out        |    9|          2|    1|          2|
    |OUTPUT_STREAM_V_keep_V_1_state           |   15|          3|    2|          6|
    |OUTPUT_STREAM_V_last_V_1_data_out        |    9|          2|    1|          2|
    |OUTPUT_STREAM_V_last_V_1_state           |   15|          3|    2|          6|
    |OUTPUT_STREAM_V_strb_V_1_data_out        |    9|          2|    1|          2|
    |OUTPUT_STREAM_V_strb_V_1_state           |   15|          3|    2|          6|
    |OUTPUT_STREAM_V_user_V_1_data_out        |    9|          2|    1|          2|
    |OUTPUT_STREAM_V_user_V_1_state           |   15|          3|    2|          6|
    |ap_NS_fsm                                |  253|         59|    1|         59|
    |ap_phi_mux_computedScore1_phi_fu_391_p4  |    9|          2|   14|         28|
    |computedScore1_reg_387                   |    9|          2|   14|         28|
    |count1_reg_423                           |    9|          2|    9|         18|
    |count_reg_272                            |    9|          2|    9|         18|
    |probability_over_thr_reg_375             |    9|          2|   32|         64|
    |probability_under_th_reg_342             |    9|          2|   32|         64|
    |record_id_reg_399                        |    9|          2|   32|         64|
    |record_reg_411                           |    9|          2|   32|         64|
    |scoreIter_1_reg_319                      |    9|          2|    9|         18|
    |scoreIter_2_in_reg_354                   |    9|          2|   16|         32|
    |scoreIter_reg_295                        |    9|          2|    9|         18|
    |scores_address0                          |   21|          4|    8|         32|
    |scores_d0                                |   15|          3|   14|         42|
    |sum_over_threshold_reg_363               |    9|          2|   32|         64|
    |sum_reg_283                              |    9|          2|   32|         64|
    |sum_under_threshold_reg_330              |    9|          2|   32|         64|
    |threshold_1_reg_307                      |    9|          2|    8|         16|
    |updateThreshold_V                        |   15|          3|    1|          3|
    |values_address0                          |   38|          7|    8|         56|
    |values_d0                                |   15|          3|   32|         96|
    |width_count_new_reg_435                  |    9|          2|   32|         64|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  855|        185|  466|       1120|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |INPUT_STREAM_V_data_V_0_payload_A   |   8|   0|    8|          0|
    |INPUT_STREAM_V_data_V_0_payload_B   |   8|   0|    8|          0|
    |INPUT_STREAM_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |INPUT_STREAM_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |INPUT_STREAM_V_data_V_0_state       |   2|   0|    2|          0|
    |INPUT_STREAM_V_dest_V_0_payload_A   |   1|   0|    1|          0|
    |INPUT_STREAM_V_dest_V_0_payload_B   |   1|   0|    1|          0|
    |INPUT_STREAM_V_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |INPUT_STREAM_V_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |INPUT_STREAM_V_dest_V_0_state       |   2|   0|    2|          0|
    |INPUT_STREAM_V_id_V_0_payload_A     |   1|   0|    1|          0|
    |INPUT_STREAM_V_id_V_0_payload_B     |   1|   0|    1|          0|
    |INPUT_STREAM_V_id_V_0_sel_rd        |   1|   0|    1|          0|
    |INPUT_STREAM_V_id_V_0_sel_wr        |   1|   0|    1|          0|
    |INPUT_STREAM_V_id_V_0_state         |   2|   0|    2|          0|
    |INPUT_STREAM_V_keep_V_0_payload_A   |   1|   0|    1|          0|
    |INPUT_STREAM_V_keep_V_0_payload_B   |   1|   0|    1|          0|
    |INPUT_STREAM_V_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |INPUT_STREAM_V_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |INPUT_STREAM_V_keep_V_0_state       |   2|   0|    2|          0|
    |INPUT_STREAM_V_last_V_0_payload_A   |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_payload_B   |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_sel_rd      |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_sel_wr      |   1|   0|    1|          0|
    |INPUT_STREAM_V_last_V_0_state       |   2|   0|    2|          0|
    |INPUT_STREAM_V_strb_V_0_payload_A   |   1|   0|    1|          0|
    |INPUT_STREAM_V_strb_V_0_payload_B   |   1|   0|    1|          0|
    |INPUT_STREAM_V_strb_V_0_sel_rd      |   1|   0|    1|          0|
    |INPUT_STREAM_V_strb_V_0_sel_wr      |   1|   0|    1|          0|
    |INPUT_STREAM_V_strb_V_0_state       |   2|   0|    2|          0|
    |INPUT_STREAM_V_user_V_0_payload_A   |   1|   0|    1|          0|
    |INPUT_STREAM_V_user_V_0_payload_B   |   1|   0|    1|          0|
    |INPUT_STREAM_V_user_V_0_sel_rd      |   1|   0|    1|          0|
    |INPUT_STREAM_V_user_V_0_sel_wr      |   1|   0|    1|          0|
    |INPUT_STREAM_V_user_V_0_state       |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_data_V_1_payload_A  |   8|   0|    8|          0|
    |OUTPUT_STREAM_V_data_V_1_payload_B  |   8|   0|    8|          0|
    |OUTPUT_STREAM_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_data_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_dest_V_1_payload_A  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_dest_V_1_payload_B  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_dest_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_id_V_1_payload_A    |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_id_V_1_payload_B    |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_id_V_1_state        |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_keep_V_1_payload_A  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_keep_V_1_payload_B  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_keep_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_strb_V_1_payload_A  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_strb_V_1_payload_B  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_strb_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_user_V_1_payload_A  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_user_V_1_payload_B  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_user_V_1_state      |   2|   0|    2|          0|
    |ap_CS_fsm                           |  58|   0|   58|          0|
    |computedScore1_reg_387              |  14|   0|   14|          0|
    |count1_reg_423                      |   9|   0|    9|          0|
    |count_2_reg_1108                    |   9|   0|    9|          0|
    |count_pixels_over_th_reg_1050       |  32|   0|   32|          0|
    |count_pixels_under_t_reg_1017       |  32|   0|   32|          0|
    |count_reg_272                       |   9|   0|    9|          0|
    |height_count                        |  32|   0|   32|          0|
    |height_count_load_reg_925           |  32|   0|   32|          0|
    |or_cond1_reg_1041                   |   1|   0|    1|          0|
    |or_cond_reg_948                     |   1|   0|    1|          0|
    |probability_over_thr_reg_375        |  32|   0|   32|          0|
    |probability_under_th_reg_342        |  32|   0|   32|          0|
    |record_id_reg_399                   |  32|   0|   32|          0|
    |record_reg_411                      |  32|   0|   32|          0|
    |reg_446                             |  32|   0|   32|          0|
    |scoreIter_1_reg_319                 |   9|   0|    9|          0|
    |scoreIter_2_in_reg_354              |  16|   0|   16|          0|
    |scoreIter_2_reg_1027                |  16|   0|   16|          0|
    |scoreIter_3_reg_955                 |   9|   0|    9|          0|
    |scoreIter_4_reg_997                 |   9|   0|    9|          0|
    |scoreIter_reg_295                   |   9|   0|    9|          0|
    |sum_over_threshold_reg_363          |  32|   0|   32|          0|
    |sum_reg_283                         |  32|   0|   32|          0|
    |sum_under_threshold_reg_330         |  32|   0|   32|          0|
    |threshold_1_cast4_ca_reg_981        |   8|   0|    9|          1|
    |threshold_1_reg_307                 |   8|   0|    8|          0|
    |tmp1_reg_1075                       |  32|   0|   32|          0|
    |tmp2_reg_1085                       |  32|   0|   32|          0|
    |tmp_10_cast_reg_965                 |  14|   0|   17|          3|
    |tmp_12_reg_971                      |  32|   0|   32|          0|
    |tmp_14_reg_989                      |   9|   0|   32|         23|
    |tmp_21_reg_1012                     |  32|   0|   32|          0|
    |tmp_29_reg_1045                     |  32|   0|   32|          0|
    |tmp_2_reg_931                       |   1|   0|    1|          0|
    |tmp_33_reg_1060                     |  17|   0|   17|          0|
    |tmp_34_reg_1090                     |  32|   0|   32|          0|
    |tmp_35_reg_1065                     |  17|   0|   17|          0|
    |tmp_36_cast_reg_1070                |  32|   0|   32|          0|
    |tmp_36_reg_1095                     |  32|   0|   32|          0|
    |tmp_40_cast_reg_1080                |  32|   0|   32|          0|
    |tmp_data_V_reg_883                  |   8|   0|    8|          0|
    |tmp_dest_V_reg_914                  |   1|   0|    1|          0|
    |tmp_id_V_reg_909                    |   1|   0|    1|          0|
    |tmp_keep_V_reg_889                  |   1|   0|    1|          0|
    |tmp_last_V_reg_904                  |   1|   0|    1|          0|
    |tmp_strb_V_reg_894                  |   1|   0|    1|          0|
    |tmp_user_V_reg_899                  |   1|   0|    1|          0|
    |updateThreshold_V_preg              |   1|   0|    1|          0|
    |values_addr_1_reg_943               |   8|   0|    8|          0|
    |width_count                         |  32|   0|   32|          0|
    |width_count_load_reg_919            |  32|   0|   32|          0|
    |width_count_new_reg_435             |  32|   0|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1146|   0| 1173|         27|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |          otsu          | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |          otsu          | return value |
|ap_start               |  in |    1| ap_ctrl_hs |          otsu          | return value |
|ap_done                | out |    1| ap_ctrl_hs |          otsu          | return value |
|ap_idle                | out |    1| ap_ctrl_hs |          otsu          | return value |
|ap_ready               | out |    1| ap_ctrl_hs |          otsu          | return value |
|INPUT_STREAM_TDATA     |  in |    8|    axis    |  INPUT_STREAM_V_data_V |    pointer   |
|INPUT_STREAM_TVALID    |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY    | out |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TDEST     |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TKEEP     |  in |    1|    axis    |  INPUT_STREAM_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB     |  in |    1|    axis    |  INPUT_STREAM_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER     |  in |    1|    axis    |  INPUT_STREAM_V_user_V |    pointer   |
|INPUT_STREAM_TLAST     |  in |    1|    axis    |  INPUT_STREAM_V_last_V |    pointer   |
|INPUT_STREAM_TID       |  in |    1|    axis    |   INPUT_STREAM_V_id_V  |    pointer   |
|OUTPUT_STREAM_TDATA    | out |    8|    axis    | OUTPUT_STREAM_V_data_V |    pointer   |
|OUTPUT_STREAM_TREADY   |  in |    1|    axis    | OUTPUT_STREAM_V_data_V |    pointer   |
|OUTPUT_STREAM_TVALID   | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDEST    | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TKEEP    | out |    1|    axis    | OUTPUT_STREAM_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB    | out |    1|    axis    | OUTPUT_STREAM_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER    | out |    1|    axis    | OUTPUT_STREAM_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST    | out |    1|    axis    | OUTPUT_STREAM_V_last_V |    pointer   |
|OUTPUT_STREAM_TID      | out |    1|    axis    |  OUTPUT_STREAM_V_id_V  |    pointer   |
|best_threshold         | out |    8|   ap_vld   |     best_threshold     |    pointer   |
|best_threshold_ap_vld  | out |    1|   ap_vld   |     best_threshold     |    pointer   |
|updateThreshold_V      | out |    1|   ap_none  |    updateThreshold_V   |    pointer   |
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 58
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (tmp_2 & !tmp_3)
	3  / (tmp_3) | (!tmp_2)
3 --> 
	4  / true
4 --> 
	56  / (!or_cond)
	5  / (or_cond)
5 --> 
	6  / (!tmp_s)
	9  / (tmp_s)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	5  / true
9 --> 
	10  / (!exitcond)
	56  / (exitcond)
10 --> 
	11  / (!tmp_15)
	14  / (tmp_15)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	10  / true
14 --> 
	15  / (!exitcond1)
	18  / (exitcond1 & !or_cond1)
	55  / (exitcond1 & or_cond1)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	14  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	9  / true
56 --> 
	57  / (or_cond & !tmp_13)
	58  / (tmp_13) | (!or_cond)
57 --> 
	56  / true
58 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.47>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %INPUT_STREAM_V_data_V), !map !32"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_keep_V), !map !38"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_strb_V), !map !42"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_user_V), !map !46"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !50"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_id_V), !map !54"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_dest_V), !map !58"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %OUTPUT_STREAM_V_data_V), !map !62"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_keep_V), !map !66"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_strb_V), !map !70"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_user_V), !map !74"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_last_V), !map !78"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_id_V), !map !82"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_dest_V), !map !86"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %best_threshold), !map !90"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %updateThreshold_V), !map !94"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @otsu_str) nounwind"   --->   Operation 75 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%threshold = alloca i9, align 2" [otsu_evaluator_1/otsu.cpp:53]   --->   Operation 76 'alloca' 'threshold' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %updateThreshold_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [otsu_evaluator_1/otsu.cpp:8]   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %OUTPUT_STREAM_V_data_V, i1* %OUTPUT_STREAM_V_keep_V, i1* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str4, [1 x i8]* @p_str1) nounwind" [otsu_evaluator_1/otsu.cpp:10]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %INPUT_STREAM_V_data_V, i1* %INPUT_STREAM_V_keep_V, i1* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str5, [1 x i8]* @p_str1) nounwind" [otsu_evaluator_1/otsu.cpp:11]   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%empty = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %INPUT_STREAM_V_data_V, i1* %INPUT_STREAM_V_keep_V, i1* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V)" [otsu_evaluator_1/otsu.cpp:29]   --->   Operation 80 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 0" [otsu_evaluator_1/otsu.cpp:29]   --->   Operation 81 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 1" [otsu_evaluator_1/otsu.cpp:29]   --->   Operation 82 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 2" [otsu_evaluator_1/otsu.cpp:29]   --->   Operation 83 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 3" [otsu_evaluator_1/otsu.cpp:29]   --->   Operation 84 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 4" [otsu_evaluator_1/otsu.cpp:29]   --->   Operation 85 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 5" [otsu_evaluator_1/otsu.cpp:29]   --->   Operation 86 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 6" [otsu_evaluator_1/otsu.cpp:29]   --->   Operation 87 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%width_count_load = load i32* @width_count, align 4" [otsu_evaluator_1/otsu.cpp:31]   --->   Operation 88 'load' 'width_count_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%height_count_load = load i32* @height_count, align 4" [otsu_evaluator_1/otsu.cpp:31]   --->   Operation 89 'load' 'height_count_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_2)   --->   "%tmp_1 = or i32 %height_count_load, %width_count_load" [otsu_evaluator_1/otsu.cpp:31]   --->   Operation 90 'or' 'tmp_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_2 = icmp eq i32 %tmp_1, 0" [otsu_evaluator_1/otsu.cpp:31]   --->   Operation 91 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader27.preheader, label %.loopexit" [otsu_evaluator_1/otsu.cpp:31]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.76ns)   --->   "br label %.preheader27" [otsu_evaluator_1/otsu.cpp:33]   --->   Operation 93 'br' <Predicate = (tmp_2)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%count = phi i9 [ %count_1, %1 ], [ 0, %.preheader27.preheader ]"   --->   Operation 94 'phi' 'count' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.66ns)   --->   "%tmp_3 = icmp eq i9 %count, -256" [otsu_evaluator_1/otsu.cpp:33]   --->   Operation 95 'icmp' 'tmp_3' <Predicate = (tmp_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 96 'speclooptripcount' 'empty_5' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.82ns)   --->   "%count_1 = add i9 %count, 1" [otsu_evaluator_1/otsu.cpp:33]   --->   Operation 97 'add' 'count_1' <Predicate = (tmp_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.loopexit.loopexit, label %1" [otsu_evaluator_1/otsu.cpp:33]   --->   Operation 98 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_4 = zext i9 %count to i64" [otsu_evaluator_1/otsu.cpp:34]   --->   Operation 99 'zext' 'tmp_4' <Predicate = (tmp_2 & !tmp_3)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%values_addr = getelementptr inbounds [256 x i32]* @values, i64 0, i64 %tmp_4" [otsu_evaluator_1/otsu.cpp:34]   --->   Operation 100 'getelementptr' 'values_addr' <Predicate = (tmp_2 & !tmp_3)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (3.25ns)   --->   "store i32 0, i32* %values_addr, align 4" [otsu_evaluator_1/otsu.cpp:34]   --->   Operation 101 'store' <Predicate = (tmp_2 & !tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 256> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%scores_addr = getelementptr [256 x i14]* @scores, i64 0, i64 %tmp_4" [otsu_evaluator_1/otsu.cpp:35]   --->   Operation 102 'getelementptr' 'scores_addr' <Predicate = (tmp_2 & !tmp_3)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (3.25ns)   --->   "store i14 0, i14* %scores_addr, align 2" [otsu_evaluator_1/otsu.cpp:35]   --->   Operation 103 'store' <Predicate = (tmp_2 & !tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 256> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader27" [otsu_evaluator_1/otsu.cpp:33]   --->   Operation 104 'br' <Predicate = (tmp_2 & !tmp_3)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 105 'br' <Predicate = (tmp_2 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_6 = zext i8 %tmp_data_V to i64" [otsu_evaluator_1/otsu.cpp:39]   --->   Operation 106 'zext' 'tmp_6' <Predicate = (tmp_3) | (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%values_addr_1 = getelementptr inbounds [256 x i32]* @values, i64 0, i64 %tmp_6" [otsu_evaluator_1/otsu.cpp:39]   --->   Operation 107 'getelementptr' 'values_addr_1' <Predicate = (tmp_3) | (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%values_load = load i32* %values_addr_1, align 4" [otsu_evaluator_1/otsu.cpp:39]   --->   Operation 108 'load' 'values_load' <Predicate = (tmp_3) | (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 109 [1/2] (3.25ns)   --->   "%values_load = load i32* %values_addr_1, align 4" [otsu_evaluator_1/otsu.cpp:39]   --->   Operation 109 'load' 'values_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 110 [1/1] (2.55ns)   --->   "%tmp_7 = add i32 %values_load, 1" [otsu_evaluator_1/otsu.cpp:39]   --->   Operation 110 'add' 'tmp_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (3.25ns)   --->   "store i32 %tmp_7, i32* %values_addr_1, align 4" [otsu_evaluator_1/otsu.cpp:39]   --->   Operation 111 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 256> <RAM>
ST_4 : Operation 112 [1/1] (2.47ns)   --->   "%tmp_8 = icmp eq i32 %width_count_load, 511" [otsu_evaluator_1/otsu.cpp:41]   --->   Operation 112 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (2.47ns)   --->   "%tmp_9 = icmp eq i32 %height_count_load, 511" [otsu_evaluator_1/otsu.cpp:41]   --->   Operation 113 'icmp' 'tmp_9' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp_8, %tmp_9" [otsu_evaluator_1/otsu.cpp:41]   --->   Operation 114 'and' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %2, label %14" [otsu_evaluator_1/otsu.cpp:41]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %updateThreshold_V, i1 false)" [otsu_evaluator_1/otsu.cpp:163]   --->   Operation 116 'write' <Predicate = (!or_cond)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "br label %15"   --->   Operation 117 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [otsu_evaluator_1/otsu.cpp:41]   --->   Operation 118 'specregionbegin' 'tmp' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (1.76ns)   --->   "br label %3" [otsu_evaluator_1/otsu.cpp:48]   --->   Operation 119 'br' <Predicate = (or_cond)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%sum = phi i32 [ 0, %2 ], [ %sum_1, %4 ]"   --->   Operation 120 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%scoreIter = phi i9 [ 0, %2 ], [ %scoreIter_3, %4 ]"   --->   Operation 121 'phi' 'scoreIter' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (1.66ns)   --->   "%tmp_s = icmp eq i9 %scoreIter, -256" [otsu_evaluator_1/otsu.cpp:48]   --->   Operation 122 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 123 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (1.82ns)   --->   "%scoreIter_3 = add i9 %scoreIter, 1" [otsu_evaluator_1/otsu.cpp:48]   --->   Operation 124 'add' 'scoreIter_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %5, label %4" [otsu_evaluator_1/otsu.cpp:48]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_10 = zext i9 %scoreIter to i64" [otsu_evaluator_1/otsu.cpp:49]   --->   Operation 126 'zext' 'tmp_10' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%values_addr_2 = getelementptr inbounds [256 x i32]* @values, i64 0, i64 %tmp_10" [otsu_evaluator_1/otsu.cpp:49]   --->   Operation 127 'getelementptr' 'values_addr_2' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (3.25ns)   --->   "%values_load_1 = load i32* %values_addr_2, align 4" [otsu_evaluator_1/otsu.cpp:49]   --->   Operation 128 'load' 'values_load_1' <Predicate = (!tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 256> <RAM>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %sum, i32 18, i32 31)" [otsu_evaluator_1/otsu.cpp:51]   --->   Operation 129 'partselect' 'tmp_5' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %threshold, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [otsu_evaluator_1/otsu.cpp:54]   --->   Operation 130 'specinterface' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i14 %tmp_5 to i17" [otsu_evaluator_1/otsu.cpp:54]   --->   Operation 131 'zext' 'tmp_10_cast' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (1.76ns)   --->   "br label %6" [otsu_evaluator_1/otsu.cpp:54]   --->   Operation 132 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 133 [1/2] (3.25ns)   --->   "%values_load_1 = load i32* %values_addr_2, align 4" [otsu_evaluator_1/otsu.cpp:49]   --->   Operation 133 'load' 'values_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_11 = zext i9 %scoreIter to i32" [otsu_evaluator_1/otsu.cpp:49]   --->   Operation 134 'zext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (8.51ns)   --->   "%tmp_12 = mul i32 %values_load_1, %tmp_11" [otsu_evaluator_1/otsu.cpp:49]   --->   Operation 135 'mul' 'tmp_12' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.55>
ST_8 : Operation 136 [1/1] (2.55ns)   --->   "%sum_1 = add i32 %tmp_12, %sum" [otsu_evaluator_1/otsu.cpp:49]   --->   Operation 136 'add' 'sum_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "br label %3" [otsu_evaluator_1/otsu.cpp:48]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.76>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%threshold_1 = phi i8 [ 1, %5 ], [ %tmp_39, %._crit_edge ]" [otsu_evaluator_1/otsu.cpp:54]   --->   Operation 138 'phi' 'threshold_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%threshold_1_cast4_ca = zext i8 %threshold_1 to i9" [otsu_evaluator_1/otsu.cpp:54]   --->   Operation 139 'zext' 'threshold_1_cast4_ca' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (1.55ns)   --->   "%exitcond = icmp eq i8 %threshold_1, -1" [otsu_evaluator_1/otsu.cpp:54]   --->   Operation 140 'icmp' 'exitcond' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 254, i64 254, i64 254)"   --->   Operation 141 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %.preheader26.preheader" [otsu_evaluator_1/otsu.cpp:54]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (1.76ns)   --->   "br label %.preheader26" [otsu_evaluator_1/otsu.cpp:59]   --->   Operation 143 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i9P(i9* %threshold, i9 255)" [otsu_evaluator_1/otsu.cpp:54]   --->   Operation 144 'write' <Predicate = (exitcond)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (1.76ns)   --->   "br label %.preheader" [otsu_evaluator_1/otsu.cpp:154]   --->   Operation 145 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 10 <SV = 6> <Delay = 3.25>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%scoreIter_1 = phi i9 [ %scoreIter_4, %7 ], [ 0, %.preheader26.preheader ]"   --->   Operation 146 'phi' 'scoreIter_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%sum_under_threshold = phi i32 [ %sum_under_threshold_1, %7 ], [ 0, %.preheader26.preheader ]"   --->   Operation 147 'phi' 'sum_under_threshold' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%probability_under_th = phi i32 [ %count_pixels_under_t, %7 ], [ 0, %.preheader26.preheader ]"   --->   Operation 148 'phi' 'probability_under_th' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_14 = zext i9 %scoreIter_1 to i32" [otsu_evaluator_1/otsu.cpp:59]   --->   Operation 149 'zext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (1.66ns)   --->   "%tmp_15 = icmp ugt i9 %scoreIter_1, %threshold_1_cast4_ca" [otsu_evaluator_1/otsu.cpp:59]   --->   Operation 150 'icmp' 'tmp_15' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 255, i64 0)"   --->   Operation 151 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (1.82ns)   --->   "%scoreIter_4 = add i9 %scoreIter_1, 1" [otsu_evaluator_1/otsu.cpp:59]   --->   Operation 152 'add' 'scoreIter_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %8, label %7" [otsu_evaluator_1/otsu.cpp:59]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_20 = zext i9 %scoreIter_1 to i64" [otsu_evaluator_1/otsu.cpp:60]   --->   Operation 154 'zext' 'tmp_20' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%values_addr_3 = getelementptr inbounds [256 x i32]* @values, i64 0, i64 %tmp_20" [otsu_evaluator_1/otsu.cpp:60]   --->   Operation 155 'getelementptr' 'values_addr_3' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_10 : Operation 156 [2/2] (3.25ns)   --->   "%values_load_2 = load i32* %values_addr_3, align 4" [otsu_evaluator_1/otsu.cpp:60]   --->   Operation 156 'load' 'values_load_2' <Predicate = (!tmp_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 256> <RAM>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_19 = zext i8 %threshold_1 to i16" [otsu_evaluator_1/otsu.cpp:66]   --->   Operation 157 'zext' 'tmp_19' <Predicate = (tmp_15)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (1.76ns)   --->   "br label %9" [otsu_evaluator_1/otsu.cpp:66]   --->   Operation 158 'br' <Predicate = (tmp_15)> <Delay = 1.76>

State 11 <SV = 7> <Delay = 3.25>
ST_11 : Operation 159 [1/2] (3.25ns)   --->   "%values_load_2 = load i32* %values_addr_3, align 4" [otsu_evaluator_1/otsu.cpp:60]   --->   Operation 159 'load' 'values_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 256> <RAM>

State 12 <SV = 8> <Delay = 8.51>
ST_12 : Operation 160 [1/1] (8.51ns)   --->   "%tmp_21 = mul i32 %values_load_2, %tmp_14" [otsu_evaluator_1/otsu.cpp:60]   --->   Operation 160 'mul' 'tmp_21' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (2.55ns)   --->   "%count_pixels_under_t = add i32 %values_load_2, %probability_under_th" [otsu_evaluator_1/otsu.cpp:61]   --->   Operation 161 'add' 'count_pixels_under_t' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 2.55>
ST_13 : Operation 162 [1/1] (2.55ns)   --->   "%sum_under_threshold_1 = add i32 %tmp_21, %sum_under_threshold" [otsu_evaluator_1/otsu.cpp:60]   --->   Operation 162 'add' 'sum_under_threshold_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader26" [otsu_evaluator_1/otsu.cpp:59]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 7> <Delay = 5.33>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%scoreIter_2_in = phi i16 [ %tmp_19, %8 ], [ %scoreIter_2, %10 ]"   --->   Operation 164 'phi' 'scoreIter_2_in' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%sum_over_threshold = phi i32 [ 0, %8 ], [ %sum_over_threshold_1, %10 ]"   --->   Operation 165 'phi' 'sum_over_threshold' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%probability_over_thr = phi i32 [ 0, %8 ], [ %count_pixels_over_th, %10 ]"   --->   Operation 166 'phi' 'probability_over_thr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (2.07ns)   --->   "%scoreIter_2 = add i16 %scoreIter_2_in, 1" [otsu_evaluator_1/otsu.cpp:66]   --->   Operation 167 'add' 'scoreIter_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (2.42ns)   --->   "%exitcond1 = icmp eq i16 %scoreIter_2_in, 255" [otsu_evaluator_1/otsu.cpp:66]   --->   Operation 168 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 254, i64 0)"   --->   Operation 169 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %11, label %10" [otsu_evaluator_1/otsu.cpp:66]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_27 = zext i16 %scoreIter_2 to i64" [otsu_evaluator_1/otsu.cpp:67]   --->   Operation 171 'zext' 'tmp_27' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%values_addr_4 = getelementptr inbounds [256 x i32]* @values, i64 0, i64 %tmp_27" [otsu_evaluator_1/otsu.cpp:67]   --->   Operation 172 'getelementptr' 'values_addr_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 173 [2/2] (3.25ns)   --->   "%values_load_3 = load i32* %values_addr_4, align 4" [otsu_evaluator_1/otsu.cpp:67]   --->   Operation 173 'load' 'values_load_3' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 256> <RAM>
ST_14 : Operation 174 [1/1] (2.47ns)   --->   "%tmp_26 = icmp eq i32 %probability_over_thr, 0" [otsu_evaluator_1/otsu.cpp:71]   --->   Operation 174 'icmp' 'tmp_26' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (2.47ns)   --->   "%tmp_30 = icmp eq i32 %probability_under_th, 0" [otsu_evaluator_1/otsu.cpp:71]   --->   Operation 175 'icmp' 'tmp_30' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (0.97ns)   --->   "%or_cond1 = or i1 %tmp_26, %tmp_30" [otsu_evaluator_1/otsu.cpp:71]   --->   Operation 176 'or' 'or_cond1' <Predicate = (exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (1.76ns)   --->   "br i1 %or_cond1, label %._crit_edge, label %12" [otsu_evaluator_1/otsu.cpp:71]   --->   Operation 177 'br' <Predicate = (exitcond1)> <Delay = 1.76>
ST_14 : Operation 178 [36/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 178 'udiv' 'tmp_31' <Predicate = (exitcond1 & !or_cond1)> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [36/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 179 'udiv' 'tmp_32' <Predicate = (exitcond1 & !or_cond1)> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 3.25>
ST_15 : Operation 180 [1/2] (3.25ns)   --->   "%values_load_3 = load i32* %values_addr_4, align 4" [otsu_evaluator_1/otsu.cpp:67]   --->   Operation 180 'load' 'values_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 256> <RAM>

State 16 <SV = 9> <Delay = 8.51>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_28 = zext i16 %scoreIter_2 to i32" [otsu_evaluator_1/otsu.cpp:67]   --->   Operation 181 'zext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (8.51ns)   --->   "%tmp_29 = mul i32 %values_load_3, %tmp_28" [otsu_evaluator_1/otsu.cpp:67]   --->   Operation 182 'mul' 'tmp_29' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 183 [1/1] (2.55ns)   --->   "%count_pixels_over_th = add i32 %values_load_3, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:68]   --->   Operation 183 'add' 'count_pixels_over_th' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 2.55>
ST_17 : Operation 184 [1/1] (2.55ns)   --->   "%sum_over_threshold_1 = add i32 %tmp_29, %sum_over_threshold" [otsu_evaluator_1/otsu.cpp:67]   --->   Operation 184 'add' 'sum_over_threshold_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "br label %9" [otsu_evaluator_1/otsu.cpp:66]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 8> <Delay = 4.13>
ST_18 : Operation 186 [35/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 186 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 187 [35/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 187 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 4.13>
ST_19 : Operation 188 [34/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 188 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 189 [34/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 189 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 4.13>
ST_20 : Operation 190 [33/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 190 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 191 [33/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 191 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 4.13>
ST_21 : Operation 192 [32/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 192 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 193 [32/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 193 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 4.13>
ST_22 : Operation 194 [31/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 194 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 195 [31/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 195 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 13> <Delay = 4.13>
ST_23 : Operation 196 [30/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 196 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 197 [30/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 197 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 14> <Delay = 4.13>
ST_24 : Operation 198 [29/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 198 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 199 [29/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 199 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 15> <Delay = 4.13>
ST_25 : Operation 200 [28/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 200 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 201 [28/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 201 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 16> <Delay = 4.13>
ST_26 : Operation 202 [27/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 202 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 203 [27/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 203 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 17> <Delay = 4.13>
ST_27 : Operation 204 [26/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 204 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 205 [26/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 205 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 18> <Delay = 4.13>
ST_28 : Operation 206 [25/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 206 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 207 [25/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 207 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 19> <Delay = 4.13>
ST_29 : Operation 208 [24/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 208 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 209 [24/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 209 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 20> <Delay = 4.13>
ST_30 : Operation 210 [23/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 210 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 211 [23/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 211 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 21> <Delay = 4.13>
ST_31 : Operation 212 [22/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 212 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 213 [22/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 213 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 22> <Delay = 4.13>
ST_32 : Operation 214 [21/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 214 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 215 [21/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 215 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 23> <Delay = 4.13>
ST_33 : Operation 216 [20/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 216 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 217 [20/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 217 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 24> <Delay = 4.13>
ST_34 : Operation 218 [19/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 218 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 219 [19/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 219 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 25> <Delay = 4.13>
ST_35 : Operation 220 [18/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 220 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 221 [18/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 221 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 26> <Delay = 4.13>
ST_36 : Operation 222 [17/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 222 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 223 [17/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 223 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 27> <Delay = 4.13>
ST_37 : Operation 224 [16/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 224 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 225 [16/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 225 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 28> <Delay = 4.13>
ST_38 : Operation 226 [15/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 226 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 227 [15/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 227 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 29> <Delay = 4.13>
ST_39 : Operation 228 [14/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 228 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 229 [14/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 229 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 30> <Delay = 4.13>
ST_40 : Operation 230 [13/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 230 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 231 [13/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 231 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 31> <Delay = 4.13>
ST_41 : Operation 232 [12/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 232 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 233 [12/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 233 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 32> <Delay = 4.13>
ST_42 : Operation 234 [11/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 234 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 235 [11/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 235 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 33> <Delay = 4.13>
ST_43 : Operation 236 [10/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 236 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 237 [10/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 237 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 34> <Delay = 4.13>
ST_44 : Operation 238 [9/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 238 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 239 [9/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 239 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 35> <Delay = 4.13>
ST_45 : Operation 240 [8/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 240 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 241 [8/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 241 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 36> <Delay = 4.13>
ST_46 : Operation 242 [7/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 242 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 243 [7/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 243 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 37> <Delay = 4.13>
ST_47 : Operation 244 [6/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 244 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 245 [6/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 245 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 38> <Delay = 4.13>
ST_48 : Operation 246 [5/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 246 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 247 [5/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 247 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 39> <Delay = 4.13>
ST_49 : Operation 248 [4/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 248 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 249 [4/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 249 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 40> <Delay = 4.13>
ST_50 : Operation 250 [3/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 250 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 251 [3/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 251 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 41> <Delay = 4.13>
ST_51 : Operation 252 [2/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 252 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 253 [2/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 253 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 42> <Delay = 6.21>
ST_52 : Operation 254 [1/36] (4.13ns)   --->   "%tmp_31 = udiv i32 %sum_under_threshold, %probability_under_th" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 254 'udiv' 'tmp_31' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 255 [1/1] (0.00ns)   --->   "%meanUnderThreshold = trunc i32 %tmp_31 to i16" [otsu_evaluator_1/otsu.cpp:72]   --->   Operation 255 'trunc' 'meanUnderThreshold' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 256 [1/36] (4.13ns)   --->   "%tmp_32 = udiv i32 %sum_over_threshold, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 256 'udiv' 'tmp_32' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 257 [1/1] (0.00ns)   --->   "%meanOverThreshold = trunc i32 %tmp_32 to i16" [otsu_evaluator_1/otsu.cpp:73]   --->   Operation 257 'trunc' 'meanOverThreshold' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i16 %meanUnderThreshold to i17" [otsu_evaluator_1/otsu.cpp:78]   --->   Operation 258 'zext' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 259 [1/1] (2.07ns)   --->   "%tmp_33 = sub i17 %tmp_35_cast, %tmp_10_cast" [otsu_evaluator_1/otsu.cpp:78]   --->   Operation 259 'sub' 'tmp_33' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_39_cast = zext i16 %meanOverThreshold to i17" [otsu_evaluator_1/otsu.cpp:78]   --->   Operation 260 'zext' 'tmp_39_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 261 [1/1] (2.07ns)   --->   "%tmp_35 = sub i17 %tmp_39_cast, %tmp_10_cast" [otsu_evaluator_1/otsu.cpp:78]   --->   Operation 261 'sub' 'tmp_35' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 43> <Delay = 8.51>
ST_53 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_36_cast = sext i17 %tmp_33 to i32" [otsu_evaluator_1/otsu.cpp:78]   --->   Operation 262 'sext' 'tmp_36_cast' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 263 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp_36_cast, %probability_under_th" [otsu_evaluator_1/otsu.cpp:78]   --->   Operation 263 'mul' 'tmp1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_40_cast = sext i17 %tmp_35 to i32" [otsu_evaluator_1/otsu.cpp:78]   --->   Operation 264 'sext' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 265 [1/1] (8.51ns)   --->   "%tmp2 = mul i32 %tmp_40_cast, %probability_over_thr" [otsu_evaluator_1/otsu.cpp:78]   --->   Operation 265 'mul' 'tmp2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 44> <Delay = 8.51>
ST_54 : Operation 266 [1/1] (8.51ns)   --->   "%tmp_34 = mul i32 %tmp_36_cast, %tmp1" [otsu_evaluator_1/otsu.cpp:78]   --->   Operation 266 'mul' 'tmp_34' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 267 [1/1] (8.51ns)   --->   "%tmp_36 = mul i32 %tmp_40_cast, %tmp2" [otsu_evaluator_1/otsu.cpp:78]   --->   Operation 267 'mul' 'tmp_36' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 45> <Delay = 7.57>
ST_55 : Operation 268 [1/1] (2.55ns)   --->   "%tmp_37 = add i32 %tmp_34, %tmp_36" [otsu_evaluator_1/otsu.cpp:78]   --->   Operation 268 'add' 'tmp_37' <Predicate = (!or_cond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 269 [1/1] (0.00ns)   --->   "%computedScore_cast = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %tmp_37, i32 18, i32 31)" [otsu_evaluator_1/otsu.cpp:78]   --->   Operation 269 'partselect' 'computedScore_cast' <Predicate = (!or_cond1)> <Delay = 0.00>
ST_55 : Operation 270 [1/1] (1.76ns)   --->   "br label %._crit_edge" [otsu_evaluator_1/otsu.cpp:90]   --->   Operation 270 'br' <Predicate = (!or_cond1)> <Delay = 1.76>
ST_55 : Operation 271 [1/1] (0.00ns)   --->   "%computedScore1 = phi i14 [ %computedScore_cast, %12 ], [ 0, %11 ]" [otsu_evaluator_1/otsu.cpp:78]   --->   Operation 271 'phi' 'computedScore1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_38 = zext i8 %threshold_1 to i64" [otsu_evaluator_1/otsu.cpp:94]   --->   Operation 272 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 273 [1/1] (0.00ns)   --->   "%scores_addr_2 = getelementptr [256 x i14]* @scores, i64 0, i64 %tmp_38" [otsu_evaluator_1/otsu.cpp:94]   --->   Operation 273 'getelementptr' 'scores_addr_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 274 [1/1] (3.25ns)   --->   "store i14 %computedScore1, i14* %scores_addr_2, align 2" [otsu_evaluator_1/otsu.cpp:94]   --->   Operation 274 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 256> <RAM>
ST_55 : Operation 275 [1/1] (1.91ns)   --->   "%tmp_39 = add i8 %threshold_1, 1" [otsu_evaluator_1/otsu.cpp:54]   --->   Operation 275 'add' 'tmp_39' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 276 [1/1] (0.00ns)   --->   "br label %6" [otsu_evaluator_1/otsu.cpp:54]   --->   Operation 276 'br' <Predicate = true> <Delay = 0.00>

State 56 <SV = 6> <Delay = 6.79>
ST_56 : Operation 277 [1/1] (0.00ns)   --->   "%record_id = phi i32 [ %record_id_2_record_i, %._crit_edge28 ], [ 0, %.preheader.preheader ]" [otsu_evaluator_1/otsu.cpp:155]   --->   Operation 277 'phi' 'record_id' <Predicate = (or_cond)> <Delay = 0.00>
ST_56 : Operation 278 [1/1] (0.00ns)   --->   "%record = phi i32 [ %record_2_record, %._crit_edge28 ], [ 0, %.preheader.preheader ]" [otsu_evaluator_1/otsu.cpp:155]   --->   Operation 278 'phi' 'record' <Predicate = (or_cond)> <Delay = 0.00>
ST_56 : Operation 279 [1/1] (0.00ns)   --->   "%count1 = phi i9 [ %count_2, %._crit_edge28 ], [ 0, %.preheader.preheader ]"   --->   Operation 279 'phi' 'count1' <Predicate = (or_cond)> <Delay = 0.00>
ST_56 : Operation 280 [1/1] (1.66ns)   --->   "%tmp_13 = icmp eq i9 %count1, -256" [otsu_evaluator_1/otsu.cpp:154]   --->   Operation 280 'icmp' 'tmp_13' <Predicate = (or_cond)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 281 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 281 'speclooptripcount' 'empty_10' <Predicate = (or_cond)> <Delay = 0.00>
ST_56 : Operation 282 [1/1] (1.82ns)   --->   "%count_2 = add i9 %count1, 1" [otsu_evaluator_1/otsu.cpp:154]   --->   Operation 282 'add' 'count_2' <Predicate = (or_cond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 283 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %13, label %._crit_edge28" [otsu_evaluator_1/otsu.cpp:154]   --->   Operation 283 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_56 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_17 = zext i9 %count1 to i64" [otsu_evaluator_1/otsu.cpp:155]   --->   Operation 284 'zext' 'tmp_17' <Predicate = (or_cond & !tmp_13)> <Delay = 0.00>
ST_56 : Operation 285 [1/1] (0.00ns)   --->   "%scores_addr_1 = getelementptr [256 x i14]* @scores, i64 0, i64 %tmp_17" [otsu_evaluator_1/otsu.cpp:155]   --->   Operation 285 'getelementptr' 'scores_addr_1' <Predicate = (or_cond & !tmp_13)> <Delay = 0.00>
ST_56 : Operation 286 [2/2] (3.25ns)   --->   "%scores_load = load i14* %scores_addr_1, align 2" [otsu_evaluator_1/otsu.cpp:155]   --->   Operation 286 'load' 'scores_load' <Predicate = (or_cond & !tmp_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 256> <RAM>
ST_56 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i32 %record_id to i8" [otsu_evaluator_1/otsu.cpp:160]   --->   Operation 287 'trunc' 'tmp_16' <Predicate = (or_cond & tmp_13)> <Delay = 0.00>
ST_56 : Operation 288 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %best_threshold, i8 %tmp_16)" [otsu_evaluator_1/otsu.cpp:160]   --->   Operation 288 'write' <Predicate = (or_cond & tmp_13)> <Delay = 0.00>
ST_56 : Operation 289 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %updateThreshold_V, i1 true)" [otsu_evaluator_1/otsu.cpp:161]   --->   Operation 289 'write' <Predicate = (or_cond & tmp_13)> <Delay = 0.00>
ST_56 : Operation 290 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)" [otsu_evaluator_1/otsu.cpp:162]   --->   Operation 290 'specregionend' 'empty_11' <Predicate = (or_cond & tmp_13)> <Delay = 0.00>
ST_56 : Operation 291 [1/1] (0.00ns)   --->   "br label %15" [otsu_evaluator_1/otsu.cpp:162]   --->   Operation 291 'br' <Predicate = (or_cond & tmp_13)> <Delay = 0.00>
ST_56 : Operation 292 [1/1] (2.55ns)   --->   "%tmp_22 = add i32 %width_count_load, 1" [otsu_evaluator_1/otsu.cpp:166]   --->   Operation 292 'add' 'tmp_22' <Predicate = (tmp_13) | (!or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 293 [1/1] (2.47ns)   --->   "%tmp_23 = icmp eq i32 %tmp_22, 512" [otsu_evaluator_1/otsu.cpp:167]   --->   Operation 293 'icmp' 'tmp_23' <Predicate = (tmp_13) | (!or_cond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 294 [1/1] (1.76ns)   --->   "br i1 %tmp_23, label %16, label %._crit_edge29" [otsu_evaluator_1/otsu.cpp:167]   --->   Operation 294 'br' <Predicate = (tmp_13) | (!or_cond)> <Delay = 1.76>
ST_56 : Operation 295 [1/1] (2.55ns)   --->   "%tmp_24 = add i32 %height_count_load, 1" [otsu_evaluator_1/otsu.cpp:169]   --->   Operation 295 'add' 'tmp_24' <Predicate = (tmp_13 & tmp_23) | (!or_cond & tmp_23)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 296 [1/1] (2.47ns)   --->   "%tmp_25 = icmp eq i32 %tmp_24, 512" [otsu_evaluator_1/otsu.cpp:170]   --->   Operation 296 'icmp' 'tmp_25' <Predicate = (tmp_13 & tmp_23) | (!or_cond & tmp_23)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 297 [1/1] (0.69ns)   --->   "%p_s = select i1 %tmp_25, i32 0, i32 %tmp_24" [otsu_evaluator_1/otsu.cpp:170]   --->   Operation 297 'select' 'p_s' <Predicate = (tmp_13 & tmp_23) | (!or_cond & tmp_23)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 298 [1/1] (0.00ns)   --->   "store i32 %p_s, i32* @height_count, align 4" [otsu_evaluator_1/otsu.cpp:169]   --->   Operation 298 'store' <Predicate = (tmp_13 & tmp_23) | (!or_cond & tmp_23)> <Delay = 0.00>
ST_56 : Operation 299 [1/1] (1.76ns)   --->   "br label %._crit_edge29" [otsu_evaluator_1/otsu.cpp:173]   --->   Operation 299 'br' <Predicate = (tmp_13 & tmp_23) | (!or_cond & tmp_23)> <Delay = 1.76>
ST_56 : Operation 300 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %OUTPUT_STREAM_V_data_V, i1* %OUTPUT_STREAM_V_keep_V, i1* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V, i1 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [otsu_evaluator_1/otsu.cpp:175]   --->   Operation 300 'write' <Predicate = (tmp_13) | (!or_cond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 57 <SV = 7> <Delay = 6.42>
ST_57 : Operation 301 [1/2] (3.25ns)   --->   "%scores_load = load i14* %scores_addr_1, align 2" [otsu_evaluator_1/otsu.cpp:155]   --->   Operation 301 'load' 'scores_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 256> <RAM>
ST_57 : Operation 302 [1/1] (0.00ns)   --->   "%record_1 = zext i14 %scores_load to i32" [otsu_evaluator_1/otsu.cpp:155]   --->   Operation 302 'zext' 'record_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 303 [1/1] (2.47ns)   --->   "%tmp_18 = icmp ugt i32 %record_1, %record" [otsu_evaluator_1/otsu.cpp:155]   --->   Operation 303 'icmp' 'tmp_18' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 304 [1/1] (0.00ns)   --->   "%record_id_1 = zext i9 %count1 to i32" [otsu_evaluator_1/otsu.cpp:157]   --->   Operation 304 'zext' 'record_id_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 305 [1/1] (0.69ns)   --->   "%record_id_2_record_i = select i1 %tmp_18, i32 %record_id_1, i32 %record_id" [otsu_evaluator_1/otsu.cpp:155]   --->   Operation 305 'select' 'record_id_2_record_i' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 306 [1/1] (0.69ns)   --->   "%record_2_record = select i1 %tmp_18, i32 %record_1, i32 %record" [otsu_evaluator_1/otsu.cpp:155]   --->   Operation 306 'select' 'record_2_record' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 307 [1/1] (0.00ns)   --->   "br label %.preheader" [otsu_evaluator_1/otsu.cpp:154]   --->   Operation 307 'br' <Predicate = true> <Delay = 0.00>

State 58 <SV = 7> <Delay = 0.00>
ST_58 : Operation 308 [1/1] (0.00ns)   --->   "%width_count_new = phi i32 [ 0, %16 ], [ %tmp_22, %15 ]" [otsu_evaluator_1/otsu.cpp:166]   --->   Operation 308 'phi' 'width_count_new' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 309 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %OUTPUT_STREAM_V_data_V, i1* %OUTPUT_STREAM_V_keep_V, i1* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V, i1 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [otsu_evaluator_1/otsu.cpp:175]   --->   Operation 309 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_58 : Operation 310 [1/1] (0.00ns)   --->   "store i32 %width_count_new, i32* @width_count, align 4" [otsu_evaluator_1/otsu.cpp:166]   --->   Operation 310 'store' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 311 [1/1] (0.00ns)   --->   "ret void" [otsu_evaluator_1/otsu.cpp:176]   --->   Operation 311 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ best_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ updateThreshold_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ height_count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ values]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ scores]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_59           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_60           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_61           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_62           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_63           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_64           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_65           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_66           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_67           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_68           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_69           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_70           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_71           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_72           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_73           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_74           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_75           (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000]
threshold             (alloca           ) [ 00111111111111111111111111111111111111111111111111111111000]
StgValue_77           (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_78           (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_79           (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000]
empty                 (read             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_data_V            (extractvalue     ) [ 00111111111111111111111111111111111111111111111111111111111]
tmp_keep_V            (extractvalue     ) [ 00111111111111111111111111111111111111111111111111111111111]
tmp_strb_V            (extractvalue     ) [ 00111111111111111111111111111111111111111111111111111111111]
tmp_user_V            (extractvalue     ) [ 00111111111111111111111111111111111111111111111111111111111]
tmp_last_V            (extractvalue     ) [ 00111111111111111111111111111111111111111111111111111111111]
tmp_id_V              (extractvalue     ) [ 00111111111111111111111111111111111111111111111111111111111]
tmp_dest_V            (extractvalue     ) [ 00111111111111111111111111111111111111111111111111111111111]
width_count_load      (load             ) [ 00111111111111111111111111111111111111111111111111111111110]
height_count_load     (load             ) [ 00111111111111111111111111111111111111111111111111111111110]
tmp_1                 (or               ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_2                 (icmp             ) [ 01100000000000000000000000000000000000000000000000000000000]
StgValue_92           (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_93           (br               ) [ 01100000000000000000000000000000000000000000000000000000000]
count                 (phi              ) [ 00100000000000000000000000000000000000000000000000000000000]
tmp_3                 (icmp             ) [ 00100000000000000000000000000000000000000000000000000000000]
empty_5               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
count_1               (add              ) [ 01100000000000000000000000000000000000000000000000000000000]
StgValue_98           (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_4                 (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
values_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_101          (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
scores_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_103          (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_104          (br               ) [ 01100000000000000000000000000000000000000000000000000000000]
StgValue_105          (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_6                 (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
values_addr_1         (getelementptr    ) [ 00011000000000000000000000000000000000000000000000000000000]
values_load           (load             ) [ 00001000000000000000000000000000000000000000000000000000000]
tmp_7                 (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_111          (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_8                 (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_9                 (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
or_cond               (and              ) [ 00001111111111111111111111111111111111111111111111111111110]
StgValue_115          (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_116          (write            ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_117          (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp                   (specregionbegin  ) [ 00000111111111111111111111111111111111111111111111111111110]
StgValue_119          (br               ) [ 00001111100000000000000000000000000000000000000000000000000]
sum                   (phi              ) [ 00000111100000000000000000000000000000000000000000000000000]
scoreIter             (phi              ) [ 00000111000000000000000000000000000000000000000000000000000]
tmp_s                 (icmp             ) [ 00000111100000000000000000000000000000000000000000000000000]
empty_6               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
scoreIter_3           (add              ) [ 00001111100000000000000000000000000000000000000000000000000]
StgValue_125          (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_10                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
values_addr_2         (getelementptr    ) [ 00000010000000000000000000000000000000000000000000000000000]
tmp_5                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_130          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_10_cast           (zext             ) [ 00000000011111111111111111111111111111111111111111111111000]
StgValue_132          (br               ) [ 00000111111111111111111111111111111111111111111111111111000]
values_load_1         (load             ) [ 00000001000000000000000000000000000000000000000000000000000]
tmp_11                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_12                (mul              ) [ 00000000100000000000000000000000000000000000000000000000000]
sum_1                 (add              ) [ 00001111100000000000000000000000000000000000000000000000000]
StgValue_137          (br               ) [ 00001111100000000000000000000000000000000000000000000000000]
threshold_1           (phi              ) [ 00000000011111111111111111111111111111111111111111111111000]
threshold_1_cast4_ca  (zext             ) [ 00000000001111000000000000000000000000000000000000000000000]
exitcond              (icmp             ) [ 00000000011111111111111111111111111111111111111111111111000]
empty_7               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_142          (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_143          (br               ) [ 00000000011111111111111111111111111111111111111111111111000]
StgValue_144          (write            ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_145          (br               ) [ 00000000011111111111111111111111111111111111111111111111110]
scoreIter_1           (phi              ) [ 00000000001000000000000000000000000000000000000000000000000]
sum_under_threshold   (phi              ) [ 00000000001111111111111111111111111111111111111111111000000]
probability_under_th  (phi              ) [ 00000000001110111111111111111111111111111111111111111100000]
tmp_14                (zext             ) [ 00000000000110000000000000000000000000000000000000000000000]
tmp_15                (icmp             ) [ 00000000011111111111111111111111111111111111111111111111000]
empty_8               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
scoreIter_4           (add              ) [ 00000000011111111111111111111111111111111111111111111111000]
StgValue_153          (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_20                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
values_addr_3         (getelementptr    ) [ 00000000000100000000000000000000000000000000000000000000000]
tmp_19                (zext             ) [ 00000000011111111111111111111111111111111111111111111111000]
StgValue_158          (br               ) [ 00000000011111111111111111111111111111111111111111111111000]
values_load_2         (load             ) [ 00000000000010000000000000000000000000000000000000000000000]
tmp_21                (mul              ) [ 00000000000001000000000000000000000000000000000000000000000]
count_pixels_under_t  (add              ) [ 00000000011001111111111111111111111111111111111111111111000]
sum_under_threshold_1 (add              ) [ 00000000011111111111111111111111111111111111111111111111000]
StgValue_163          (br               ) [ 00000000011111111111111111111111111111111111111111111111000]
scoreIter_2_in        (phi              ) [ 00000000000000100000000000000000000000000000000000000000000]
sum_over_threshold    (phi              ) [ 00000000000000111111111111111111111111111111111111111000000]
probability_over_thr  (phi              ) [ 00000000000000111011111111111111111111111111111111111100000]
scoreIter_2           (add              ) [ 00000000011111111111111111111111111111111111111111111111000]
exitcond1             (icmp             ) [ 00000000011111111111111111111111111111111111111111111111000]
empty_9               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_170          (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_27                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
values_addr_4         (getelementptr    ) [ 00000000000000010000000000000000000000000000000000000000000]
tmp_26                (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_30                (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
or_cond1              (or               ) [ 00000000011111111111111111111111111111111111111111111111000]
StgValue_177          (br               ) [ 00000000011111111111111111111111111111111111111111111111000]
values_load_3         (load             ) [ 00000000000000001000000000000000000000000000000000000000000]
tmp_28                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_29                (mul              ) [ 00000000000000000100000000000000000000000000000000000000000]
count_pixels_over_th  (add              ) [ 00000000011111100111111111111111111111111111111111111111000]
sum_over_threshold_1  (add              ) [ 00000000011111111111111111111111111111111111111111111111000]
StgValue_185          (br               ) [ 00000000011111111111111111111111111111111111111111111111000]
tmp_31                (udiv             ) [ 00000000000000000000000000000000000000000000000000000000000]
meanUnderThreshold    (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_32                (udiv             ) [ 00000000000000000000000000000000000000000000000000000000000]
meanOverThreshold     (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_35_cast           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_33                (sub              ) [ 00000000000000000000000000000000000000000000000000000100000]
tmp_39_cast           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_35                (sub              ) [ 00000000000000000000000000000000000000000000000000000100000]
tmp_36_cast           (sext             ) [ 00000000000000000000000000000000000000000000000000000010000]
tmp1                  (mul              ) [ 00000000000000000000000000000000000000000000000000000010000]
tmp_40_cast           (sext             ) [ 00000000000000000000000000000000000000000000000000000010000]
tmp2                  (mul              ) [ 00000000000000000000000000000000000000000000000000000010000]
tmp_34                (mul              ) [ 00000000011111111100000000000000000000000000000000000001000]
tmp_36                (mul              ) [ 00000000011111111100000000000000000000000000000000000001000]
tmp_37                (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
computedScore_cast    (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_270          (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
computedScore1        (phi              ) [ 00000000000000000000000000000000000000000000000000000001000]
tmp_38                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
scores_addr_2         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_274          (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_39                (add              ) [ 00000100011111111111111111111111111111111111111111111111000]
StgValue_276          (br               ) [ 00000100011111111111111111111111111111111111111111111111000]
record_id             (phi              ) [ 00000000000000000000000000000000000000000000000000000000110]
record                (phi              ) [ 00000000000000000000000000000000000000000000000000000000110]
count1                (phi              ) [ 00000000000000000000000000000000000000000000000000000000110]
tmp_13                (icmp             ) [ 00000000000000000000000000000000000000000000000000000000110]
empty_10              (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
count_2               (add              ) [ 00000000010000000000000000000000000000000000000000000000110]
StgValue_283          (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_17                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
scores_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000010]
tmp_16                (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_288          (write            ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_289          (write            ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_11              (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_291          (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_22                (add              ) [ 00000000000000000000000000000000000000000000000000000000111]
tmp_23                (icmp             ) [ 00000000000000000000000000000000000000000000000000000000110]
StgValue_294          (br               ) [ 00000000000000000000000000000000000000000000000000000000111]
tmp_24                (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_25                (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
p_s                   (select           ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_298          (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_299          (br               ) [ 00000000000000000000000000000000000000000000000000000000111]
scores_load           (load             ) [ 00000000000000000000000000000000000000000000000000000000000]
record_1              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_18                (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
record_id_1           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
record_id_2_record_i  (select           ) [ 00000000010000000000000000000000000000000000000000000000110]
record_2_record       (select           ) [ 00000000010000000000000000000000000000000000000000000000110]
StgValue_307          (br               ) [ 00000000010000000000000000000000000000000000000000000000110]
width_count_new       (phi              ) [ 00000000000000000000000000000000000000000000000000000000001]
StgValue_309          (write            ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_310          (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
StgValue_311          (ret              ) [ 00000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_STREAM_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_STREAM_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_STREAM_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_STREAM_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_STREAM_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_STREAM_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_STREAM_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_STREAM_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_STREAM_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_STREAM_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_STREAM_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_STREAM_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_STREAM_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="best_threshold">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="best_threshold"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="updateThreshold_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="updateThreshold_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="width_count">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_count"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="height_count">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_count"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="values">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="scores">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scores"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="otsu_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i9P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="threshold_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="threshold/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="empty_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="0" index="3" bw="1" slack="0"/>
<pin id="135" dir="0" index="4" bw="1" slack="0"/>
<pin id="136" dir="0" index="5" bw="1" slack="0"/>
<pin id="137" dir="0" index="6" bw="1" slack="0"/>
<pin id="138" dir="0" index="7" bw="1" slack="0"/>
<pin id="139" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_116/4 StgValue_289/56 "/>
</bind>
</comp>

<comp id="156" class="1004" name="StgValue_144_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="9" slack="5"/>
<pin id="159" dir="0" index="2" bw="9" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_144/9 "/>
</bind>
</comp>

<comp id="163" class="1004" name="StgValue_288_write_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_288/56 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="0" index="3" bw="1" slack="0"/>
<pin id="176" dir="0" index="4" bw="1" slack="0"/>
<pin id="177" dir="0" index="5" bw="1" slack="0"/>
<pin id="178" dir="0" index="6" bw="1" slack="0"/>
<pin id="179" dir="0" index="7" bw="1" slack="0"/>
<pin id="180" dir="0" index="8" bw="8" slack="6"/>
<pin id="181" dir="0" index="9" bw="1" slack="6"/>
<pin id="182" dir="0" index="10" bw="1" slack="6"/>
<pin id="183" dir="0" index="11" bw="1" slack="6"/>
<pin id="184" dir="0" index="12" bw="1" slack="6"/>
<pin id="185" dir="0" index="13" bw="1" slack="6"/>
<pin id="186" dir="0" index="14" bw="1" slack="6"/>
<pin id="187" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_300/56 "/>
</bind>
</comp>

<comp id="196" class="1004" name="values_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="9" slack="0"/>
<pin id="200" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_101/2 values_load/2 StgValue_111/4 values_load_1/5 values_load_2/10 values_load_3/14 "/>
</bind>
</comp>

<comp id="210" class="1004" name="scores_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="14" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="9" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scores_addr/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="14" slack="0"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_103/2 StgValue_274/55 scores_load/56 "/>
</bind>
</comp>

<comp id="224" class="1004" name="values_addr_1_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="values_addr_2_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="9" slack="0"/>
<pin id="236" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_2/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="values_addr_3_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="9" slack="0"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_3/10 "/>
</bind>
</comp>

<comp id="248" class="1004" name="values_addr_4_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="16" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr_4/14 "/>
</bind>
</comp>

<comp id="256" class="1004" name="scores_addr_2_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="14" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scores_addr_2/55 "/>
</bind>
</comp>

<comp id="264" class="1004" name="scores_addr_1_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="14" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="9" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scores_addr_1/56 "/>
</bind>
</comp>

<comp id="272" class="1005" name="count_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="1"/>
<pin id="274" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="count (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="count_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="1" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count/2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="sum_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="sum_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="32" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="295" class="1005" name="scoreIter_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="1"/>
<pin id="297" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="scoreIter (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="scoreIter_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="9" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="scoreIter/5 "/>
</bind>
</comp>

<comp id="307" class="1005" name="threshold_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="1"/>
<pin id="309" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="threshold_1 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="threshold_1_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="8" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="threshold_1/9 "/>
</bind>
</comp>

<comp id="319" class="1005" name="scoreIter_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="9" slack="1"/>
<pin id="321" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="scoreIter_1 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="scoreIter_1_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="scoreIter_1/10 "/>
</bind>
</comp>

<comp id="330" class="1005" name="sum_under_threshold_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_under_threshold (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="sum_under_threshold_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_under_threshold/10 "/>
</bind>
</comp>

<comp id="342" class="1005" name="probability_under_th_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="probability_under_th (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="probability_under_th_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="probability_under_th/10 "/>
</bind>
</comp>

<comp id="354" class="1005" name="scoreIter_2_in_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="356" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="scoreIter_2_in (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="scoreIter_2_in_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="16" slack="0"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="scoreIter_2_in/14 "/>
</bind>
</comp>

<comp id="363" class="1005" name="sum_over_threshold_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_over_threshold (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="sum_over_threshold_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="32" slack="1"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_over_threshold/14 "/>
</bind>
</comp>

<comp id="375" class="1005" name="probability_over_thr_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="probability_over_thr (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="probability_over_thr_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="32" slack="1"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="probability_over_thr/14 "/>
</bind>
</comp>

<comp id="387" class="1005" name="computedScore1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="14" slack="38"/>
<pin id="389" dir="1" index="1" bw="14" slack="38"/>
</pin_list>
<bind>
<opset="computedScore1 (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="computedScore1_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="14" slack="0"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="1" slack="38"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="computedScore1/55 "/>
</bind>
</comp>

<comp id="399" class="1005" name="record_id_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="record_id (phireg) "/>
</bind>
</comp>

<comp id="403" class="1004" name="record_id_phi_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="1" slack="1"/>
<pin id="407" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="record_id/56 "/>
</bind>
</comp>

<comp id="411" class="1005" name="record_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="record (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="record_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="1" slack="1"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="record/56 "/>
</bind>
</comp>

<comp id="423" class="1005" name="count1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="1"/>
<pin id="425" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="count1 (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="count1_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="9" slack="0"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="1" slack="1"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count1/56 "/>
</bind>
</comp>

<comp id="435" class="1005" name="width_count_new_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_count_new (phireg) "/>
</bind>
</comp>

<comp id="439" class="1004" name="width_count_new_phi_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="32" slack="1"/>
<pin id="443" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="width_count_new/58 "/>
</bind>
</comp>

<comp id="446" class="1005" name="reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="values_load values_load_1 values_load_2 values_load_3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_data_V_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="14" slack="0"/>
<pin id="452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_keep_V_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="14" slack="0"/>
<pin id="456" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_strb_V_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="14" slack="0"/>
<pin id="460" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_user_V_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="14" slack="0"/>
<pin id="464" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_last_V_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="14" slack="0"/>
<pin id="468" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_id_V_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="14" slack="0"/>
<pin id="472" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_dest_V_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="14" slack="0"/>
<pin id="476" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="width_count_load_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="width_count_load/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="height_count_load_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="height_count_load/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="9" slack="0"/>
<pin id="500" dir="0" index="1" bw="9" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="count_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="9" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_1/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_4_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="0"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_6_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="1"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_7_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_8_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="3"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_9_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="3"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_cond_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_s_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="9" slack="0"/>
<pin id="545" dir="0" index="1" bw="9" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="scoreIter_3_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="9" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="scoreIter_3/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_10_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="9" slack="0"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_5_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="14" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="0" index="2" bw="6" slack="0"/>
<pin id="564" dir="0" index="3" bw="6" slack="0"/>
<pin id="565" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_10_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="14" slack="0"/>
<pin id="572" dir="1" index="1" bw="17" slack="38"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_11_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="9" slack="2"/>
<pin id="576" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_12_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="0" index="1" bw="9" slack="0"/>
<pin id="581" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="sum_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="0" index="1" bw="32" slack="3"/>
<pin id="587" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/8 "/>
</bind>
</comp>

<comp id="589" class="1004" name="threshold_1_cast4_ca_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="threshold_1_cast4_ca/9 "/>
</bind>
</comp>

<comp id="593" class="1004" name="exitcond_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="0" index="1" bw="8" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_14_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="9" slack="0"/>
<pin id="601" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_15_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="9" slack="0"/>
<pin id="605" dir="0" index="1" bw="9" slack="1"/>
<pin id="606" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/10 "/>
</bind>
</comp>

<comp id="608" class="1004" name="scoreIter_4_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="9" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="scoreIter_4/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_20_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="9" slack="0"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/10 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_19_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="1"/>
<pin id="621" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/10 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_21_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="0" index="1" bw="9" slack="2"/>
<pin id="626" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_21/12 "/>
</bind>
</comp>

<comp id="628" class="1004" name="count_pixels_under_t_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="0" index="1" bw="32" slack="2"/>
<pin id="631" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_pixels_under_t/12 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sum_under_threshold_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="0" index="1" bw="32" slack="3"/>
<pin id="637" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_under_threshold_1/13 "/>
</bind>
</comp>

<comp id="639" class="1004" name="scoreIter_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="scoreIter_2/14 "/>
</bind>
</comp>

<comp id="645" class="1004" name="exitcond1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="0"/>
<pin id="647" dir="0" index="1" bw="16" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/14 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_27_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="0"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/14 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_26_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/14 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_30_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="0" index="1" bw="32" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/14 "/>
</bind>
</comp>

<comp id="668" class="1004" name="or_cond1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="38"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/14 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="0" index="1" bw="32" slack="1"/>
<pin id="677" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="tmp_31/14 "/>
</bind>
</comp>

<comp id="680" class="1004" name="grp_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="0"/>
<pin id="683" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="tmp_32/14 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_28_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="2"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/16 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_29_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="0" index="1" bw="16" slack="0"/>
<pin id="692" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_29/16 "/>
</bind>
</comp>

<comp id="695" class="1004" name="count_pixels_over_th_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="0" index="1" bw="32" slack="2"/>
<pin id="698" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_pixels_over_th/16 "/>
</bind>
</comp>

<comp id="701" class="1004" name="sum_over_threshold_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="0" index="1" bw="32" slack="3"/>
<pin id="704" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_over_threshold_1/17 "/>
</bind>
</comp>

<comp id="706" class="1004" name="meanUnderThreshold_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="0"/>
<pin id="708" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="meanUnderThreshold/52 "/>
</bind>
</comp>

<comp id="710" class="1004" name="meanOverThreshold_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="0"/>
<pin id="712" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="meanOverThreshold/52 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_35_cast_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="0"/>
<pin id="716" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast/52 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_33_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="0"/>
<pin id="720" dir="0" index="1" bw="14" slack="38"/>
<pin id="721" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_33/52 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_39_cast_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="16" slack="0"/>
<pin id="725" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast/52 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_35_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="0"/>
<pin id="729" dir="0" index="1" bw="14" slack="38"/>
<pin id="730" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_35/52 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_36_cast_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="17" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_cast/53 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="17" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="37"/>
<pin id="738" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/53 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_40_cast_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="17" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_40_cast/53 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="17" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="36"/>
<pin id="747" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp2/53 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_34_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="17" slack="1"/>
<pin id="752" dir="0" index="1" bw="32" slack="1"/>
<pin id="753" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_34/54 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_36_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="17" slack="1"/>
<pin id="756" dir="0" index="1" bw="32" slack="1"/>
<pin id="757" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_36/54 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_37_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="0" index="1" bw="32" slack="1"/>
<pin id="761" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/55 "/>
</bind>
</comp>

<comp id="762" class="1004" name="computedScore_cast_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="14" slack="0"/>
<pin id="764" dir="0" index="1" bw="32" slack="0"/>
<pin id="765" dir="0" index="2" bw="6" slack="0"/>
<pin id="766" dir="0" index="3" bw="6" slack="0"/>
<pin id="767" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="computedScore_cast/55 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_38_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="40"/>
<pin id="775" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/55 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_39_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="40"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39/55 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_13_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="9" slack="0"/>
<pin id="786" dir="0" index="1" bw="9" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/56 "/>
</bind>
</comp>

<comp id="790" class="1004" name="count_2_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="9" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_2/56 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_17_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="9" slack="0"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/56 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_16_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/56 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_22_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="6"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/56 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_23_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/56 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_24_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="6"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/56 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_25_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="0"/>
<pin id="824" dir="0" index="1" bw="32" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/56 "/>
</bind>
</comp>

<comp id="828" class="1004" name="p_s_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="32" slack="0"/>
<pin id="831" dir="0" index="2" bw="32" slack="0"/>
<pin id="832" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/56 "/>
</bind>
</comp>

<comp id="836" class="1004" name="StgValue_298_store_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="0" index="1" bw="32" slack="0"/>
<pin id="839" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_298/56 "/>
</bind>
</comp>

<comp id="842" class="1004" name="record_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="14" slack="0"/>
<pin id="844" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="record_1/57 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_18_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="0"/>
<pin id="848" dir="0" index="1" bw="32" slack="1"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/57 "/>
</bind>
</comp>

<comp id="852" class="1004" name="record_id_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="9" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="record_id_1/57 "/>
</bind>
</comp>

<comp id="856" class="1004" name="record_id_2_record_i_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="32" slack="0"/>
<pin id="859" dir="0" index="2" bw="32" slack="1"/>
<pin id="860" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="record_id_2_record_i/57 "/>
</bind>
</comp>

<comp id="864" class="1004" name="record_2_record_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="32" slack="0"/>
<pin id="867" dir="0" index="2" bw="32" slack="1"/>
<pin id="868" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="record_2_record/57 "/>
</bind>
</comp>

<comp id="872" class="1004" name="StgValue_310_store_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="0"/>
<pin id="875" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_310/58 "/>
</bind>
</comp>

<comp id="878" class="1005" name="threshold_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="9" slack="4"/>
<pin id="880" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="threshold "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_data_V_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="1"/>
<pin id="885" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="889" class="1005" name="tmp_keep_V_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="6"/>
<pin id="891" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="894" class="1005" name="tmp_strb_V_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="6"/>
<pin id="896" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="899" class="1005" name="tmp_user_V_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="6"/>
<pin id="901" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_last_V_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="6"/>
<pin id="906" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="909" class="1005" name="tmp_id_V_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="6"/>
<pin id="911" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="914" class="1005" name="tmp_dest_V_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="6"/>
<pin id="916" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="919" class="1005" name="width_count_load_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="3"/>
<pin id="921" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="width_count_load "/>
</bind>
</comp>

<comp id="925" class="1005" name="height_count_load_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="3"/>
<pin id="927" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="height_count_load "/>
</bind>
</comp>

<comp id="931" class="1005" name="tmp_2_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="1"/>
<pin id="933" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="938" class="1005" name="count_1_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="9" slack="0"/>
<pin id="940" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="count_1 "/>
</bind>
</comp>

<comp id="943" class="1005" name="values_addr_1_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="1"/>
<pin id="945" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="values_addr_1 "/>
</bind>
</comp>

<comp id="948" class="1005" name="or_cond_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="3"/>
<pin id="950" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="955" class="1005" name="scoreIter_3_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="9" slack="0"/>
<pin id="957" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="scoreIter_3 "/>
</bind>
</comp>

<comp id="960" class="1005" name="values_addr_2_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="1"/>
<pin id="962" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="values_addr_2 "/>
</bind>
</comp>

<comp id="965" class="1005" name="tmp_10_cast_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="17" slack="38"/>
<pin id="967" dir="1" index="1" bw="17" slack="38"/>
</pin_list>
<bind>
<opset="tmp_10_cast "/>
</bind>
</comp>

<comp id="971" class="1005" name="tmp_12_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="1"/>
<pin id="973" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="976" class="1005" name="sum_1_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="1"/>
<pin id="978" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="981" class="1005" name="threshold_1_cast4_ca_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="9" slack="1"/>
<pin id="983" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="threshold_1_cast4_ca "/>
</bind>
</comp>

<comp id="989" class="1005" name="tmp_14_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="2"/>
<pin id="991" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="997" class="1005" name="scoreIter_4_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="9" slack="0"/>
<pin id="999" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="scoreIter_4 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="values_addr_3_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="1"/>
<pin id="1004" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="values_addr_3 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="tmp_19_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="1"/>
<pin id="1009" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="tmp_21_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="1"/>
<pin id="1014" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="count_pixels_under_t_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="1"/>
<pin id="1019" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_pixels_under_t "/>
</bind>
</comp>

<comp id="1022" class="1005" name="sum_under_threshold_1_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_under_threshold_1 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="scoreIter_2_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="16" slack="0"/>
<pin id="1029" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="scoreIter_2 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="values_addr_4_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="1"/>
<pin id="1038" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="values_addr_4 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="or_cond1_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="38"/>
<pin id="1043" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="tmp_29_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="1"/>
<pin id="1047" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="count_pixels_over_th_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_pixels_over_th "/>
</bind>
</comp>

<comp id="1055" class="1005" name="sum_over_threshold_1_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_over_threshold_1 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="tmp_33_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="17" slack="1"/>
<pin id="1062" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="tmp_35_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="17" slack="1"/>
<pin id="1067" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="tmp_36_cast_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36_cast "/>
</bind>
</comp>

<comp id="1075" class="1005" name="tmp1_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="1"/>
<pin id="1077" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="tmp_40_cast_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="1"/>
<pin id="1082" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40_cast "/>
</bind>
</comp>

<comp id="1085" class="1005" name="tmp2_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="1"/>
<pin id="1087" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="tmp_34_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="tmp_36_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="1"/>
<pin id="1097" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="tmp_39_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="1"/>
<pin id="1102" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="count_2_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="9" slack="0"/>
<pin id="1110" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="count_2 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="scores_addr_1_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="8" slack="1"/>
<pin id="1115" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="scores_addr_1 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="tmp_22_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="1"/>
<pin id="1120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="record_id_2_record_i_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="1"/>
<pin id="1128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="record_id_2_record_i "/>
</bind>
</comp>

<comp id="1131" class="1005" name="record_2_record_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="1"/>
<pin id="1133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="record_2_record "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="46" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="140"><net_src comp="66" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="130" pin=5"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="130" pin=6"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="130" pin=7"/></net>

<net id="153"><net_src comp="84" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="86" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="104" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="106" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="116" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="118" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="188"><net_src comp="124" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="171" pin=4"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="171" pin=5"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="171" pin=6"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="171" pin=7"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="78" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="78" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="80" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="78" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="78" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="232" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="78" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="240" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="78" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="78" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="78" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="264" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="275"><net_src comp="68" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="287" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="298"><net_src comp="68" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="299" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="310"><net_src comp="98" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="311" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="322"><net_src comp="68" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="341"><net_src comp="334" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="345"><net_src comp="52" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="353"><net_src comp="346" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="366"><net_src comp="52" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="367" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="378"><net_src comp="52" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="379" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="390"><net_src comp="80" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="398"><net_src comp="391" pin="4"/><net_sink comp="217" pin=1"/></net>

<net id="402"><net_src comp="52" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="399" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="410"><net_src comp="403" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="414"><net_src comp="52" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="411" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="422"><net_src comp="415" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="426"><net_src comp="68" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="434"><net_src comp="427" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="438"><net_src comp="52" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="203" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="130" pin="8"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="130" pin="8"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="130" pin="8"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="130" pin="8"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="130" pin="8"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="130" pin="8"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="130" pin="8"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="32" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="34" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="478" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="52" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="276" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="70" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="276" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="76" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="276" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="519"><net_src comp="516" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="524"><net_src comp="446" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="58" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="520" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="531"><net_src comp="82" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="82" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="527" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="299" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="70" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="299" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="76" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="299" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="566"><net_src comp="92" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="287" pin="4"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="94" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="96" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="573"><net_src comp="560" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="295" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="446" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="283" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="311" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="311" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="100" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="323" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="323" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="612"><net_src comp="323" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="76" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="323" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="622"><net_src comp="307" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="446" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="446" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="342" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="330" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="357" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="112" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="357" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="114" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="639" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="660"><net_src comp="379" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="52" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="342" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="52" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="656" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="662" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="330" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="342" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="367" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="379" pin="4"/><net_sink comp="680" pin=1"/></net>

<net id="693"><net_src comp="446" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="686" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="446" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="375" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="363" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="674" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="680" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="706" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="714" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="710" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="723" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="739"><net_src comp="732" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="342" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="748"><net_src comp="741" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="375" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="768"><net_src comp="92" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="758" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="94" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="771"><net_src comp="96" pin="0"/><net_sink comp="762" pin=3"/></net>

<net id="772"><net_src comp="762" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="776"><net_src comp="307" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="782"><net_src comp="307" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="98" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="427" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="70" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="427" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="76" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="427" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="804"><net_src comp="403" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="810"><net_src comp="58" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="122" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="58" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="817" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="122" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="833"><net_src comp="822" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="52" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="817" pin="2"/><net_sink comp="828" pin=2"/></net>

<net id="840"><net_src comp="828" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="34" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="845"><net_src comp="217" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="842" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="411" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="855"><net_src comp="423" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="861"><net_src comp="846" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="852" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="399" pin="1"/><net_sink comp="856" pin=2"/></net>

<net id="869"><net_src comp="846" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="842" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="411" pin="1"/><net_sink comp="864" pin=2"/></net>

<net id="876"><net_src comp="439" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="32" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="881"><net_src comp="126" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="886"><net_src comp="450" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="171" pin=8"/></net>

<net id="892"><net_src comp="454" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="171" pin=9"/></net>

<net id="897"><net_src comp="458" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="171" pin=10"/></net>

<net id="902"><net_src comp="462" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="171" pin=11"/></net>

<net id="907"><net_src comp="466" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="171" pin=12"/></net>

<net id="912"><net_src comp="470" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="171" pin=13"/></net>

<net id="917"><net_src comp="474" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="171" pin=14"/></net>

<net id="922"><net_src comp="478" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="928"><net_src comp="482" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="934"><net_src comp="492" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="941"><net_src comp="504" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="946"><net_src comp="224" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="951"><net_src comp="537" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="958"><net_src comp="549" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="963"><net_src comp="232" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="968"><net_src comp="570" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="974"><net_src comp="578" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="979"><net_src comp="584" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="984"><net_src comp="589" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="992"><net_src comp="599" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="1000"><net_src comp="608" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1005"><net_src comp="240" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1010"><net_src comp="619" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1015"><net_src comp="623" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1020"><net_src comp="628" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1025"><net_src comp="634" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1030"><net_src comp="639" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1032"><net_src comp="1027" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1039"><net_src comp="248" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1044"><net_src comp="668" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="689" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1053"><net_src comp="695" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="1058"><net_src comp="701" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1063"><net_src comp="718" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1068"><net_src comp="727" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1073"><net_src comp="732" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1078"><net_src comp="735" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1083"><net_src comp="741" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1088"><net_src comp="744" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1093"><net_src comp="750" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1098"><net_src comp="754" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1103"><net_src comp="778" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1111"><net_src comp="790" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1116"><net_src comp="264" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1121"><net_src comp="806" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="1129"><net_src comp="856" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1134"><net_src comp="864" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="415" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_STREAM_V_data_V | {58 }
	Port: OUTPUT_STREAM_V_keep_V | {58 }
	Port: OUTPUT_STREAM_V_strb_V | {58 }
	Port: OUTPUT_STREAM_V_user_V | {58 }
	Port: OUTPUT_STREAM_V_last_V | {58 }
	Port: OUTPUT_STREAM_V_id_V | {58 }
	Port: OUTPUT_STREAM_V_dest_V | {58 }
	Port: best_threshold | {56 }
	Port: updateThreshold_V | {4 56 }
	Port: width_count | {58 }
	Port: height_count | {56 }
	Port: values | {2 4 }
	Port: scores | {2 55 }
 - Input state : 
	Port: otsu : INPUT_STREAM_V_data_V | {1 }
	Port: otsu : INPUT_STREAM_V_keep_V | {1 }
	Port: otsu : INPUT_STREAM_V_strb_V | {1 }
	Port: otsu : INPUT_STREAM_V_user_V | {1 }
	Port: otsu : INPUT_STREAM_V_last_V | {1 }
	Port: otsu : INPUT_STREAM_V_id_V | {1 }
	Port: otsu : INPUT_STREAM_V_dest_V | {1 }
	Port: otsu : width_count | {1 }
	Port: otsu : height_count | {1 }
	Port: otsu : values | {2 3 5 6 10 11 14 15 }
	Port: otsu : scores | {56 57 }
  - Chain level:
	State 1
		tmp_1 : 1
		tmp_2 : 1
		StgValue_92 : 2
	State 2
		tmp_3 : 1
		count_1 : 1
		StgValue_98 : 2
		tmp_4 : 1
		values_addr : 2
		StgValue_101 : 3
		scores_addr : 2
		StgValue_103 : 3
		values_addr_1 : 1
		values_load : 2
	State 3
	State 4
		StgValue_111 : 1
		or_cond : 1
		StgValue_115 : 1
	State 5
		tmp_s : 1
		scoreIter_3 : 1
		StgValue_125 : 2
		tmp_10 : 1
		values_addr_2 : 2
		values_load_1 : 3
		tmp_5 : 1
		tmp_10_cast : 2
	State 6
	State 7
		tmp_12 : 1
	State 8
	State 9
		threshold_1_cast4_ca : 1
		exitcond : 1
		StgValue_142 : 2
	State 10
		tmp_14 : 1
		tmp_15 : 1
		scoreIter_4 : 1
		StgValue_153 : 2
		tmp_20 : 1
		values_addr_3 : 2
		values_load_2 : 3
	State 11
	State 12
	State 13
	State 14
		scoreIter_2 : 1
		exitcond1 : 1
		StgValue_170 : 2
		tmp_27 : 2
		values_addr_4 : 3
		values_load_3 : 4
		tmp_26 : 1
		or_cond1 : 2
		StgValue_177 : 2
		tmp_32 : 1
	State 15
	State 16
		tmp_29 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
		meanUnderThreshold : 1
		meanOverThreshold : 1
		tmp_35_cast : 2
		tmp_33 : 3
		tmp_39_cast : 2
		tmp_35 : 3
	State 53
		tmp1 : 1
		tmp2 : 1
	State 54
	State 55
		computedScore_cast : 1
		computedScore1 : 2
		scores_addr_2 : 1
		StgValue_274 : 3
	State 56
		tmp_13 : 1
		count_2 : 1
		StgValue_283 : 2
		tmp_17 : 1
		scores_addr_1 : 2
		scores_load : 3
		tmp_16 : 1
		StgValue_288 : 2
		tmp_23 : 1
		StgValue_294 : 2
		tmp_25 : 1
		p_s : 2
		StgValue_298 : 3
	State 57
		record_1 : 1
		tmp_18 : 2
		record_id_2_record_i : 3
		record_2_record : 3
	State 58
		StgValue_310 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   udiv   |          grp_fu_674          |    0    |   394   |   238   |
|          |          grp_fu_680          |    0    |   394   |   238   |
|----------|------------------------------|---------|---------|---------|
|          |        count_1_fu_504        |    0    |    0    |    15   |
|          |         tmp_7_fu_520         |    0    |    0    |    39   |
|          |      scoreIter_3_fu_549      |    0    |    0    |    15   |
|          |         sum_1_fu_584         |    0    |    0    |    39   |
|          |      scoreIter_4_fu_608      |    0    |    0    |    15   |
|          |  count_pixels_under_t_fu_628 |    0    |    0    |    39   |
|          | sum_under_threshold_1_fu_634 |    0    |    0    |    39   |
|    add   |      scoreIter_2_fu_639      |    0    |    0    |    23   |
|          |  count_pixels_over_th_fu_695 |    0    |    0    |    39   |
|          |  sum_over_threshold_1_fu_701 |    0    |    0    |    39   |
|          |         tmp_37_fu_758        |    0    |    0    |    39   |
|          |         tmp_39_fu_778        |    0    |    0    |    15   |
|          |        count_2_fu_790        |    0    |    0    |    15   |
|          |         tmp_22_fu_806        |    0    |    0    |    39   |
|          |         tmp_24_fu_817        |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_2_fu_492         |    0    |    0    |    18   |
|          |         tmp_3_fu_498         |    0    |    0    |    13   |
|          |         tmp_8_fu_527         |    0    |    0    |    18   |
|          |         tmp_9_fu_532         |    0    |    0    |    18   |
|          |         tmp_s_fu_543         |    0    |    0    |    13   |
|          |        exitcond_fu_593       |    0    |    0    |    11   |
|   icmp   |         tmp_15_fu_603        |    0    |    0    |    13   |
|          |       exitcond1_fu_645       |    0    |    0    |    13   |
|          |         tmp_26_fu_656        |    0    |    0    |    18   |
|          |         tmp_30_fu_662        |    0    |    0    |    18   |
|          |         tmp_13_fu_784        |    0    |    0    |    13   |
|          |         tmp_23_fu_811        |    0    |    0    |    18   |
|          |         tmp_25_fu_822        |    0    |    0    |    18   |
|          |         tmp_18_fu_846        |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_12_fu_578        |    2    |    0    |    20   |
|          |         tmp_21_fu_623        |    2    |    0    |    20   |
|          |         tmp_29_fu_689        |    2    |    0    |    20   |
|    mul   |          tmp1_fu_735         |    2    |    0    |    20   |
|          |          tmp2_fu_744         |    2    |    0    |    20   |
|          |         tmp_34_fu_750        |    2    |    0    |    20   |
|          |         tmp_36_fu_754        |    2    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|          |          p_s_fu_828          |    0    |    0    |    32   |
|  select  |  record_id_2_record_i_fu_856 |    0    |    0    |    32   |
|          |    record_2_record_fu_864    |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|    sub   |         tmp_33_fu_718        |    0    |    0    |    23   |
|          |         tmp_35_fu_727        |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|    or    |         tmp_1_fu_486         |    0    |    0    |    32   |
|          |        or_cond1_fu_668       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |        or_cond_fu_537        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   |       empty_read_fu_130      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       grp_write_fu_148       |    0    |    0    |    0    |
|   write  |   StgValue_144_write_fu_156  |    0    |    0    |    0    |
|          |   StgValue_288_write_fu_163  |    0    |    0    |    0    |
|          |       grp_write_fu_171       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_data_V_fu_450      |    0    |    0    |    0    |
|          |       tmp_keep_V_fu_454      |    0    |    0    |    0    |
|          |       tmp_strb_V_fu_458      |    0    |    0    |    0    |
|extractvalue|       tmp_user_V_fu_462      |    0    |    0    |    0    |
|          |       tmp_last_V_fu_466      |    0    |    0    |    0    |
|          |        tmp_id_V_fu_470       |    0    |    0    |    0    |
|          |       tmp_dest_V_fu_474      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_4_fu_510         |    0    |    0    |    0    |
|          |         tmp_6_fu_516         |    0    |    0    |    0    |
|          |         tmp_10_fu_555        |    0    |    0    |    0    |
|          |      tmp_10_cast_fu_570      |    0    |    0    |    0    |
|          |         tmp_11_fu_574        |    0    |    0    |    0    |
|          |  threshold_1_cast4_ca_fu_589 |    0    |    0    |    0    |
|          |         tmp_14_fu_599        |    0    |    0    |    0    |
|          |         tmp_20_fu_614        |    0    |    0    |    0    |
|   zext   |         tmp_19_fu_619        |    0    |    0    |    0    |
|          |         tmp_27_fu_651        |    0    |    0    |    0    |
|          |         tmp_28_fu_686        |    0    |    0    |    0    |
|          |      tmp_35_cast_fu_714      |    0    |    0    |    0    |
|          |      tmp_39_cast_fu_723      |    0    |    0    |    0    |
|          |         tmp_38_fu_773        |    0    |    0    |    0    |
|          |         tmp_17_fu_796        |    0    |    0    |    0    |
|          |        record_1_fu_842       |    0    |    0    |    0    |
|          |      record_id_1_fu_852      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_5_fu_560         |    0    |    0    |    0    |
|          |   computedScore_cast_fu_762  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   meanUnderThreshold_fu_706  |    0    |    0    |    0    |
|   trunc  |   meanOverThreshold_fu_710   |    0    |    0    |    0    |
|          |         tmp_16_fu_801        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |      tmp_36_cast_fu_732      |    0    |    0    |    0    |
|          |      tmp_40_cast_fu_741      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    14   |   788   |   1463  |
|----------|------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|scores|    1   |    0   |    0   |
|values|    1   |    0   |    0   |
+------+--------+--------+--------+
| Total|    2   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    computedScore1_reg_387    |   14   |
|        count1_reg_423        |    9   |
|        count_1_reg_938       |    9   |
|       count_2_reg_1108       |    9   |
| count_pixels_over_th_reg_1050|   32   |
| count_pixels_under_t_reg_1017|   32   |
|         count_reg_272        |    9   |
|   height_count_load_reg_925  |   32   |
|       or_cond1_reg_1041      |    1   |
|        or_cond_reg_948       |    1   |
| probability_over_thr_reg_375 |   32   |
| probability_under_th_reg_342 |   32   |
|   record_2_record_reg_1131   |   32   |
| record_id_2_record_i_reg_1126|   32   |
|       record_id_reg_399      |   32   |
|        record_reg_411        |   32   |
|            reg_446           |   32   |
|      scoreIter_1_reg_319     |    9   |
|    scoreIter_2_in_reg_354    |   16   |
|     scoreIter_2_reg_1027     |   16   |
|      scoreIter_3_reg_955     |    9   |
|      scoreIter_4_reg_997     |    9   |
|       scoreIter_reg_295      |    9   |
|    scores_addr_1_reg_1113    |    8   |
|         sum_1_reg_976        |   32   |
| sum_over_threshold_1_reg_1055|   32   |
|  sum_over_threshold_reg_363  |   32   |
|          sum_reg_283         |   32   |
|sum_under_threshold_1_reg_1022|   32   |
|  sum_under_threshold_reg_330 |   32   |
| threshold_1_cast4_ca_reg_981 |    9   |
|      threshold_1_reg_307     |    8   |
|       threshold_reg_878      |    9   |
|         tmp1_reg_1075        |   32   |
|         tmp2_reg_1085        |   32   |
|      tmp_10_cast_reg_965     |   17   |
|        tmp_12_reg_971        |   32   |
|        tmp_14_reg_989        |   32   |
|        tmp_19_reg_1007       |   16   |
|        tmp_21_reg_1012       |   32   |
|        tmp_22_reg_1118       |   32   |
|        tmp_29_reg_1045       |   32   |
|         tmp_2_reg_931        |    1   |
|        tmp_33_reg_1060       |   17   |
|        tmp_34_reg_1090       |   32   |
|        tmp_35_reg_1065       |   17   |
|     tmp_36_cast_reg_1070     |   32   |
|        tmp_36_reg_1095       |   32   |
|        tmp_39_reg_1100       |    8   |
|     tmp_40_cast_reg_1080     |   32   |
|      tmp_data_V_reg_883      |    8   |
|      tmp_dest_V_reg_914      |    1   |
|       tmp_id_V_reg_909       |    1   |
|      tmp_keep_V_reg_889      |    1   |
|      tmp_last_V_reg_904      |    1   |
|      tmp_strb_V_reg_894      |    1   |
|      tmp_user_V_reg_899      |    1   |
|     values_addr_1_reg_943    |    8   |
|     values_addr_2_reg_960    |    8   |
|    values_addr_3_reg_1002    |    8   |
|    values_addr_4_reg_1036    |    8   |
|   width_count_load_reg_919   |   32   |
|    width_count_new_reg_435   |   32   |
+------------------------------+--------+
|             Total            |  1204  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_write_fu_148       |  p2  |   2  |   1  |    2   |
|       grp_access_fu_203      |  p0  |   9  |   8  |   72   ||    44   |
|       grp_access_fu_203      |  p1  |   2  |  32  |   64   ||    9    |
|       grp_access_fu_217      |  p0  |   4  |   8  |   32   ||    21   |
|       grp_access_fu_217      |  p1  |   2  |  14  |   28   ||    9    |
|          sum_reg_283         |  p0  |   2  |  32  |   64   ||    9    |
|       scoreIter_reg_295      |  p0  |   2  |   9  |   18   ||    9    |
|      threshold_1_reg_307     |  p0  |   2  |   8  |   16   ||    9    |
|  sum_under_threshold_reg_330 |  p0  |   2  |  32  |   64   ||    9    |
| probability_under_th_reg_342 |  p0  |   2  |  32  |   64   ||    9    |
|  sum_over_threshold_reg_363  |  p0  |   2  |  32  |   64   ||    9    |
| probability_over_thr_reg_375 |  p0  |   2  |  32  |   64   ||    9    |
|       record_id_reg_399      |  p0  |   2  |  32  |   64   ||    9    |
|        record_reg_411        |  p0  |   2  |  32  |   64   ||    9    |
|        count1_reg_423        |  p0  |   2  |   9  |   18   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   698  || 26.8836 ||   173   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   14   |    -   |   788  |  1463  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   26   |    -   |   173  |
|  Register |    -   |    -   |    -   |  1204  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   14   |   26   |  1992  |  1636  |
+-----------+--------+--------+--------+--------+--------+
