Fitter report for eth_audio_transmit
Tue Jan 15 15:47:15 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Jan 15 15:47:15 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; eth_audio_transmit                          ;
; Top-level Entity Name              ; eth_audio_transmit                          ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,199 / 10,320 ( 21 % )                     ;
;     Total combinational functions  ; 1,541 / 10,320 ( 15 % )                     ;
;     Dedicated logic registers      ; 1,507 / 10,320 ( 15 % )                     ;
; Total registers                    ; 1507                                        ;
; Total pins                         ; 22 / 180 ( 12 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 147,456 / 423,936 ( 35 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.38        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  12.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; eth_tx_en      ; Missing drive strength and slew rate ;
; eth_tx_data[0] ; Missing drive strength and slew rate ;
; eth_tx_data[1] ; Missing drive strength and slew rate ;
; eth_tx_data[2] ; Missing drive strength and slew rate ;
; eth_tx_data[3] ; Missing drive strength and slew rate ;
; eth_rst_n      ; Missing drive strength and slew rate ;
; aud_mclk       ; Missing drive strength and slew rate ;
; aud_dacdat     ; Missing drive strength and slew rate ;
; aud_scl        ; Missing drive strength and slew rate ;
; aud_sda        ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3209 ) ; 0.00 % ( 0 / 3209 )        ; 0.00 % ( 0 / 3209 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3209 ) ; 0.00 % ( 0 / 3209 )        ; 0.00 % ( 0 / 3209 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1810 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 211 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1176 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/Verilog/eth_audio_transmit/par/output_files/eth_audio_transmit.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,199 / 10,320 ( 21 % )    ;
;     -- Combinational with no register       ; 692                        ;
;     -- Register only                        ; 658                        ;
;     -- Combinational with a register        ; 849                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 673                        ;
;     -- 3 input functions                    ; 336                        ;
;     -- <=2 input functions                  ; 532                        ;
;     -- Register only                        ; 658                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1183                       ;
;     -- arithmetic mode                      ; 358                        ;
;                                             ;                            ;
; Total registers*                            ; 1,507 / 11,172 ( 13 % )    ;
;     -- Dedicated logic registers            ; 1,507 / 10,320 ( 15 % )    ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 172 / 645 ( 27 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 22 / 180 ( 12 % )          ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 7                          ;
; M9Ks                                        ; 18 / 46 ( 39 % )           ;
; Total block memory bits                     ; 147,456 / 423,936 ( 35 % ) ;
; Total block memory implementation bits      ; 165,888 / 423,936 ( 39 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )             ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global clocks                               ; 7 / 10 ( 70 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 6% / 6% / 5%               ;
; Peak interconnect usage (total/H/V)         ; 9% / 8% / 9%               ;
; Maximum fan-out                             ; 699                        ;
; Highest non-global fan-out                  ; 592                        ;
; Total fan-out                               ; 10944                      ;
; Average fan-out                             ; 3.04                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                             ;                       ;                      ;                                ;                                ;
; Total logic elements                        ; 1244 / 10320 ( 12 % ) ; 144 / 10320 ( 1 % )  ; 811 / 10320 ( 8 % )            ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 531                   ; 54                   ; 107                            ; 0                              ;
;     -- Register only                        ; 269                   ; 23                   ; 366                            ; 0                              ;
;     -- Combinational with a register        ; 444                   ; 67                   ; 338                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                      ;                                ;                                ;
;     -- 4 input functions                    ; 449                   ; 49                   ; 175                            ; 0                              ;
;     -- 3 input functions                    ; 170                   ; 32                   ; 134                            ; 0                              ;
;     -- <=2 input functions                  ; 356                   ; 40                   ; 136                            ; 0                              ;
;     -- Register only                        ; 269                   ; 23                   ; 366                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic elements by mode                      ;                       ;                      ;                                ;                                ;
;     -- normal mode                          ; 712                   ; 113                  ; 358                            ; 0                              ;
;     -- arithmetic mode                      ; 263                   ; 8                    ; 87                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total registers                             ; 713                   ; 90                   ; 704                            ; 0                              ;
;     -- Dedicated logic registers            ; 713 / 10320 ( 7 % )   ; 90 / 10320 ( < 1 % ) ; 704 / 10320 ( 7 % )            ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used   ; 96 / 645 ( 15 % )     ; 14 / 645 ( 2 % )     ; 64 / 645 ( 10 % )              ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                    ; 22                    ; 0                    ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 32768                 ; 0                    ; 114688                         ; 0                              ;
; Total RAM block bits                        ; 36864                 ; 0                    ; 129024                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 4 / 46 ( 8 % )        ; 0 / 46 ( 0 % )       ; 14 / 46 ( 30 % )               ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 5 / 12 ( 41 % )       ; 0 / 12 ( 0 % )       ; 1 / 12 ( 8 % )                 ; 1 / 12 ( 8 % )                 ;
;                                             ;                       ;                      ;                                ;                                ;
; Connections                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                    ; 5                     ; 133                  ; 949                            ; 2                              ;
;     -- Registered Input Connections         ; 1                     ; 101                  ; 779                            ; 0                              ;
;     -- Output Connections                   ; 919                   ; 166                  ; 1                              ; 3                              ;
;     -- Registered Output Connections        ; 6                     ; 165                  ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                    ; 6995                  ; 844                  ; 4208                           ; 12                             ;
;     -- Registered Connections               ; 2436                  ; 602                  ; 2301                           ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; External Connections                        ;                       ;                      ;                                ;                                ;
;     -- Top                                  ; 2                     ; 123                  ; 794                            ; 5                              ;
;     -- sld_hub:auto_hub                     ; 123                   ; 20                   ; 156                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 794                   ; 156                  ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 5                     ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                          ; 15                    ; 21                   ; 115                            ; 2                              ;
;     -- Output Ports                         ; 39                    ; 39                   ; 68                             ; 2                              ;
;     -- Bidir Ports                          ; 1                     ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                    ; 51                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 28                   ; 57                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                    ; 30                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                    ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                    ; 2                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                    ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                    ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 15                   ; 57                             ; 0                              ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; aud_adcdat     ; D6    ; 8        ; 3            ; 24           ; 7            ; 32                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; aud_bclk       ; D5    ; 8        ; 3            ; 24           ; 0            ; 209                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; aud_lrc        ; E6    ; 8        ; 7            ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_rx_clk     ; L8    ; 3        ; 13           ; 0            ; 14           ; 239                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_rx_data[0] ; F5    ; 1        ; 0            ; 23           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_rx_data[1] ; G5    ; 1        ; 0            ; 19           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_rx_data[2] ; F7    ; 8        ; 11           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_rx_data[3] ; K8    ; 3        ; 9            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_rxdv       ; F6    ; 8        ; 11           ; 24           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; eth_tx_clk     ; J6    ; 2        ; 0            ; 10           ; 21           ; 592                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk        ; E1    ; 1        ; 0            ; 11           ; 7            ; 12                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n      ; M1    ; 2        ; 0            ; 11           ; 21           ; 3                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; aud_dacdat     ; C6    ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; aud_mclk       ; E7    ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; aud_scl        ; D8    ; 8        ; 13           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_rst_n      ; L6    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_tx_data[0] ; K6    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_tx_data[1] ; K5    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_tx_data[2] ; L7    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_tx_data[3] ; L3    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_tx_en      ; L4    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                              ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------+---------------------+
; aud_sda ; C8    ; 8        ; 13           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO        ; aud_mclk                ; Dual Purpose Pin          ;
; E6       ; DATA6                       ; Use as regular IO        ; aud_lrc                 ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 7 / 17 ( 41 % ) ; 2.5V          ; --           ;
; 2        ; 7 / 19 ( 37 % ) ; 2.5V          ; --           ;
; 3        ; 3 / 26 ( 12 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 25 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 9 / 26 ( 35 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; aud_dacdat                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; aud_sda                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; aud_bclk                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; aud_adcdat                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; aud_scl                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; sys_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; aud_lrc                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 190        ; 8        ; aud_mclk                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; eth_rx_data[0]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ; 185        ; 8        ; eth_rxdv                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; eth_rx_data[2]                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; eth_rx_data[1]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; eth_tx_clk                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; eth_tx_data[1]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 30         ; 2        ; eth_tx_data[0]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; eth_rx_data[3]                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; eth_tx_data[3]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 40         ; 2        ; eth_tx_en                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; eth_rst_n                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 65         ; 3        ; eth_tx_data[2]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 68         ; 3        ; eth_rx_clk                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; sys_rst_n                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------+
; Name                          ; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------+
; SDC pin name                  ; u_pll_clk|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                       ;
; Compensate clock              ; clock0                                                                       ;
; Compensated input/output pins ; --                                                                           ;
; Switchover type               ; --                                                                           ;
; Input frequency 0             ; 50.0 MHz                                                                     ;
; Input frequency 1             ; --                                                                           ;
; Nominal PFD frequency         ; 50.0 MHz                                                                     ;
; Nominal VCO frequency         ; 600.0 MHz                                                                    ;
; VCO post scale K counter      ; 2                                                                            ;
; VCO frequency control         ; Auto                                                                         ;
; VCO phase shift step          ; 208 ps                                                                       ;
; VCO multiply                  ; --                                                                           ;
; VCO divide                    ; --                                                                           ;
; Freq min lock                 ; 25.0 MHz                                                                     ;
; Freq max lock                 ; 54.18 MHz                                                                    ;
; M VCO Tap                     ; 0                                                                            ;
; M Initial                     ; 1                                                                            ;
; M value                       ; 12                                                                           ;
; N value                       ; 1                                                                            ;
; Charge pump current           ; setting 1                                                                    ;
; Loop filter resistance        ; setting 27                                                                   ;
; Loop filter capacitance       ; setting 0                                                                    ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                           ;
; Bandwidth type                ; Medium                                                                       ;
; Real time reconfigurable      ; Off                                                                          ;
; Scan chain MIF file           ; --                                                                           ;
; Preserve PLL counter order    ; Off                                                                          ;
; PLL location                  ; PLL_1                                                                        ;
; Inclk0 signal                 ; sys_clk                                                                      ;
; Inclk1 signal                 ; --                                                                           ;
; Inclk0 signal type            ; Dedicated Pin                                                                ;
; Inclk1 signal type            ; --                                                                           ;
+-------------------------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; Name                                                                                     ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                          ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 6    ; 25  ; 12.0 MHz         ; 0 (0 ps)    ; 0.90 (208 ps)    ; 50/50      ; C1      ; 50            ; 25/25 Even ; --            ; 1       ; 0       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |eth_audio_transmit                                                                                     ; 2199 (3)    ; 1507 (0)                  ; 0 (0)         ; 147456      ; 18   ; 0            ; 0       ; 0         ; 22   ; 0            ; 692 (3)      ; 658 (0)           ; 849 (0)          ; |eth_audio_transmit                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|                                                          ; 115 (3)     ; 101 (3)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 58 (1)            ; 43 (1)           ; |eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl                                                                                                                                                                                                                                                                                            ; work         ;
;       |async_fifo_512x32b:u_async_fifo|                                                                 ; 113 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 57 (0)            ; 42 (0)           ; |eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo                                                                                                                                                                                                                                                            ; work         ;
;          |dcfifo:dcfifo_component|                                                                      ; 113 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 57 (0)            ; 42 (0)           ; |eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                    ; work         ;
;             |dcfifo_i0l1:auto_generated|                                                                ; 113 (33)    ; 98 (30)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (1)       ; 57 (27)           ; 42 (5)           ; |eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated                                                                                                                                                                                                         ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                            ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                             ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                            ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 14 (14)          ; |eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                             ; work         ;
;                |alt_synch_pipe_qld:rs_dgwp|                                                             ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp                                                                                                                                                                              ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                               ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                        ; work         ;
;                |alt_synch_pipe_rld:ws_dgrp|                                                             ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp                                                                                                                                                                              ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                               ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                        ; work         ;
;                |altsyncram_qj31:fifo_ram|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram                                                                                                                                                                                ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |eth_audio_transmit|audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                 ; work         ;
;    |audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|                                                          ; 142 (2)     ; 118 (2)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 57 (0)            ; 61 (2)           ; |eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl                                                                                                                                                                                                                                                                                            ; work         ;
;       |async_fifo_512x32b:u_async_fifo|                                                                 ; 140 (0)     ; 116 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 57 (0)            ; 59 (0)           ; |eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo                                                                                                                                                                                                                                                            ; work         ;
;          |dcfifo:dcfifo_component|                                                                      ; 140 (0)     ; 116 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 57 (0)            ; 59 (0)           ; |eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                    ; work         ;
;             |dcfifo_i0l1:auto_generated|                                                                ; 140 (41)    ; 116 (30)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (10)      ; 57 (25)           ; 59 (5)           ; |eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated                                                                                                                                                                                                         ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                                                                                                                                         ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                                                                                                                                         ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                            ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                             ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                            ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 14 (14)          ; |eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                             ; work         ;
;                |alt_synch_pipe_qld:rs_dgwp|                                                             ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 3 (0)            ; |eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp                                                                                                                                                                              ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                               ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 3 (3)            ; |eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                        ; work         ;
;                |alt_synch_pipe_rld:ws_dgrp|                                                             ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp                                                                                                                                                                              ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                               ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                        ; work         ;
;                |altsyncram_qj31:fifo_ram|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram                                                                                                                                                                                ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                 ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                      ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |eth_audio_transmit|audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                      ; work         ;
;    |pll_clk:u_pll_clk|                                                                                  ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |eth_audio_transmit|pll_clk:u_pll_clk                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |altpll:altpll_component|                                                                         ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |eth_audio_transmit|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                                                                                                                                                                                                            ; work         ;
;          |pll_clk_altpll:auto_generated|                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |eth_audio_transmit|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                                                                                                                                                                              ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 144 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (1)       ; 23 (0)            ; 67 (0)           ; |eth_audio_transmit|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 143 (102)   ; 90 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (40)      ; 23 (23)           ; 67 (42)          ; |eth_audio_transmit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |eth_audio_transmit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |eth_audio_transmit|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 811 (57)    ; 704 (56)                  ; 0 (0)         ; 114688      ; 14   ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (1)      ; 366 (28)          ; 338 (0)          ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 782 (0)     ; 648 (0)                   ; 0 (0)         ; 114688      ; 14   ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (0)      ; 338 (0)           ; 338 (0)          ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 782 (230)   ; 648 (196)                 ; 0 (0)         ; 114688      ; 14   ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (34)     ; 338 (139)         ; 338 (55)         ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 78 (76)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 51 (51)           ; 26 (0)           ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 114688      ; 14   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_c124:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 114688      ; 14   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 1 (1)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 107 (107)   ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 12 (12)           ; 60 (60)          ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 193 (1)     ; 156 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 125 (0)           ; 59 (1)           ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 168 (0)     ; 140 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 112 (0)           ; 56 (0)           ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 84 (84)     ; 84 (84)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 84 (84)           ; 0 (0)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 84 (0)      ; 56 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 28 (0)            ; 56 (0)           ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 20 (10)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 9 (0)             ; 2 (1)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 116 (9)     ; 101 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (9)       ; 0 (0)             ; 101 (0)          ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_mgi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_hgi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (28)          ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |eth_audio_transmit|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |udp:u_udp|                                                                                          ; 694 (0)     ; 315 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 379 (0)      ; 96 (0)            ; 219 (0)          ; |eth_audio_transmit|udp:u_udp                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |crc32_d4:u_crc32_d4|                                                                             ; 45 (45)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 33 (33)          ; |eth_audio_transmit|udp:u_udp|crc32_d4:u_crc32_d4                                                                                                                                                                                                                                                                                                        ; work         ;
;       |ip_receive:u_ip_receive|                                                                         ; 257 (257)   ; 182 (182)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 95 (95)           ; 87 (87)          ; |eth_audio_transmit|udp:u_udp|ip_receive:u_ip_receive                                                                                                                                                                                                                                                                                                    ; work         ;
;       |ip_send:u_ip_send|                                                                               ; 393 (393)   ; 101 (101)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 292 (292)    ; 1 (1)             ; 100 (100)        ; |eth_audio_transmit|udp:u_udp|ip_send:u_ip_send                                                                                                                                                                                                                                                                                                          ; work         ;
;    |wm8978_ctrl:u_wm8978_ctrl|                                                                          ; 289 (0)     ; 178 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 111 (0)      ; 58 (0)            ; 120 (0)          ; |eth_audio_transmit|wm8978_ctrl:u_wm8978_ctrl                                                                                                                                                                                                                                                                                                            ; work         ;
;       |audio_receive:u_audio_receive|                                                                   ; 101 (101)   ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 32 (32)           ; 40 (40)          ; |eth_audio_transmit|wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive                                                                                                                                                                                                                                                                              ; work         ;
;       |audio_send:u_audio_send|                                                                         ; 37 (37)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 16 (16)           ; 17 (17)          ; |eth_audio_transmit|wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send                                                                                                                                                                                                                                                                                    ; work         ;
;       |wm8978_config:u_wm8978_config|                                                                   ; 151 (0)     ; 73 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (0)       ; 10 (0)            ; 63 (0)           ; |eth_audio_transmit|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config                                                                                                                                                                                                                                                                              ; work         ;
;          |i2c_dri:u_i2c_dri|                                                                            ; 92 (92)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 7 (7)             ; 36 (36)          ; |eth_audio_transmit|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri                                                                                                                                                                                                                                                            ; work         ;
;          |i2c_reg_cfg:u_i2c_reg_cfg|                                                                    ; 59 (59)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 3 (3)             ; 27 (27)          ; |eth_audio_transmit|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg                                                                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; eth_tx_en      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; eth_tx_data[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; eth_tx_data[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; eth_tx_data[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; eth_tx_data[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; eth_rst_n      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; aud_mclk       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; aud_dacdat     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; aud_scl        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; aud_sda        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; eth_tx_clk     ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; sys_rst_n      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_clk        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; aud_bclk       ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; aud_lrc        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; eth_rx_clk     ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; aud_adcdat     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; eth_rx_data[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; eth_rxdv       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; eth_rx_data[2] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; eth_rx_data[3] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; eth_rx_data[0] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                  ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; aud_sda                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; eth_tx_clk                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0                                                                                                                                                                           ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3                                                                                                                                                                           ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|eth_tx_data[0]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|eth_tx_data[1]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|eth_tx_data[2]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|eth_tx_data[3]                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|eth_tx_en                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cnt[0]                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cnt[1]                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cnt[2]                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][28]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][24]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cnt[3]                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][29]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][25]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][30]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][26]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][31]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][27]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][23]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[10]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[11]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[12]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[13]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[14]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[15]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[0]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[1]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[2]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[3]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[4]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[5]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[6]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[7]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[8]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|data_cnt[9]                                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cnt[4]                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[0]                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[4]                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[1]                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[5]                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[2]                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[6]                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[3]                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[7]                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|real_add_cnt[3]                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|real_add_cnt[2]                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|real_add_cnt[1]                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|real_add_cnt[0]                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|real_add_cnt[4]                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|udp_tx_flag                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|tx_req                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|udp_tx_start_en                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cur_state.st_check_sum                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cur_state.st_idle                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[27]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[23]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[3]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cur_state.st_crc                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cur_state.st_tx_data                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][0]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][12]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][8]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][4]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cur_state.st_ip_head                                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cur_state.st_eth_head                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[10]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[14]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[2]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][13]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][9]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][1]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][5]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[22]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[18]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[9]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[13]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[1]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[21]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|crc_en                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[31]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[25]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[17]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][14]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][2]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][10]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][6]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][15]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][3]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][11]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|ip_head[2][7]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[30]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[24]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[16]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[12]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[0]                                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|cur_state.st_preamble                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|crc_clr                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|tx_data_num[10]                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|skip_en                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[29]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - udp:u_udp|crc32_d4:u_crc32_d4|crc_data[28]                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                           ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                                                                                                                                                           ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                                                                                                                                                           ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                                                                                                                                                           ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                                                                                                                                                           ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                                                                                                                                                           ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                                                                                                                                           ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                                                                                                                                           ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                                                                                                                                           ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                                                                                                                                           ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                                      ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|tx_done_t                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|start_en_d1                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                              ; 0                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a2                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a8                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10                                                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a12                                                                                                                                      ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a14                                                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a16                                                                                                                                      ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a18                                                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a20                                                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a22                                                                                                                                      ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a24                                                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a26                                                                                                                                      ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                               ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                                ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                                ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                                ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                            ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                            ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                            ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                      ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff    ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff    ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                                                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]                                                                                                                                                      ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                                                                                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                       ; 0                 ; 0       ;
; sys_rst_n                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; sys_clk                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; aud_bclk                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a3                                                                                                                                                                           ; 0                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_dacdat                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[9]                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[5]                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[13]                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[1]                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[6]                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[10]                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[14]                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[2]                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[11]                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[7]                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[15]                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[3]                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[4]                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[8]                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[12]                                                                                                                                                                                                                                                                              ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[0]                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[21]                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[22]                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[23]                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[20]                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[26]                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[25]                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[27]                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[24]                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[29]                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[30]                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[31]                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[28]                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[18]                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[17]                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[19]                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[16]                                                                                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[8]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[9]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                                                                                      ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[0]                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[12]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[8]                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[4]                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[16]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[28]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[24]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[20]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[13]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[1]                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[9]                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[5]                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[17]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[29]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[25]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[21]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[14]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[2]                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[10]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[6]                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[18]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[30]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[26]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[22]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[15]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[3]                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[11]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[7]                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[19]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[31]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[27]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data[23]                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|aud_lrc_d0                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                                                                                      ; 1                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[16]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[28]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[24]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[20]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[17]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[29]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[25]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[21]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[18]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[30]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[26]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[22]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[19]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[31]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[27]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[23]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag_d1                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag_d0                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                                                                                                                                                                     ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                                                                                                                                                                     ; 1                 ; 0       ;
;      - audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                                                                                                                                                                     ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                                                                                                                                                                      ; 1                 ; 0       ;
; aud_lrc                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|aud_lrc_d0                                                                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|lrc_edge                                                                                                                                                                                                                                                                              ; 0                 ; 6       ;
; eth_rx_clk                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_en                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[9]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[8]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a16                                                                                                                                                                          ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                                                                                      ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_cnt[10]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_cnt[12]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_cnt[14]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_byte_num[6]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_byte_num[8]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_byte_num[9]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_byte_num[10]                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_byte_num[11]                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_byte_num[12]                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_byte_num[13]                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_byte_num[14]                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_byte_num[15]                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|cnt[0]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|cnt[1]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|cnt[2]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|cnt[3]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|cnt[4]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[9]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[5]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[13]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[1]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[6]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[10]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[14]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[2]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[11]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[7]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[15]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[3]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[4]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[8]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[12]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[0]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[21]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[22]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[23]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[20]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[26]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[25]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[27]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[24]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[29]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[30]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[31]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[28]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[18]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[17]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[19]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_data[16]                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_byte_val                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                                                                                      ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                                                                                                                                                                           ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                                                                                      ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[1]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[5]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[6]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[2]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[3]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[7]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[4]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[0]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|cur_state.st_udp_head                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|skip_en                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[15]                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[14]                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[13]                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[12]                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[11]                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[10]                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[9]                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[8]                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[7]                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[6]                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[5]                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[4]                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[3]                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[2]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[1]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[0]                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[9]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[21]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[20]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[23]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[22]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[19]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[17]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[9]                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[7]                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[5]                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[4]                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[3]                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[2]                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[1]                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_ip[0]                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[4]                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[3]                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[2]                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[5]                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[36]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[32]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[25]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[20]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[17]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[16]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[6]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[4]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[2]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[0]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[47]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[46]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[45]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[44]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[43]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[42]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[41]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[40]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[39]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[35]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[33]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[31]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[30]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[27]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[26]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[24]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[23]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[22]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[19]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[18]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[13]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[12]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[11]                                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[9]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[8]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[7]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[5]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[3]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|des_mac[1]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|cur_state.st_idle                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                                                                                                                                                                     ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                                                                                                                                                                     ; 1                 ; 0       ;
;      - audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                                                                                                                                                                     ; 1                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rec_pkt_done                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - udp:u_udp|ip_receive:u_ip_receive|error_en                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; aud_adcdat                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]~0                                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]~1                                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]~2                                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]~3                                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[16]~4                                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[28]~5                                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[24]~6                                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[20]~7                                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]~8                                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]~9                                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]~10                                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]~11                                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[17]~12                                                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[29]~13                                                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[25]~14                                                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[21]~15                                                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]~16                                                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]~17                                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]~18                                                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]~19                                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[18]~20                                                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[30]~21                                                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[26]~22                                                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[22]~23                                                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]~24                                                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]~25                                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]~26                                                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]~27                                                                                                                                                                                                                                                                      ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[19]~28                                                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[31]~29                                                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[27]~30                                                                                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[23]~31                                                                                                                                                                                                                                                                     ; 0                 ; 6       ;
; eth_rx_data[1]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[1]                                                                                                                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[5]~feeder                                                                                                                                                                                                                                                                                           ; 0                 ; 6       ;
; eth_rxdv                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[3]~0                                                                                                                                                                                                                                                                                                ; 0                 ; 6       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[7]~1                                                                                                                                                                                                                                                                                                ; 0                 ; 6       ;
;      - udp:u_udp|ip_receive:u_ip_receive|Selector7~12                                                                                                                                                                                                                                                                                                ; 0                 ; 6       ;
; eth_rx_data[2]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[6]                                                                                                                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[2]                                                                                                                                                                                                                                                                                                  ; 0                 ; 6       ;
; eth_rx_data[3]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[7]                                                                                                                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[3]                                                                                                                                                                                                                                                                                                  ; 0                 ; 6       ;
; eth_rx_data[0]                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[4]                                                                                                                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - udp:u_udp|ip_receive:u_ip_receive|rx_data[0]                                                                                                                                                                                                                                                                                                  ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y12_N0     ; 429     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; aud_bclk                                                                                                                                                                                                                                                                                            ; PIN_D5             ; 209     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|valid_rdreq~0                                                                                                                                                          ; LCCOMB_X26_Y23_N12 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|valid_wrreq~0                                                                                                                                                          ; LCCOMB_X26_Y22_N26 ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|valid_rdreq~0                                                                                                                                                          ; LCCOMB_X14_Y19_N26 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|valid_wrreq~0                                                                                                                                                          ; LCCOMB_X14_Y20_N22 ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; eth_rx_clk                                                                                                                                                                                                                                                                                          ; PIN_L8             ; 239     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; eth_tx_clk                                                                                                                                                                                                                                                                                          ; PIN_J6             ; 592     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                            ; PLL_1              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; rst_n~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X11_Y13_N18 ; 699     ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; FF_X23_Y12_N5      ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; LCCOMB_X22_Y12_N10 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; LCCOMB_X22_Y12_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; LCCOMB_X23_Y12_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                       ; LCCOMB_X23_Y12_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; LCCOMB_X23_Y12_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                       ; LCCOMB_X18_Y12_N20 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                         ; FF_X18_Y12_N25     ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                         ; FF_X17_Y12_N27     ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                         ; LCCOMB_X18_Y12_N14 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11                                                                                                                                                                                                                  ; LCCOMB_X22_Y13_N2  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12                                                                                                                                                                                                                  ; LCCOMB_X23_Y13_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                                 ; LCCOMB_X23_Y13_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                            ; LCCOMB_X24_Y13_N6  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                            ; LCCOMB_X23_Y13_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; FF_X24_Y11_N5      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; FF_X23_Y11_N1      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; FF_X23_Y12_N9      ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; FF_X23_Y13_N17     ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; LCCOMB_X23_Y11_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; FF_X22_Y10_N9      ; 28      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; LCCOMB_X11_Y10_N26 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; LCCOMB_X11_Y10_N20 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; FF_X4_Y10_N1       ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; LCCOMB_X4_Y10_N18  ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                             ; LCCOMB_X17_Y10_N12 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                             ; LCCOMB_X17_Y10_N6  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; FF_X24_Y12_N25     ; 260     ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]~1                                                                                                                                       ; LCCOMB_X16_Y12_N6  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                          ; LCCOMB_X4_Y10_N26  ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; LCCOMB_X4_Y10_N14  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                               ; LCCOMB_X10_Y13_N24 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; LCCOMB_X16_Y13_N20 ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated|counter_reg_bit[4]~0 ; LCCOMB_X16_Y13_N22 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4]~0                ; LCCOMB_X10_Y13_N4  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                   ; LCCOMB_X12_Y15_N0  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; LCCOMB_X16_Y13_N30 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~11                                                                                                                                                     ; LCCOMB_X21_Y13_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~10                                                                                                                                                ; LCCOMB_X21_Y13_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                   ; LCCOMB_X16_Y10_N2  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]~34                                                                                                                                                                  ; LCCOMB_X16_Y12_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                              ; LCCOMB_X16_Y12_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; LCCOMB_X17_Y10_N26 ; 110     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                                                                                                             ; PIN_E1             ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                                                                                                             ; PIN_E1             ; 10      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sys_rst_n                                                                                                                                                                                                                                                                                           ; PIN_M1             ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]~1                                                                                                                                                                                                                                                        ; LCCOMB_X10_Y11_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|Equal15~10                                                                                                                                                                                                                                                        ; LCCOMB_X13_Y1_N20  ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|Selector1~0                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y19_N10 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|Selector7~17                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y19_N18 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|cnt[4]~17                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y19_N30 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|cnt[4]~18                                                                                                                                                                                                                                                         ; LCCOMB_X24_Y19_N10 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]~16                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y19_N16 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]~1                                                                                                                                                                                                                                                      ; LCCOMB_X25_Y22_N30 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[47]~0                                                                                                                                                                                                                                                     ; LCCOMB_X25_Y22_N10 ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[2]~0                                                                                                                                                                                                                                             ; LCCOMB_X25_Y22_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|rec_data[0]~1                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y19_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|rec_data[16]~2                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y19_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|rec_data[24]~3                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y19_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|rec_data[8]~0                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y19_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|rx_data[3]~0                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y19_N26 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|rx_data[7]~1                                                                                                                                                                                                                                                      ; LCCOMB_X26_Y20_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|skip_en                                                                                                                                                                                                                                                           ; FF_X24_Y19_N15     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[0]~1                                                                                                                                                                                                                                                 ; LCCOMB_X22_Y19_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[8]~0                                                                                                                                                                                                                                                 ; LCCOMB_X22_Y19_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|Equal0~1                                                                                                                                                                                                                                                                ; LCCOMB_X6_Y7_N0    ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|cnt[0]~11                                                                                                                                                                                                                                                               ; LCCOMB_X12_Y9_N4   ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|cnt[0]~14                                                                                                                                                                                                                                                               ; LCCOMB_X11_Y9_N28  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|cnt[0]~19                                                                                                                                                                                                                                                               ; LCCOMB_X6_Y7_N2    ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[9]~38                                                                                                                                                                                                                                                          ; LCCOMB_X12_Y13_N10 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|eth_tx_en~0                                                                                                                                                                                                                                                             ; LCCOMB_X11_Y9_N2   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]~18                                                                                                                                                                                                                                                       ; LCCOMB_X9_Y8_N0    ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][8]~51                                                                                                                                                                                                                                                        ; LCCOMB_X12_Y9_N26  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|real_add_cnt[4]~17                                                                                                                                                                                                                                                      ; LCCOMB_X12_Y13_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; udp:u_udp|ip_send:u_ip_send|skip_en                                                                                                                                                                                                                                                                 ; FF_X12_Y13_N17     ; 35      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Equal0~2                                                                                                                                                                                                                                    ; LCCOMB_X4_Y23_N24  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|lrc_edge                                                                                                                                                                                                                                    ; LCCOMB_X3_Y23_N30  ; 39      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                                                                                                                                                                   ; FF_X4_Y23_N23      ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]~13                                                                                                                                                                                                                                ; LCCOMB_X4_Y23_N30  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector1~1                                                                                                                                                                                                               ; LCCOMB_X24_Y17_N30 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]~18                                                                                                                                                                                                                 ; LCCOMB_X21_Y17_N16 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                                   ; FF_X1_Y11_N15      ; 62      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                                                                                                                                                                                                                   ; FF_X22_Y17_N11     ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                                                                                                                                                                                                                   ; FF_X21_Y17_N15     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|LessThan2~0                                                                                                                                                                                                       ; LCCOMB_X24_Y15_N8  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|always2~4                                                                                                                                                                                                         ; LCCOMB_X22_Y16_N2  ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_exec                                                                                                                                                                                                          ; FF_X22_Y16_N1      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]                                                                                                                                                                                                   ; FF_X23_Y15_N5      ; 20      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7]~15                                                                                                                                                                                              ; LCCOMB_X22_Y16_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y12_N0     ; 429     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0]                              ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; rst_n~0                                                                                                               ; LCCOMB_X11_Y13_N18 ; 699     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X24_Y12_N25     ; 260     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; sys_clk                                                                                                               ; PIN_E1             ; 10      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; sys_rst_n                                                                                                             ; PIN_M1             ; 2       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                                     ; FF_X1_Y11_N15      ; 62      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; eth_tx_clk~input                                                                                                                                                                                                                                                                                    ; 592     ;
; eth_rx_clk~input                                                                                                                                                                                                                                                                                    ; 239     ;
; aud_bclk~input                                                                                                                                                                                                                                                                                      ; 209     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; 110     ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[47]~0                                                                                                                                                                                                                                                     ; 48      ;
; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                                                                                           ; 47      ;
; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                                                                                           ; 45      ;
; udp:u_udp|ip_send:u_ip_send|cnt[1]                                                                                                                                                                                                                                                                  ; 43      ;
; udp:u_udp|ip_send:u_ip_send|cnt[0]                                                                                                                                                                                                                                                                  ; 43      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|lrc_edge                                                                                                                                                                                                                                    ; 39      ;
; udp:u_udp|ip_send:u_ip_send|cnt[2]                                                                                                                                                                                                                                                                  ; 39      ;
; udp:u_udp|ip_send:u_ip_send|skip_en                                                                                                                                                                                                                                                                 ; 35      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; 34      ;
; udp:u_udp|ip_send:u_ip_send|crc_clr                                                                                                                                                                                                                                                                 ; 34      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Equal0~2                                                                                                                                                                                                                                    ; 33      ;
; aud_adcdat~input                                                                                                                                                                                                                                                                                    ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]~34                                                                                                                                                                  ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                             ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                             ; 32      ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]~1                                                                                                                                                                                                                                                        ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; 31      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                         ; 31      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                    ; 31      ;
; ~GND                                                                                                                                                                                                                                                                                                ; 31      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                       ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                     ; 29      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                   ; 27      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                                                                                                                                                                                                                                   ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                          ; 26      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                ; 26      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; 26      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                                                                                                                                                                                                                                   ; 26      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; 25      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; 25      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                ; 25      ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]~1                                                                                                                                                                                                                                                      ; 24      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[0]                                                                                                                                                                                                   ; 24      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                 ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; 23      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[2]                                                                                                                                                                                                   ; 23      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]                                                                                                                                                                                                   ; 23      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                                                                                                                                                                                                                                   ; 23      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[1]                                                                                                                                                                                                   ; 22      ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|valid_rdreq~0                                                                                                                                                          ; 22      ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|valid_wrreq~0                                                                                                                                                          ; 22      ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|valid_rdreq~0                                                                                                                                                          ; 22      ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|valid_wrreq~0                                                                                                                                                          ; 22      ;
; udp:u_udp|ip_send:u_ip_send|cur_state.st_check_sum                                                                                                                                                                                                                                                  ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                         ; 21      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                                                                                                                                                                                                                                   ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                         ; 20      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[4]                                                                                                                                                                                                   ; 20      ;
; udp:u_udp|ip_send:u_ip_send|crc_en                                                                                                                                                                                                                                                                  ; 20      ;
; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                                                                                           ; 20      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                                                                                                                                                                                                                   ; 20      ;
; udp:u_udp|ip_receive:u_ip_receive|Equal15~10                                                                                                                                                                                                                                                        ; 19      ;
; udp:u_udp|ip_send:u_ip_send|cnt[0]~19                                                                                                                                                                                                                                                               ; 19      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                            ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                   ; 17      ;
; udp:u_udp|ip_receive:u_ip_receive|Selector7~17                                                                                                                                                                                                                                                      ; 17      ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]~16                                                                                                                                                                                                                                                   ; 17      ;
; udp:u_udp|ip_send:u_ip_send|Equal0~1                                                                                                                                                                                                                                                                ; 17      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[3]                                                                                                                                                                                                                    ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                        ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                        ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                         ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                         ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                         ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                         ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                         ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                         ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                         ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                         ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                         ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                         ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                              ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                         ; 16      ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][8]~51                                                                                                                                                                                                                                                        ; 16      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|LessThan2~0                                                                                                                                                                                                       ; 16      ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[9]~38                                                                                                                                                                                                                                                          ; 16      ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]~18                                                                                                                                                                                                                                                       ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                  ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]                           ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]                           ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]                            ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]                            ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; 15      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector1~1                                                                                                                                                                                                               ; 15      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[5]                                                                                                                                                                                                                    ; 15      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[4]                                                                                                                                                                                                                    ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                           ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~8                                                                                                                                     ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                          ; 14      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                        ; 14      ;
; udp:u_udp|ip_send:u_ip_send|cur_state.st_tx_data                                                                                                                                                                                                                                                    ; 14      ;
; udp:u_udp|ip_receive:u_ip_receive|cnt[1]                                                                                                                                                                                                                                                            ; 14      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                                                                                                                                                                                                                    ; 14      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]                                                                                                                                                                                                                    ; 14      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[0]                                                                                                                                                                                                                    ; 14      ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                                                                                                                                                                                                                                   ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]~1                                                                                                                                       ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ; 13      ;
; udp:u_udp|ip_receive:u_ip_receive|rx_byte_val                                                                                                                                                                                                                                                       ; 13      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[2]                                                                                                                                                                                                                    ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]~1                                                                                                                                ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; 12      ;
; udp:u_udp|ip_receive:u_ip_receive|rx_data[7]                                                                                                                                                                                                                                                        ; 12      ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                                                                                                                                                                          ; 12      ;
; udp:u_udp|ip_receive:u_ip_receive|cnt[0]                                                                                                                                                                                                                                                            ; 12      ;
; udp:u_udp|ip_receive:u_ip_receive|rx_data[0]                                                                                                                                                                                                                                                        ; 11      ;
; udp:u_udp|ip_receive:u_ip_receive|rx_data[3]                                                                                                                                                                                                                                                        ; 11      ;
; udp:u_udp|ip_receive:u_ip_receive|rx_data[2]                                                                                                                                                                                                                                                        ; 11      ;
; udp:u_udp|ip_receive:u_ip_receive|rx_data[1]                                                                                                                                                                                                                                                        ; 11      ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                                                                                                                                         ; 11      ;
; udp:u_udp|ip_receive:u_ip_receive|cnt[2]                                                                                                                                                                                                                                                            ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                     ; 10      ;
; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]                                                                                                                                                                                                                                                        ; 10      ;
; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]                                                                                                                                                                                                                                                        ; 10      ;
; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]                                                                                                                                                                                                                                                        ; 10      ;
; udp:u_udp|ip_send:u_ip_send|cnt[3]                                                                                                                                                                                                                                                                  ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                         ; 9       ;
; udp:u_udp|ip_receive:u_ip_receive|skip_en                                                                                                                                                                                                                                                           ; 9       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|always2~4                                                                                                                                                                                                         ; 9       ;
; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                                                                                                                                                                              ; 9       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                                                                                                                 ; 9       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                                                                                                                                                                                                                   ; 9       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                                                                                                                 ; 9       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                                                                                                                                       ; 9       ;
; udp:u_udp|ip_send:u_ip_send|cur_state.st_eth_head                                                                                                                                                                                                                                                   ; 9       ;
; udp:u_udp|ip_send:u_ip_send|cur_state.st_ip_head                                                                                                                                                                                                                                                    ; 9       ;
; udp:u_udp|ip_send:u_ip_send|cur_state.st_crc                                                                                                                                                                                                                                                        ; 9       ;
; udp:u_udp|ip_send:u_ip_send|cur_state.st_idle                                                                                                                                                                                                                                                       ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                   ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                   ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                        ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                     ; 8       ;
; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[0]~1                                                                                                                                                                                                                                                 ; 8       ;
; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[8]~0                                                                                                                                                                                                                                                 ; 8       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7]~15                                                                                                                                                                                              ; 8       ;
; udp:u_udp|ip_receive:u_ip_receive|rec_data[24]~3                                                                                                                                                                                                                                                    ; 8       ;
; udp:u_udp|ip_receive:u_ip_receive|rec_data[16]~2                                                                                                                                                                                                                                                    ; 8       ;
; udp:u_udp|ip_receive:u_ip_receive|rec_data[0]~1                                                                                                                                                                                                                                                     ; 8       ;
; udp:u_udp|ip_receive:u_ip_receive|rec_data[8]~0                                                                                                                                                                                                                                                     ; 8       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                                                                                                                 ; 8       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                                                                                                                 ; 8       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                                                                                                                 ; 8       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                                                                                                                 ; 8       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                                                                                                                                         ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                     ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                     ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                     ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                     ; 7       ;
; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                                                                                                                                             ; 7       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                                                                                                                                 ; 7       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                                                                                                 ; 7       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                                                                                                 ; 7       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                                                                                                                 ; 7       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                                                                                                                 ; 7       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                 ; 7       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                                                                                                                                 ; 7       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[6]~18                                                                                                                                                                                                                 ; 7       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_exec                                                                                                                                                                                                          ; 7       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                                                                                                 ; 7       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                                                                                                 ; 7       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                                                                                                                 ; 7       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                                                                                                                 ; 7       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                 ; 7       ;
; udp:u_udp|ip_send:u_ip_send|tx_data_num[10]                                                                                                                                                                                                                                                         ; 7       ;
; udp:u_udp|ip_send:u_ip_send|eth_tx_en~0                                                                                                                                                                                                                                                             ; 7       ;
; udp:u_udp|ip_send:u_ip_send|eth_tx_data[3]                                                                                                                                                                                                                                                          ; 7       ;
; udp:u_udp|ip_receive:u_ip_receive|cnt[4]                                                                                                                                                                                                                                                            ; 7       ;
; udp:u_udp|ip_receive:u_ip_receive|cnt[3]                                                                                                                                                                                                                                                            ; 7       ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                                                                                                                                                                       ; 7       ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]                                                                                                                                                                                                                                                       ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~7                                                                                                                                     ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                     ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                         ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                               ; 6       ;
; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                                                                                                                                                                             ; 6       ;
; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                                                                                                                                                                              ; 6       ;
; udp:u_udp|ip_receive:u_ip_receive|Equal7~0                                                                                                                                                                                                                                                          ; 6       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                                                                                                                                 ; 6       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                                                                                                                                 ; 6       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                 ; 6       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                                                                                                                                 ; 6       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                                                                                                                                 ; 6       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                 ; 6       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]~13                                                                                                                                                                                                                                ; 6       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~4                                                                                                                                                                                                                                                            ; 6       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                                                                                                                                                      ; 6       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                                                                                                                                        ; 6       ;
; udp:u_udp|ip_send:u_ip_send|eth_tx_data[1]                                                                                                                                                                                                                                                          ; 6       ;
; udp:u_udp|ip_send:u_ip_send|eth_tx_data[0]                                                                                                                                                                                                                                                          ; 6       ;
; udp:u_udp|ip_send:u_ip_send|cnt[4]                                                                                                                                                                                                                                                                  ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated|counter_reg_bit[4]~0 ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                  ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4]~0                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                               ; 5       ;
; udp:u_udp|ip_receive:u_ip_receive|cnt[4]~18                                                                                                                                                                                                                                                         ; 5       ;
; udp:u_udp|ip_receive:u_ip_receive|cnt[4]~17                                                                                                                                                                                                                                                         ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux4~0                                                                                                                                                                                                            ; 5       ;
; udp:u_udp|ip_receive:u_ip_receive|rx_data[3]~0                                                                                                                                                                                                                                                      ; 5       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                                                                                                                                 ; 5       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                                                                                                                                 ; 5       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                                                                                                                                 ; 5       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                                                                                                                                 ; 5       ;
; udp:u_udp|ip_send:u_ip_send|real_add_cnt[4]~17                                                                                                                                                                                                                                                      ; 5       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                                                                                                                                 ; 5       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                                                                                                                                 ; 5       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                                                                                                                                 ; 5       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                                                                                                                                 ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|st_done                                                                                                                                                                                                                   ; 5       ;
; udp:u_udp|ip_send:u_ip_send|cnt[0]~14                                                                                                                                                                                                                                                               ; 5       ;
; udp:u_udp|ip_send:u_ip_send|cnt[0]~11                                                                                                                                                                                                                                                               ; 5       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~7                                                                                                                                                                                                                                                            ; 5       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[28]                                                                                                                                                                                                                                                          ; 5       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]                                                                                                                                                             ; 5       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]                                                                                                                                                             ; 5       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]                                                                                                                                                             ; 5       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                                                                                                                             ; 5       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector20~3                                                                                                                                                                                                              ; 5       ;
; udp:u_udp|ip_send:u_ip_send|cur_state.st_preamble                                                                                                                                                                                                                                                   ; 5       ;
; udp:u_udp|ip_send:u_ip_send|Equal6~0                                                                                                                                                                                                                                                                ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~10                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~11                                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~6                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                         ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~7                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                               ; 4       ;
; udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[2]~0                                                                                                                                                                                                                                             ; 4       ;
; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                                                                                                                                               ; 4       ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]~0                                                                                                                                                                                                                                                      ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux11~1                                                                                                                                                                                                           ; 4       ;
; udp:u_udp|ip_receive:u_ip_receive|rx_data[7]~1                                                                                                                                                                                                                                                      ; 4       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~1                                                                                                                                        ; 4       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                    ; 4       ;
; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_udp_head                                                                                                                                                                                                                                             ; 4       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|_~2                                                                                                                                        ; 4       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                    ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~13                                                                                                                                                                                                                                 ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~12                                                                                                                                                                                                                                 ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~10                                                                                                                                                                                                                                 ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~1                                                                                                                                                                                                                                  ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~1                                                                                                                                        ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                    ; 4       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3]                                                                                                                                                             ; 4       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2]                                                                                                                                                             ; 4       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                                                                                                                             ; 4       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4]                                                                                                                                                             ; 4       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7]                                                                                                                                                             ; 4       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                                                                                                                             ; 4       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                                                                                                                             ; 4       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                                                                                                                             ; 4       ;
; udp:u_udp|ip_send:u_ip_send|Equal0~0                                                                                                                                                                                                                                                                ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|_~2                                                                                                                                        ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                    ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Equal0~2                                                                                                                                                                                                                  ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[3]                                                                                                                                                             ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[2]                                                                                                                                                             ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[5]                                                                                                                                                             ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[4]                                                                                                                                                             ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[7]                                                                                                                                                             ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[6]                                                                                                                                                             ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[1]                                                                                                                                                             ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[0]                                                                                                                                                             ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor3                                                                                                                                   ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor6                                                                                                                                   ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]                                                                                                                                                             ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                                                                                                                             ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                                                                                                                             ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                                            ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin|xor3                                                                                                                                   ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                            ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin|xor6                                                                                                                                   ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                                            ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                            ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector8~2                                                                                                                                                                                                               ; 4       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[30]                                                                                                                                                                                                                                                          ; 4       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~2                                                                                                                                                                                                                                                            ; 4       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[31]                                                                                                                                                                                                                                                          ; 4       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                                                                                          ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|udp_tx_flag                                                                                                                                                                                                                                               ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                                                                                                                                                                                                                       ; 4       ;
; udp:u_udp|ip_send:u_ip_send|eth_tx_data[2]                                                                                                                                                                                                                                                          ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[15]                                                                                                                                                                                                                                                            ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[14]                                                                                                                                                                                                                                                            ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[13]                                                                                                                                                                                                                                                            ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[12]                                                                                                                                                                                                                                                            ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[11]                                                                                                                                                                                                                                                            ; 4       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[10]                                                                                                                                                                                                                                                            ; 4       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|op_1~16                                                                                                                                                                ; 4       ;
; eth_rxdv~input                                                                                                                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~11                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~4                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~2                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated|counter_reg_bit[0]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[2]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[3]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~13                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                    ; 3       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~12                                                                                                                                                                                                                                                           ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|Selector1~0                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|always3~38                                                                                                                                                                                                                                                        ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|LessThan0~0                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|Equal1~0                                                                                                                                                                                                                                                          ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_idle                                                                                                                                                                                                                                                 ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|Equal0~1                                                                                                                                                                                                                                                          ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[1]                                                                                                                                                                                                                                                        ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[3]                                                                                                                                                                                                                                                        ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[5]                                                                                                                                                                                                                                                        ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[7]                                                                                                                                                                                                                                                        ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[8]                                                                                                                                                                                                                                                        ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[9]                                                                                                                                                                                                                                                        ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[11]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[12]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[13]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[18]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[19]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[22]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[23]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[24]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[26]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[27]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[31]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[2]                                                                                                                                                                                                                                               ; 3       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|cntr_cout[5]~0                                                                                                                             ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|Selector7~6                                                                                                                                                                                                                                                       ; 3       ;
; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                                                                                                                                                                        ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Add1~1                                                                                                                                                                                                            ; 3       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|_~4                                                                                                                                        ; 3       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                                                                                                                                 ; 3       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                                                                                                                                 ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~23                                                                                                                                                                                                                                 ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~22                                                                                                                                                                                                                                 ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~17                                                                                                                                                                                                                                 ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~15                                                                                                                                                                                                                                 ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~14                                                                                                                                                                                                                                 ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~11                                                                                                                                                                                                                                 ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~6                                                                                                                                                                                                                                  ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~5                                                                                                                                                                                                                                  ; 3       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|cntr_cout[5]~0                                                                                                                             ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|always2~2                                                                                                                                                                                                         ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|i2c_done                                                                                                                                                                                                                  ; 3       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|ram_address_b[8]                                                                                                                                                       ; 3       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                                                                                                 ; 3       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                                                                                                 ; 3       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[9]                                                                                                                                                             ; 3       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[8]                                                                                                                                                             ; 3       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|cntr_cout[5]~0                                                                                                                             ; 3       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                                                                                                                                 ; 3       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                                                                                                                                 ; 3       ;
; udp:u_udp|ip_send:u_ip_send|start_en_d0                                                                                                                                                                                                                                                             ; 3       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~9                                                                                                                                                                                                                                                            ; 3       ;
; udp:u_udp|ip_send:u_ip_send|Selector7~0                                                                                                                                                                                                                                                             ; 3       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|ram_address_b[8]                                                                                                                                                       ; 3       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                                                                                                 ; 3       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                                                                                                 ; 3       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[9]                                                                                                                                                             ; 3       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|wrptr_g[8]                                                                                                                                                             ; 3       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~8                                                                                                                                                                                                                                                            ; 3       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~6                                                                                                                                                                                                                                                            ; 3       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~5                                                                                                                                                                                                                                                            ; 3       ;
; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]~1                                                                                                                                                                                                                                                         ; 3       ;
; udp:u_udp|ip_send:u_ip_send|Equal15~4                                                                                                                                                                                                                                                               ; 3       ;
; udp:u_udp|ip_send:u_ip_send|Equal15~1                                                                                                                                                                                                                                                               ; 3       ;
; udp:u_udp|ip_send:u_ip_send|Equal15~0                                                                                                                                                                                                                                                               ; 3       ;
; udp:u_udp|ip_send:u_ip_send|Selector36~2                                                                                                                                                                                                                                                            ; 3       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]                                                                                                                                                             ; 3       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]                                                                                                                                                             ; 3       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]                                                                                                                                                             ; 3       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                                            ; 3       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                                            ; 3       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                            ; 3       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~3                                                                                                                                                                                                                                                            ; 3       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|udp_tx_start_en                                                                                                                                                                                                                                           ; 3       ;
; udp:u_udp|ip_send:u_ip_send|tx_req                                                                                                                                                                                                                                                                  ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[1]                                                                                                                                                                                                 ; 3       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[0]                                                                                                                                                                                                 ; 3       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[9]                                                                                                                                                                                                                                                             ; 3       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[8]                                                                                                                                                                                                                                                             ; 3       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[7]                                                                                                                                                                                                                                                             ; 3       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[6]                                                                                                                                                                                                                                                             ; 3       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[5]                                                                                                                                                                                                                                                             ; 3       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[4]                                                                                                                                                                                                                                                             ; 3       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[3]                                                                                                                                                                                                                                                             ; 3       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[2]                                                                                                                                                                                                                                                             ; 3       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[1]                                                                                                                                                                                                                                                             ; 3       ;
; udp:u_udp|ip_send:u_ip_send|data_cnt[0]                                                                                                                                                                                                                                                             ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][23]                                                                                                                                                                                                                                                          ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][27]                                                                                                                                                                                                                                                          ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][31]                                                                                                                                                                                                                                                          ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                                                                                                                                                                          ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                                                                                                                                                                          ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][26]                                                                                                                                                                                                                                                          ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][30]                                                                                                                                                                                                                                                          ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                                                                                                                                                                          ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                                                                                                                                                                          ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                                                                                                                                                                          ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][25]                                                                                                                                                                                                                                                          ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][29]                                                                                                                                                                                                                                                          ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                                                                                                                                                                          ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]                                                                                                                                                                                                                                                          ; 3       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][28]                                                                                                                                                                                                                                                          ; 3       ;
; eth_rx_data[0]~input                                                                                                                                                                                                                                                                                ; 2       ;
; eth_rx_data[3]~input                                                                                                                                                                                                                                                                                ; 2       ;
; eth_rx_data[2]~input                                                                                                                                                                                                                                                                                ; 2       ;
; eth_rx_data[1]~input                                                                                                                                                                                                                                                                                ; 2       ;
; aud_lrc~input                                                                                                                                                                                                                                                                                       ; 2       ;
; sys_clk~input                                                                                                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~0                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~1                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~0                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~9                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~4                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~2                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated|counter_reg_bit[2]   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated|counter_reg_bit[1]   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated|counter_reg_bit[3]   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated|counter_reg_bit[4]   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~22                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~20                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~18                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~16                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~14                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~12                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~8                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~4                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~0                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~12                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                    ; 2       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0~_wirecell                                                                                                                       ; 2       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0~_wirecell                                                                                                                       ; 2       ;
; ~VCC                                                                                                                                                                                                                                                                                                ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|Selector13~4                                                                                                                                                                                                                                                      ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|error_en                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|Equal7~1                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|Equal2~0                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|always3~37                                                                                                                                                                                                                                                        ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[40]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[41]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[43]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[44]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[47]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[0]                                                                                                                                                                                                                                                        ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]                                                                                                                                                                                                                                                        ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[4]                                                                                                                                                                                                                                                        ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[6]                                                                                                                                                                                                                                                        ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[16]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[17]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[20]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[25]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[32]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[36]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|cnt[4]~6                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|cnt[4]~5                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|Selector7~10                                                                                                                                                                                                                                                      ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[3]                                                                                                                                                                                                                                               ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|Selector7~7                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|always3~9                                                                                                                                                                                                                                                         ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]                                                                                                                                                                                                                                                         ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[1]                                                                                                                                                                                                                                                         ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]                                                                                                                                                                                                                                                         ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[3]                                                                                                                                                                                                                                                         ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]                                                                                                                                                                                                                                                         ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]                                                                                                                                                                                                                                                         ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                                                                                                                                                                         ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]                                                                                                                                                                                                                                                         ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                                                                                                                                                        ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                                                                                                                                                                         ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]                                                                                                                                                                                                                                                         ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                                                                                                                                                                        ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                                                                                                                                                                        ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                                                                                                                                                        ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                                                                                                                                                                        ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                                                                                                                                                                        ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|always3~4                                                                                                                                                                                                                                                         ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|Mux9~0                                                                                                                                                                                                            ; 2       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag                                                                                                                                                                                                                                             ; 2       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~2                                                                                                                                        ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[3]                                                                                                                                                                                                                                                   ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|init_reg_cnt[3]~0                                                                                                                                                                                                 ; 2       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|_~5                                                                                                                                        ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~20                                                                                                                                                                                                                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~19                                                                                                                                                                                                                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~18                                                                                                                                                                                                                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~7                                                                                                                                                                                                                                  ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~3                                                                                                                                                                                                                                  ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Decoder0~0                                                                                                                                                                                                                                  ; 2       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~2                                                                                                                                        ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector9~4                                                                                                                                                                                                               ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|always2~1                                                                                                                                                                                                         ; 2       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|ram_address_a[8]                                                                                                                                                       ; 2       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[3]                                                                                                                                                             ; 2       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[2]                                                                                                                                                             ; 2       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[5]                                                                                                                                                             ; 2       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[4]                                                                                                                                                             ; 2       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[7]                                                                                                                                                             ; 2       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[6]                                                                                                                                                             ; 2       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[9]                                                                                                                                                             ; 2       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[8]                                                                                                                                                             ; 2       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[1]                                                                                                                                                             ; 2       ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]                                                                                                                                                             ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[23]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[27]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[31]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[19]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[7]                                                                                                                                                                                                                               ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[11]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[3]                                                                                                                                                                                                                               ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[15]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[22]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[26]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[30]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[18]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[6]                                                                                                                                                                                                                               ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[10]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[2]                                                                                                                                                                                                                               ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[14]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[21]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[25]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[29]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[17]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[5]                                                                                                                                                                                                                               ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[9]                                                                                                                                                                                                                               ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                                                                                                                                                               ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[13]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[20]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[24]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[28]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[16]                                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[4]                                                                                                                                                                                                                               ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[8]                                                                                                                                                                                                                               ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[12]                                                                                                                                                                                                                              ; 2       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|_~4                                                                                                                                        ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[0]                                                                                                                                                                                                                               ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Equal0~1                                                                                                                                                                                                                                    ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Selector7~7                                                                                                                                                                                                                                                             ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Selector7~6                                                                                                                                                                                                                                                             ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Selector7~3                                                                                                                                                                                                                                                             ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Selector7~1                                                                                                                                                                                                                                                             ; 2       ;
; udp:u_udp|ip_send:u_ip_send|LessThan2~7                                                                                                                                                                                                                                                             ; 2       ;
; udp:u_udp|ip_send:u_ip_send|LessThan2~3                                                                                                                                                                                                                                                             ; 2       ;
; udp:u_udp|ip_send:u_ip_send|LessThan2~2                                                                                                                                                                                                                                                             ; 2       ;
; udp:u_udp|ip_send:u_ip_send|tx_done_t~0                                                                                                                                                                                                                                                             ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                                                                                                                                                                                                                   ; 2       ;
; udp:u_udp|ip_send:u_ip_send|start_en_d1                                                                                                                                                                                                                                                             ; 2       ;
; udp:u_udp|ip_send:u_ip_send|LessThan1~1                                                                                                                                                                                                                                                             ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                                                                                ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                                                                                ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                                                                                ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                                                                                ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                                                                                ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                                                                                ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                                                                                ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                                                                                ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                                                                                ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                                                                                ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector23~1                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|Equal0~0                                                                                                                                                                                                                                    ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_next~10                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][8]~17                                                                                                                                                                                                                                                        ; 2       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|ram_address_a[8]                                                                                                                                                       ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                                                                                                                                                                                                                                     ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[29]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Selector36~0                                                                                                                                                                                                                                                            ; 2       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                                            ; 2       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                                            ; 2       ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                                            ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector20~5                                                                                                                                                                                                              ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|Selector20~0                                                                                                                                                                                                              ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Selector32~3                                                                                                                                                                                                                                                            ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[0]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[12]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[16]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[24]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][7]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][11]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][3]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][15]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][6]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][10]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][14]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[17]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[25]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[21]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[1]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[13]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[9]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|ip_send:u_ip_send|eth_tx_data~21                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[18]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[22]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][5]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][9]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][13]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[2]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[14]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[10]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][4]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|ip_send:u_ip_send|Mux39~1                                                                                                                                                                                                                                                                 ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][8]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][12]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][0]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[3]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                                                                                                                                                           ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[23]                                                                                                                                                                                                                                                          ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[27]                                                                                                                                                                                                                                                          ; 2       ;
; rst_n~0                                                                                                                                                                                                                                                                                             ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12]                                                                                                                                                                                                                                                      ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                                                                                                                                                                      ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10]                                                                                                                                                                                                                                                      ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                                                                                                                                                                      ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14]                                                                                                                                                                                                                                                      ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                                                                                                                                                                       ; 2       ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                                                                                                                                                                      ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[7]                                                                                                                                                                                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[6]                                                                                                                                                                                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[5]                                                                                                                                                                                                 ; 2       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[4]                                                                                                                                                                                                 ; 2       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None ; M9K_X27_Y23_N0, M9K_X27_Y22_N0                                                                                                                                                                                             ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|altsyncram_qj31:fifo_ram|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None ; M9K_X15_Y20_N0, M9K_X15_Y19_N0                                                                                                                                                                                             ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 4096         ; 28           ; 4096         ; 28           ; yes                    ; no                      ; yes                    ; no                      ; 114688 ; 4096                        ; 28                          ; 4096                        ; 28                          ; 114688              ; 14   ; None ; M9K_X27_Y13_N0, M9K_X27_Y10_N0, M9K_X15_Y12_N0, M9K_X27_Y11_N0, M9K_X15_Y7_N0, M9K_X27_Y12_N0, M9K_X15_Y10_N0, M9K_X27_Y9_N0, M9K_X15_Y9_N0, M9K_X15_Y15_N0, M9K_X15_Y8_N0, M9K_X15_Y13_N0, M9K_X15_Y14_N0, M9K_X15_Y11_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 2,689 / 32,401 ( 8 % )  ;
; C16 interconnects     ; 38 / 1,326 ( 3 % )      ;
; C4 interconnects      ; 1,249 / 21,816 ( 6 % )  ;
; Direct links          ; 545 / 32,401 ( 2 % )    ;
; Global clocks         ; 7 / 10 ( 70 % )         ;
; Local interconnects   ; 1,302 / 10,320 ( 13 % ) ;
; R24 interconnects     ; 47 / 1,289 ( 4 % )      ;
; R4 interconnects      ; 1,659 / 28,186 ( 6 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.78) ; Number of LABs  (Total = 172) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 5                             ;
; 3                                           ; 4                             ;
; 4                                           ; 1                             ;
; 5                                           ; 2                             ;
; 6                                           ; 4                             ;
; 7                                           ; 3                             ;
; 8                                           ; 0                             ;
; 9                                           ; 6                             ;
; 10                                          ; 3                             ;
; 11                                          ; 5                             ;
; 12                                          ; 9                             ;
; 13                                          ; 10                            ;
; 14                                          ; 11                            ;
; 15                                          ; 22                            ;
; 16                                          ; 78                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.16) ; Number of LABs  (Total = 172) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 115                           ;
; 1 Clock                            ; 124                           ;
; 1 Clock enable                     ; 76                            ;
; 1 Sync. clear                      ; 7                             ;
; 1 Sync. load                       ; 5                             ;
; 2 Clock enables                    ; 18                            ;
; 2 Clocks                           ; 26                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.37) ; Number of LABs  (Total = 172) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 2                             ;
; 2                                            ; 6                             ;
; 3                                            ; 5                             ;
; 4                                            ; 4                             ;
; 5                                            ; 2                             ;
; 6                                            ; 1                             ;
; 7                                            ; 0                             ;
; 8                                            ; 1                             ;
; 9                                            ; 5                             ;
; 10                                           ; 1                             ;
; 11                                           ; 4                             ;
; 12                                           ; 2                             ;
; 13                                           ; 0                             ;
; 14                                           ; 1                             ;
; 15                                           ; 7                             ;
; 16                                           ; 7                             ;
; 17                                           ; 3                             ;
; 18                                           ; 6                             ;
; 19                                           ; 7                             ;
; 20                                           ; 2                             ;
; 21                                           ; 6                             ;
; 22                                           ; 13                            ;
; 23                                           ; 7                             ;
; 24                                           ; 7                             ;
; 25                                           ; 12                            ;
; 26                                           ; 13                            ;
; 27                                           ; 8                             ;
; 28                                           ; 15                            ;
; 29                                           ; 6                             ;
; 30                                           ; 7                             ;
; 31                                           ; 2                             ;
; 32                                           ; 9                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.14) ; Number of LABs  (Total = 172) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 23                            ;
; 2                                               ; 22                            ;
; 3                                               ; 16                            ;
; 4                                               ; 13                            ;
; 5                                               ; 9                             ;
; 6                                               ; 4                             ;
; 7                                               ; 9                             ;
; 8                                               ; 5                             ;
; 9                                               ; 16                            ;
; 10                                              ; 13                            ;
; 11                                              ; 4                             ;
; 12                                              ; 4                             ;
; 13                                              ; 5                             ;
; 14                                              ; 5                             ;
; 15                                              ; 6                             ;
; 16                                              ; 14                            ;
; 17                                              ; 1                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 1                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.58) ; Number of LABs  (Total = 172) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 4                             ;
; 3                                            ; 15                            ;
; 4                                            ; 9                             ;
; 5                                            ; 7                             ;
; 6                                            ; 8                             ;
; 7                                            ; 10                            ;
; 8                                            ; 10                            ;
; 9                                            ; 12                            ;
; 10                                           ; 7                             ;
; 11                                           ; 14                            ;
; 12                                           ; 6                             ;
; 13                                           ; 4                             ;
; 14                                           ; 10                            ;
; 15                                           ; 9                             ;
; 16                                           ; 4                             ;
; 17                                           ; 6                             ;
; 18                                           ; 3                             ;
; 19                                           ; 6                             ;
; 20                                           ; 6                             ;
; 21                                           ; 3                             ;
; 22                                           ; 6                             ;
; 23                                           ; 5                             ;
; 24                                           ; 0                             ;
; 25                                           ; 1                             ;
; 26                                           ; 0                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 0                             ;
; 30                                           ; 1                             ;
; 31                                           ; 1                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 22           ; 0            ; 22           ; 0            ; 0            ; 26        ; 22           ; 0            ; 26        ; 26        ; 0            ; 10           ; 0            ; 0            ; 13           ; 0            ; 10           ; 13           ; 0            ; 0            ; 0            ; 10           ; 0            ; 0            ; 0            ; 0            ; 0            ; 26        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 26           ; 4            ; 26           ; 26           ; 0         ; 4            ; 26           ; 0         ; 0         ; 26           ; 16           ; 26           ; 26           ; 13           ; 26           ; 16           ; 13           ; 26           ; 26           ; 26           ; 16           ; 26           ; 26           ; 26           ; 26           ; 26           ; 0         ; 26           ; 26           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; eth_tx_en           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_tx_data[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_tx_data[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_tx_data[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_tx_data[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rst_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_mclk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_dacdat          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_scl             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_sda             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_tx_clk          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_bclk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_lrc             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rx_clk          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; aud_adcdat          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rx_data[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxdv            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rx_data[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rx_data[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rx_data[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; I/O             ; eth_tx_clk           ; 33.6              ;
; I/O             ; aud_bclk             ; 13.1              ;
; I/O             ; eth_rx_clk           ; 12.9              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                          ; Destination Register                                                                                                                                                      ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; eth_rx_clk                                                                                                                                                                               ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[3]                                                                                                                         ; 1.541             ;
; aud_bclk                                                                                                                                                                                 ; wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|adc_data_t[1]                                                                                                     ; 1.182             ;
; eth_tx_clk                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                               ; 1.063             ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; 0.073             ;
; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                                                                   ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                     ; 0.054             ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; 0.042             ;
; udp:u_udp|ip_receive:u_ip_receive|rx_byte_val                                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|skip_en                                                                                                                                 ; 0.041             ;
; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                                                    ; 0.041             ;
; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                   ; 0.041             ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; 0.040             ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; 0.040             ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                ; 0.039             ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9       ; 0.039             ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8       ; 0.039             ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; 0.039             ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                ; 0.038             ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; 0.038             ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8       ; 0.037             ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                ; 0.035             ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7       ; 0.035             ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; 0.035             ;
; udp:u_udp|ip_send:u_ip_send|cnt[4]                                                                                                                                                       ; udp:u_udp|ip_send:u_ip_send|cnt[4]                                                                                                                                        ; 0.034             ;
; udp:u_udp|ip_receive:u_ip_receive|rec_pkt_done                                                                                                                                           ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|rec_done_flag                                                                                                                   ; 0.026             ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[14]                                                                                                                                               ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[18]                                                                                                                                ; 0.023             ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[1]                                                                                                                                                ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                                 ; 0.023             ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                                                ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                ; 0.023             ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                               ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                                ; 0.023             ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                                               ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                ; 0.023             ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[0]                                                                                                                                                ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                                 ; 0.023             ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                                               ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[24]                                                                                                                                ; 0.023             ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                                                ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[9]                                                                                                                                 ; 0.023             ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[2]                                                                                                                                                ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                                 ; 0.023             ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; 0.013             ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9       ; 0.013             ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8       ; 0.012             ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|rdptr_g[0]                                   ; 0.011             ;
; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; audio_cache_tx_ctrl:u_audio_cache_tx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; 0.010             ;
; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; audio_cache_rx_ctrl:u_audio_cache_rx_ctrl|async_fifo_512x32b:u_async_fifo|dcfifo:dcfifo_component|dcfifo_i0l1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8       ; 0.010             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 38 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "eth_audio_transmit"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_i0l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'eth_audio_transmit.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   80.000     aud_bclk
    Info (332111):   40.000   eth_rx_clk
    Info (332111):   40.000   eth_tx_clk
    Info (332111):   20.000      sys_clk
    Info (332111):   83.333 u_pll_clk|altpll_component|auto_generated|pll1|clk[0]
Info (176353): Automatically promoted node pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk~0
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node rst_n~0
Info (176353): Automatically promoted node rst_n~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node udp:u_udp|ip_send:u_ip_send|ip_head[0][10]~19
        Info (176357): Destination node udp:u_udp|ip_send:u_ip_send|ip_head[2][8]~51
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15058): PLL "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins
Warning (15064): PLL "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1" output port clk[0] feeds output pin "aud_mclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.90 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file E:/Verilog/eth_audio_transmit/par/output_files/eth_audio_transmit.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1161 megabytes
    Info: Processing ended: Tue Jan 15 15:47:16 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:17


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/Verilog/eth_audio_transmit/par/output_files/eth_audio_transmit.fit.smsg.


