{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 11 15:08:45 2010 " "Info: Processing started: Thu Nov 11 15:08:45 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off behavioural -c behavioural --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off behavioural -c behavioural --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "uop_dlatch:inst\|Q " "Warning: Node \"uop_dlatch:inst\|Q\" is a latch" {  } { { "uop_dlatch.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 01-02 - D Latch with Reset (solution)/uop_dlatch.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "EN " "Info: Assuming node \"EN\" is a latch enable. Will not compute fmax for this pin." {  } { { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 01-02 - D Latch with Reset (solution)/behavioural.bdf" { { 152 144 312 168 "EN" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "uop_dlatch:inst\|Q X EN 5.016 ns register " "Info: tsu for register \"uop_dlatch:inst\|Q\" (data pin = \"X\", clock pin = \"EN\") is 5.016 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.313 ns + Longest pin register " "Info: + Longest pin to register delay is 6.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns X 1 PIN PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'X'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 01-02 - D Latch with Reset (solution)/behavioural.bdf" { { 112 144 312 128 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.838 ns) + CELL(0.521 ns) 6.313 ns uop_dlatch:inst\|Q 2 REG LCCOMB_X1_Y13_N0 1 " "Info: 2: + IC(4.838 ns) + CELL(0.521 ns) = 6.313 ns; Loc. = LCCOMB_X1_Y13_N0; Fanout = 1; REG Node = 'uop_dlatch:inst\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { X uop_dlatch:inst|Q } "NODE_NAME" } } { "uop_dlatch.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 01-02 - D Latch with Reset (solution)/uop_dlatch.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 23.36 % ) " "Info: Total cell delay = 1.475 ns ( 23.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.838 ns ( 76.64 % ) " "Info: Total interconnect delay = 4.838 ns ( 76.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.313 ns" { X uop_dlatch:inst|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.313 ns" { X {} X~combout {} uop_dlatch:inst|Q {} } { 0.000ns 0.000ns 4.838ns } { 0.000ns 0.954ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.791 ns + " "Info: + Micro setup delay of destination is 0.791 ns" {  } { { "uop_dlatch.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 01-02 - D Latch with Reset (solution)/uop_dlatch.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 2.088 ns - Shortest register " "Info: - Shortest clock path from clock \"EN\" to destination register is 2.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns EN 1 CLK PIN_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_3; Fanout = 1; CLK Node = 'EN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 01-02 - D Latch with Reset (solution)/behavioural.bdf" { { 152 144 312 168 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.322 ns) 2.088 ns uop_dlatch:inst\|Q 2 REG LCCOMB_X1_Y13_N0 1 " "Info: 2: + IC(0.812 ns) + CELL(0.322 ns) = 2.088 ns; Loc. = LCCOMB_X1_Y13_N0; Fanout = 1; REG Node = 'uop_dlatch:inst\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { EN uop_dlatch:inst|Q } "NODE_NAME" } } { "uop_dlatch.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 01-02 - D Latch with Reset (solution)/uop_dlatch.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.276 ns ( 61.11 % ) " "Info: Total cell delay = 1.276 ns ( 61.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 38.89 % ) " "Info: Total interconnect delay = 0.812 ns ( 38.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { EN uop_dlatch:inst|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.088 ns" { EN {} EN~combout {} uop_dlatch:inst|Q {} } { 0.000ns 0.000ns 0.812ns } { 0.000ns 0.954ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.313 ns" { X uop_dlatch:inst|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.313 ns" { X {} X~combout {} uop_dlatch:inst|Q {} } { 0.000ns 0.000ns 4.838ns } { 0.000ns 0.954ns 0.521ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { EN uop_dlatch:inst|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.088 ns" { EN {} EN~combout {} uop_dlatch:inst|Q {} } { 0.000ns 0.000ns 0.812ns } { 0.000ns 0.954ns 0.322ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "EN Y uop_dlatch:inst\|Q 6.124 ns register " "Info: tco from clock \"EN\" to destination pin \"Y\" through register \"uop_dlatch:inst\|Q\" is 6.124 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN source 2.088 ns + Longest register " "Info: + Longest clock path from clock \"EN\" to source register is 2.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns EN 1 CLK PIN_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_3; Fanout = 1; CLK Node = 'EN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 01-02 - D Latch with Reset (solution)/behavioural.bdf" { { 152 144 312 168 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.322 ns) 2.088 ns uop_dlatch:inst\|Q 2 REG LCCOMB_X1_Y13_N0 1 " "Info: 2: + IC(0.812 ns) + CELL(0.322 ns) = 2.088 ns; Loc. = LCCOMB_X1_Y13_N0; Fanout = 1; REG Node = 'uop_dlatch:inst\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { EN uop_dlatch:inst|Q } "NODE_NAME" } } { "uop_dlatch.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 01-02 - D Latch with Reset (solution)/uop_dlatch.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.276 ns ( 61.11 % ) " "Info: Total cell delay = 1.276 ns ( 61.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 38.89 % ) " "Info: Total interconnect delay = 0.812 ns ( 38.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { EN uop_dlatch:inst|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.088 ns" { EN {} EN~combout {} uop_dlatch:inst|Q {} } { 0.000ns 0.000ns 0.812ns } { 0.000ns 0.954ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "uop_dlatch.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 01-02 - D Latch with Reset (solution)/uop_dlatch.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.036 ns + Longest register pin " "Info: + Longest register to pin delay is 4.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uop_dlatch:inst\|Q 1 REG LCCOMB_X1_Y13_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y13_N0; Fanout = 1; REG Node = 'uop_dlatch:inst\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { uop_dlatch:inst|Q } "NODE_NAME" } } { "uop_dlatch.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 01-02 - D Latch with Reset (solution)/uop_dlatch.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(2.890 ns) 4.036 ns Y 2 PIN PIN_30 0 " "Info: 2: + IC(1.146 ns) + CELL(2.890 ns) = 4.036 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'Y'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.036 ns" { uop_dlatch:inst|Q Y } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 01-02 - D Latch with Reset (solution)/behavioural.bdf" { { 112 552 728 128 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.890 ns ( 71.61 % ) " "Info: Total cell delay = 2.890 ns ( 71.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 28.39 % ) " "Info: Total interconnect delay = 1.146 ns ( 28.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.036 ns" { uop_dlatch:inst|Q Y } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.036 ns" { uop_dlatch:inst|Q {} Y {} } { 0.000ns 1.146ns } { 0.000ns 2.890ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { EN uop_dlatch:inst|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.088 ns" { EN {} EN~combout {} uop_dlatch:inst|Q {} } { 0.000ns 0.000ns 0.812ns } { 0.000ns 0.954ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.036 ns" { uop_dlatch:inst|Q Y } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.036 ns" { uop_dlatch:inst|Q {} Y {} } { 0.000ns 1.146ns } { 0.000ns 2.890ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "uop_dlatch:inst\|Q X EN -4.225 ns register " "Info: th for register \"uop_dlatch:inst\|Q\" (data pin = \"X\", clock pin = \"EN\") is -4.225 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 2.088 ns + Longest register " "Info: + Longest clock path from clock \"EN\" to destination register is 2.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns EN 1 CLK PIN_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_3; Fanout = 1; CLK Node = 'EN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 01-02 - D Latch with Reset (solution)/behavioural.bdf" { { 152 144 312 168 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.322 ns) 2.088 ns uop_dlatch:inst\|Q 2 REG LCCOMB_X1_Y13_N0 1 " "Info: 2: + IC(0.812 ns) + CELL(0.322 ns) = 2.088 ns; Loc. = LCCOMB_X1_Y13_N0; Fanout = 1; REG Node = 'uop_dlatch:inst\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { EN uop_dlatch:inst|Q } "NODE_NAME" } } { "uop_dlatch.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 01-02 - D Latch with Reset (solution)/uop_dlatch.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.276 ns ( 61.11 % ) " "Info: Total cell delay = 1.276 ns ( 61.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 38.89 % ) " "Info: Total interconnect delay = 0.812 ns ( 38.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { EN uop_dlatch:inst|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.088 ns" { EN {} EN~combout {} uop_dlatch:inst|Q {} } { 0.000ns 0.000ns 0.812ns } { 0.000ns 0.954ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "uop_dlatch.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 01-02 - D Latch with Reset (solution)/uop_dlatch.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.313 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns X 1 PIN PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'X'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { X } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 01-02 - D Latch with Reset (solution)/behavioural.bdf" { { 112 144 312 128 "X" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.838 ns) + CELL(0.521 ns) 6.313 ns uop_dlatch:inst\|Q 2 REG LCCOMB_X1_Y13_N0 1 " "Info: 2: + IC(4.838 ns) + CELL(0.521 ns) = 6.313 ns; Loc. = LCCOMB_X1_Y13_N0; Fanout = 1; REG Node = 'uop_dlatch:inst\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { X uop_dlatch:inst|Q } "NODE_NAME" } } { "uop_dlatch.vhd" "" { Text "C:/Users/noutram/Desktop/06 - Standard  Logic Solutions/tasks/Task 01-02 - D Latch with Reset (solution)/uop_dlatch.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 23.36 % ) " "Info: Total cell delay = 1.475 ns ( 23.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.838 ns ( 76.64 % ) " "Info: Total interconnect delay = 4.838 ns ( 76.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.313 ns" { X uop_dlatch:inst|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.313 ns" { X {} X~combout {} uop_dlatch:inst|Q {} } { 0.000ns 0.000ns 4.838ns } { 0.000ns 0.954ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { EN uop_dlatch:inst|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.088 ns" { EN {} EN~combout {} uop_dlatch:inst|Q {} } { 0.000ns 0.000ns 0.812ns } { 0.000ns 0.954ns 0.322ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.313 ns" { X uop_dlatch:inst|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.313 ns" { X {} X~combout {} uop_dlatch:inst|Q {} } { 0.000ns 0.000ns 4.838ns } { 0.000ns 0.954ns 0.521ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 11 15:08:45 2010 " "Info: Processing ended: Thu Nov 11 15:08:45 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
