{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 14:51:57 2009 " "Info: Processing started: Sun Oct 18 14:51:57 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NiosII_stratix_1s10_standard -c NiosII_stratix_1s10_standard --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NiosII_stratix_1s10_standard -c NiosII_stratix_1s10_standard --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 register cpu:the_cpu\|ic_fill_tag\[13\] register ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[14\] 2.605 ns " "Info: Slack time is 2.605 ns for clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" between source register \"cpu:the_cpu\|ic_fill_tag\[13\]\" and destination register \"ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[14\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "57.49 MHz 17.395 ns " "Info: Fmax is 57.49 MHz (period= 17.395 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.312 ns + Largest register register " "Info: + Largest register to register requirement is 19.312 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 18.439 ns " "Info: + Latch edge is 18.439 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 20.000 ns -1.561 ns  50 " "Info: Clock period of Destination clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.561 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.561 ns " "Info: - Launch edge is -1.561 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 20.000 ns -1.561 ns  50 " "Info: Clock period of Source clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.561 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.428 ns + Largest " "Info: + Largest clock skew is -0.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 destination 1.528 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 1.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.106 ns) 1.528 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[14\] 2 REG IOC_X46_Y31_N4 1 " "Info: 2: + IC(1.422 ns) + CELL(0.106 ns) = 1.528 ns; Loc. = IOC_X46_Y31_N4; Fanout = 1; REG Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.106 ns ( 6.94 % ) " "Info: Total cell delay = 0.106 ns ( 6.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.422 ns ( 93.06 % ) " "Info: Total interconnect delay = 1.422 ns ( 93.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] {} } { 0.000ns 1.422ns } { 0.000ns 0.106ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 1.956 ns - Longest register " "Info: - Longest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 1.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.560 ns) 1.956 ns cpu:the_cpu\|ic_fill_tag\[13\] 2 REG LC_X34_Y18_N0 10 " "Info: 2: + IC(1.396 ns) + CELL(0.560 ns) = 1.956 ns; Loc. = LC_X34_Y18_N0; Fanout = 10; REG Node = 'cpu:the_cpu\|ic_fill_tag\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|ic_fill_tag[13] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6699 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 28.63 % ) " "Info: Total cell delay = 0.560 ns ( 28.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.396 ns ( 71.37 % ) " "Info: Total interconnect delay = 1.396 ns ( 71.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|ic_fill_tag[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|ic_fill_tag[13] {} } { 0.000ns 1.396ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] {} } { 0.000ns 1.422ns } { 0.000ns 0.106ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|ic_fill_tag[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|ic_fill_tag[13] {} } { 0.000ns 1.396ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6699 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.084 ns - " "Info: - Micro setup delay of destination is 0.084 ns" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2537 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] {} } { 0.000ns 1.422ns } { 0.000ns 0.106ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|ic_fill_tag[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|ic_fill_tag[13] {} } { 0.000ns 1.396ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.707 ns - Longest register register " "Info: - Longest register to register delay is 16.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:the_cpu\|ic_fill_tag\[13\] 1 REG LC_X34_Y18_N0 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X34_Y18_N0; Fanout = 10; REG Node = 'cpu:the_cpu\|ic_fill_tag\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:the_cpu|ic_fill_tag[13] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6699 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.087 ns) 1.030 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Equal3~0 2 COMB LC_X34_Y18_N9 3 " "Info: 2: + IC(0.943 ns) + CELL(0.087 ns) = 1.030 ns; Loc. = LC_X34_Y18_N9; Fanout = 3; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Equal3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { cpu:the_cpu|ic_fill_tag[13] ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.087 ns) 1.481 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Equal3~1 3 COMB LC_X34_Y18_N2 6 " "Info: 3: + IC(0.364 ns) + CELL(0.087 ns) = 1.481 ns; Loc. = LC_X34_Y18_N2; Fanout = 6; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Equal3~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.451 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.087 ns) 1.707 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_instruction_master_requests_lan91c111_s1 4 COMB LC_X34_Y18_N3 11 " "Info: 4: + IC(0.139 ns) + CELL(0.087 ns) = 1.707 ns; Loc. = LC_X34_Y18_N3; Fanout = 11; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_instruction_master_requests_lan91c111_s1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_requests_lan91c111_s1 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1841 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.247 ns) + CELL(0.213 ns) 4.167 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_instruction_master_continuerequest 5 COMB LC_X32_Y23_N1 4 " "Info: 5: + IC(2.247 ns) + CELL(0.213 ns) = 4.167 ns; Loc. = LC_X32_Y23_N1; Fanout = 4; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_instruction_master_continuerequest'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_requests_lan91c111_s1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_continuerequest } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1887 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.459 ns) 6.034 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_data_master_qualified_request_ext_ram_s1~2 6 COMB LC_X34_Y21_N9 17 " "Info: 6: + IC(1.408 ns) + CELL(0.459 ns) = 6.034 ns; Loc. = LC_X34_Y21_N9; Fanout = 17; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_data_master_qualified_request_ext_ram_s1~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_continuerequest ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ram_s1~2 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.533 ns) 7.994 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Add2~1 7 COMB LC_X32_Y23_N9 6 " "Info: 7: + IC(1.427 ns) + CELL(0.533 ns) = 7.994 ns; Loc. = LC_X32_Y23_N9; Fanout = 6; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Add2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ram_s1~2 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.493 ns) 8.487 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Add2~14 8 COMB LC_X32_Y22_N3 4 " "Info: 8: + IC(0.000 ns) + CELL(0.493 ns) = 8.487 ns; Loc. = LC_X32_Y22_N3; Fanout = 4; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Add2~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.213 ns) 9.060 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_data_master_granted_ext_flash_s1~1 9 COMB LC_X32_Y22_N9 37 " "Info: 9: + IC(0.360 ns) + CELL(0.213 ns) = 9.060 ns; Loc. = LC_X32_Y22_N9; Fanout = 37; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_data_master_granted_ext_flash_s1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~14 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_granted_ext_flash_s1~1 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1818 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.459 ns) 10.485 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[13\]~2 10 COMB LC_X33_Y22_N2 21 " "Info: 10: + IC(0.966 ns) + CELL(0.459 ns) = 10.485 ns; Loc. = LC_X33_Y22_N2; Fanout = 21; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[13\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_granted_ext_flash_s1~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.459 ns) 11.354 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[14\]~COMB_OUT 11 COMB LC_X33_Y22_N6 1 " "Info: 11: + IC(0.410 ns) + CELL(0.459 ns) = 11.354 ns; Loc. = LC_X33_Y22_N6; Fanout = 1; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[14\]~COMB_OUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]~COMB_OUT } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(2.971 ns) 16.707 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[14\] 12 REG IOC_X46_Y31_N4 1 " "Info: 12: + IC(2.382 ns) + CELL(2.971 ns) = 16.707 ns; Loc. = IOC_X46_Y31_N4; Fanout = 1; REG Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.353 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]~COMB_OUT ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.061 ns ( 36.28 % ) " "Info: Total cell delay = 6.061 ns ( 36.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.646 ns ( 63.72 % ) " "Info: Total interconnect delay = 10.646 ns ( 63.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.707 ns" { cpu:the_cpu|ic_fill_tag[13] ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_requests_lan91c111_s1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_continuerequest ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ram_s1~2 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~14 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_granted_ext_flash_s1~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]~COMB_OUT ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.707 ns" { cpu:the_cpu|ic_fill_tag[13] {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_requests_lan91c111_s1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_continuerequest {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ram_s1~2 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~14 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_granted_ext_flash_s1~1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]~COMB_OUT {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] {} } { 0.000ns 0.943ns 0.364ns 0.139ns 2.247ns 1.408ns 1.427ns 0.000ns 0.360ns 0.966ns 0.410ns 2.382ns } { 0.000ns 0.087ns 0.087ns 0.087ns 0.213ns 0.459ns 0.533ns 0.493ns 0.213ns 0.459ns 0.459ns 2.971ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] {} } { 0.000ns 1.422ns } { 0.000ns 0.106ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|ic_fill_tag[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|ic_fill_tag[13] {} } { 0.000ns 1.396ns } { 0.000ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.707 ns" { cpu:the_cpu|ic_fill_tag[13] ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_requests_lan91c111_s1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_continuerequest ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ram_s1~2 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~14 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_granted_ext_flash_s1~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]~COMB_OUT ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.707 ns" { cpu:the_cpu|ic_fill_tag[13] {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_requests_lan91c111_s1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_continuerequest {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ram_s1~2 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~14 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_granted_ext_flash_s1~1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]~COMB_OUT {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] {} } { 0.000ns 0.943ns 0.364ns 0.139ns 2.247ns 1.408ns 1.427ns 0.000ns 0.360ns 0.966ns 0.410ns 2.382ns } { 0.000ns 0.087ns 0.087ns 0.087ns 0.213ns 0.459ns 0.533ns 0.493ns 0.213ns 0.459ns 0.459ns 2.971ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_extclk0 " "Info: No valid register-to-register data paths exist for clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_extclk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request register NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 2.159 ns " "Info: Slack time is 2.159 ns for clock \"clk\" between source register \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request\" and destination register \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.844 ns + Largest register register " "Info: + Largest register to register requirement is 2.844 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.561 ns + " "Info: + Setup relationship between source and destination is 1.561 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 18.439 ns " "Info: - Launch edge is 18.439 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 20.000 ns -1.561 ns  50 " "Info: Clock period of Source clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.561 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.469 ns + Largest " "Info: + Largest clock skew is 1.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_K17 76 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_K17; Fanout = 76; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7076 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.560 ns) 3.348 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 2 REG LC_X24_Y21_N1 1 " "Info: 2: + IC(1.768 ns) + CELL(0.560 ns) = 3.348 ns; Loc. = LC_X24_Y21_N1; Fanout = 1; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.580 ns ( 47.19 % ) " "Info: Total cell delay = 1.580 ns ( 47.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.768 ns ( 52.81 % ) " "Info: Total interconnect delay = 1.768 ns ( 52.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 1.768ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 1.879 ns - Longest register " "Info: - Longest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 1.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.560 ns) 1.879 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request 2 REG LC_X24_Y21_N0 2 " "Info: 2: + IC(1.319 ns) + CELL(0.560 ns) = 1.879 ns; Loc. = LC_X24_Y21_N0; Fanout = 2; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 29.80 % ) " "Info: Total cell delay = 0.560 ns ( 29.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.319 ns ( 70.20 % ) " "Info: Total interconnect delay = 1.319 ns ( 70.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} } { 0.000ns 1.319ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 1.768ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} } { 0.000ns 1.319ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 1.768ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} } { 0.000ns 1.319ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.685 ns - Longest register register " "Info: - Longest register to register delay is 0.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request 1 REG LC_X24_Y21_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y21_N0; Fanout = 2; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.235 ns) 0.685 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 2 REG LC_X24_Y21_N1 1 " "Info: 2: + IC(0.450 ns) + CELL(0.235 ns) = 0.685 ns; Loc. = LC_X24_Y21_N1; Fanout = 1; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.235 ns ( 34.31 % ) " "Info: Total cell delay = 0.235 ns ( 34.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.450 ns ( 65.69 % ) " "Info: Total interconnect delay = 0.450 ns ( 65.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.685 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.450ns } { 0.000ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 1.768ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} } { 0.000ns 1.319ns } { 0.000ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.685 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.450ns } { 0.000ns 0.235ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] register sld_hub:sld_hub_inst\|tdo 6.235 ns " "Info: Slack time is 6.235 ns for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "132.8 MHz 7.53 ns " "Info: Fmax is 132.8 MHz (period= 7.53 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.813 ns + Largest register register " "Info: + Largest register to register requirement is 9.813 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns + Largest " "Info: + Largest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 6.260 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 6.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.213 ns) 2.455 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck 2 COMB LC_X28_Y1_N2 158 " "Info: 2: + IC(2.242 ns) + CELL(0.213 ns) = 2.455 ns; Loc. = LC_X28_Y1_N2; Fanout = 158; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.560 ns) 6.260 ns sld_hub:sld_hub_inst\|tdo 3 REG LC_X50_Y29_N9 2 " "Info: 3: + IC(3.245 ns) + CELL(0.560 ns) = 6.260 ns; Loc. = LC_X50_Y29_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.805 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.773 ns ( 12.35 % ) " "Info: Total cell delay = 0.773 ns ( 12.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.487 ns ( 87.65 % ) " "Info: Total interconnect delay = 5.487 ns ( 87.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 6.261 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 6.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.213 ns) 2.455 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck 2 COMB LC_X28_Y1_N2 158 " "Info: 2: + IC(2.242 ns) + CELL(0.213 ns) = 2.455 ns; Loc. = LC_X28_Y1_N2; Fanout = 158; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.246 ns) + CELL(0.560 ns) 6.261 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] 3 REG LC_X48_Y30_N4 33 " "Info: 3: + IC(3.246 ns) + CELL(0.560 ns) = 6.261 ns; Loc. = LC_X48_Y30_N4; Fanout = 33; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.806 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1038 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.773 ns ( 12.35 % ) " "Info: Total cell delay = 0.773 ns ( 12.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.488 ns ( 87.65 % ) " "Info: Total interconnect delay = 5.488 ns ( 87.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.261 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.261 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 2.242ns 3.246ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.261 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.261 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 2.242ns 3.246ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1038 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.261 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.261 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 2.242ns 3.246ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.578 ns - Longest register register " "Info: - Longest register to register delay is 3.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] 1 REG LC_X48_Y30_N4 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X48_Y30_N4; Fanout = 33; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1038 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.332 ns) 1.807 ns sld_hub:sld_hub_inst\|tdo~5 2 COMB LC_X50_Y29_N4 2 " "Info: 2: + IC(1.475 ns) + CELL(0.332 ns) = 1.807 ns; Loc. = LC_X50_Y29_N4; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|tdo~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] sld_hub:sld_hub_inst|tdo~5 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.459 ns) 2.638 ns sld_hub:sld_hub_inst\|tdo~7 3 COMB LC_X50_Y29_N7 1 " "Info: 3: + IC(0.372 ns) + CELL(0.459 ns) = 2.638 ns; Loc. = LC_X50_Y29_N7; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~7 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.583 ns) 3.578 ns sld_hub:sld_hub_inst\|tdo 4 REG LC_X50_Y29_N9 2 " "Info: 4: + IC(0.357 ns) + CELL(0.583 ns) = 3.578 ns; Loc. = LC_X50_Y29_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.374 ns ( 38.40 % ) " "Info: Total cell delay = 1.374 ns ( 38.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.204 ns ( 61.60 % ) " "Info: Total interconnect delay = 2.204 ns ( 61.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.578 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.475ns 0.372ns 0.357ns } { 0.000ns 0.332ns 0.459ns 0.583ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.261 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.261 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 2.242ns 3.246ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.578 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.475ns 0.372ns 0.357ns } { 0.000ns 0.332ns 0.459ns 0.583ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 register jtag_uart:the_jtag_uart\|r_val register jtag_uart:the_jtag_uart\|r_val 528 ps " "Info: Minimum slack time is 528 ps for clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" between source register \"jtag_uart:the_jtag_uart\|r_val\" and destination register \"jtag_uart:the_jtag_uart\|r_val\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.452 ns + Shortest register register " "Info: + Shortest register to register delay is 0.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jtag_uart:the_jtag_uart\|r_val 1 REG LC_X27_Y30_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y30_N7; Fanout = 4; REG Node = 'jtag_uart:the_jtag_uart\|r_val'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.452 ns) 0.452 ns jtag_uart:the_jtag_uart\|r_val 2 REG LC_X27_Y30_N7 4 " "Info: 2: + IC(0.000 ns) + CELL(0.452 ns) = 0.452 ns; Loc. = LC_X27_Y30_N7; Fanout = 4; REG Node = 'jtag_uart:the_jtag_uart\|r_val'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { jtag_uart:the_jtag_uart|r_val jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 100.00 % ) " "Info: Total cell delay = 0.452 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { jtag_uart:the_jtag_uart|r_val jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.452 ns" { jtag_uart:the_jtag_uart|r_val {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 0.000ns } { 0.000ns 0.452ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.561 ns " "Info: + Latch edge is -1.561 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 20.000 ns -1.561 ns  50 " "Info: Clock period of Destination clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.561 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.561 ns " "Info: - Launch edge is -1.561 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 20.000 ns -1.561 ns  50 " "Info: Clock period of Source clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.561 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 destination 1.884 ns + Longest register " "Info: + Longest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 1.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.560 ns) 1.884 ns jtag_uart:the_jtag_uart\|r_val 2 REG LC_X27_Y30_N7 4 " "Info: 2: + IC(1.324 ns) + CELL(0.560 ns) = 1.884 ns; Loc. = LC_X27_Y30_N7; Fanout = 4; REG Node = 'jtag_uart:the_jtag_uart\|r_val'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 29.72 % ) " "Info: Total cell delay = 0.560 ns ( 29.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.324 ns ( 70.28 % ) " "Info: Total interconnect delay = 1.324 ns ( 70.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.324ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 1.884 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 1.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.560 ns) 1.884 ns jtag_uart:the_jtag_uart\|r_val 2 REG LC_X27_Y30_N7 4 " "Info: 2: + IC(1.324 ns) + CELL(0.560 ns) = 1.884 ns; Loc. = LC_X27_Y30_N7; Fanout = 4; REG Node = 'jtag_uart:the_jtag_uart\|r_val'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 29.72 % ) " "Info: Total cell delay = 0.560 ns ( 29.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.324 ns ( 70.28 % ) " "Info: Total interconnect delay = 1.324 ns ( 70.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.324ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.324ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.324ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { jtag_uart:the_jtag_uart|r_val jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.452 ns" { jtag_uart:the_jtag_uart|r_val {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 0.000ns } { 0.000ns 0.452ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.324ns } { 0.000ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[6\] register pll:the_pll\|control_reg_out\[6\] 610 ps " "Info: Minimum slack time is 610 ps for clock \"clk\" between source register \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[6\]\" and destination register \"pll:the_pll\|control_reg_out\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.534 ns + Shortest register register " "Info: + Shortest register to register delay is 0.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[6\] 1 REG LC_X23_Y23_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y23_N3; Fanout = 1; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] } "NODE_NAME" } } { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.090 ns) 0.534 ns pll:the_pll\|control_reg_out\[6\] 2 REG LC_X23_Y23_N1 1 " "Info: 2: + IC(0.444 ns) + CELL(0.090 ns) = 0.534 ns; Loc. = LC_X23_Y23_N1; Fanout = 1; REG Node = 'pll:the_pll\|control_reg_out\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] pll:the_pll|control_reg_out[6] } "NODE_NAME" } } { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.090 ns ( 16.85 % ) " "Info: Total cell delay = 0.090 ns ( 16.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns ( 83.15 % ) " "Info: Total interconnect delay = 0.444 ns ( 83.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] pll:the_pll|control_reg_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.534 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] {} pll:the_pll|control_reg_out[6] {} } { 0.000ns 0.444ns } { 0.000ns 0.090ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.353 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_K17 76 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_K17; Fanout = 76; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7076 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.560 ns) 3.353 ns pll:the_pll\|control_reg_out\[6\] 2 REG LC_X23_Y23_N1 1 " "Info: 2: + IC(1.773 ns) + CELL(0.560 ns) = 3.353 ns; Loc. = LC_X23_Y23_N1; Fanout = 1; REG Node = 'pll:the_pll\|control_reg_out\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clk pll:the_pll|control_reg_out[6] } "NODE_NAME" } } { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.580 ns ( 47.12 % ) " "Info: Total cell delay = 1.580 ns ( 47.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.773 ns ( 52.88 % ) " "Info: Total interconnect delay = 1.773 ns ( 52.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { clk pll:the_pll|control_reg_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { clk {} clk~out0 {} pll:the_pll|control_reg_out[6] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.353 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_K17 76 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_K17; Fanout = 76; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7076 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.560 ns) 3.353 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[6\] 2 REG LC_X23_Y23_N3 1 " "Info: 2: + IC(1.773 ns) + CELL(0.560 ns) = 3.353 ns; Loc. = LC_X23_Y23_N3; Fanout = 1; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] } "NODE_NAME" } } { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.580 ns ( 47.12 % ) " "Info: Total cell delay = 1.580 ns ( 47.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.773 ns ( 52.88 % ) " "Info: Total interconnect delay = 1.773 ns ( 52.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { clk pll:the_pll|control_reg_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { clk {} clk~out0 {} pll:the_pll|control_reg_out[6] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 760 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 64 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { clk pll:the_pll|control_reg_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { clk {} clk~out0 {} pll:the_pll|control_reg_out[6] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] pll:the_pll|control_reg_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.534 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] {} pll:the_pll|control_reg_out[6] {} } { 0.000ns 0.444ns } { 0.000ns 0.090ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { clk pll:the_pll|control_reg_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { clk {} clk~out0 {} pll:the_pll|control_reg_out[6] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|jtag_ir_reg\[3\] register sld_hub:sld_hub_inst\|jtag_ir_reg\[2\] 608 ps " "Info: Minimum slack time is 608 ps for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:sld_hub_inst\|jtag_ir_reg\[3\]\" and destination register \"sld_hub:sld_hub_inst\|jtag_ir_reg\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.532 ns + Shortest register register " "Info: + Shortest register to register delay is 0.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[3\] 1 REG LC_X48_Y29_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X48_Y29_N5; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_ir_reg[3] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.090 ns) 0.532 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[2\] 2 REG LC_X48_Y29_N6 2 " "Info: 2: + IC(0.442 ns) + CELL(0.090 ns) = 0.532 ns; Loc. = LC_X48_Y29_N6; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { sld_hub:sld_hub_inst|jtag_ir_reg[3] sld_hub:sld_hub_inst|jtag_ir_reg[2] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.090 ns ( 16.92 % ) " "Info: Total cell delay = 0.090 ns ( 16.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.442 ns ( 83.08 % ) " "Info: Total interconnect delay = 0.442 ns ( 83.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { sld_hub:sld_hub_inst|jtag_ir_reg[3] sld_hub:sld_hub_inst|jtag_ir_reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.532 ns" { sld_hub:sld_hub_inst|jtag_ir_reg[3] {} sld_hub:sld_hub_inst|jtag_ir_reg[2] {} } { 0.000ns 0.442ns } { 0.000ns 0.090ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 6.260 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 6.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.213 ns) 2.455 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck 2 COMB LC_X28_Y1_N2 158 " "Info: 2: + IC(2.242 ns) + CELL(0.213 ns) = 2.455 ns; Loc. = LC_X28_Y1_N2; Fanout = 158; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.560 ns) 6.260 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[2\] 3 REG LC_X48_Y29_N6 2 " "Info: 3: + IC(3.245 ns) + CELL(0.560 ns) = 6.260 ns; Loc. = LC_X48_Y29_N6; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.805 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[2] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.773 ns ( 12.35 % ) " "Info: Total cell delay = 0.773 ns ( 12.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.487 ns ( 87.65 % ) " "Info: Total interconnect delay = 5.487 ns ( 87.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|jtag_ir_reg[2] {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 6.260 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 6.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.213 ns) 2.455 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck 2 COMB LC_X28_Y1_N2 158 " "Info: 2: + IC(2.242 ns) + CELL(0.213 ns) = 2.455 ns; Loc. = LC_X28_Y1_N2; Fanout = 158; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.560 ns) 6.260 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[3\] 3 REG LC_X48_Y29_N5 2 " "Info: 3: + IC(3.245 ns) + CELL(0.560 ns) = 6.260 ns; Loc. = LC_X48_Y29_N5; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.805 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[3] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.773 ns ( 12.35 % ) " "Info: Total cell delay = 0.773 ns ( 12.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.487 ns ( 87.65 % ) " "Info: Total interconnect delay = 5.487 ns ( 87.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|jtag_ir_reg[3] {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|jtag_ir_reg[2] {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|jtag_ir_reg[3] {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|jtag_ir_reg[2] {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|jtag_ir_reg[3] {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { sld_hub:sld_hub_inst|jtag_ir_reg[3] sld_hub:sld_hub_inst|jtag_ir_reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.532 ns" { sld_hub:sld_hub_inst|jtag_ir_reg[3] {} sld_hub:sld_hub_inst|jtag_ir_reg[2] {} } { 0.000ns 0.442ns } { 0.000ns 0.090ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|jtag_ir_reg[2] {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|jtag_ir_reg[3] {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cpu:the_cpu\|d_readdata_d1\[5\] LCD_data_to_and_from_the_lcd_display\[5\] clk 10.005 ns register " "Info: tsu for register \"cpu:the_cpu\|d_readdata_d1\[5\]\" (data pin = \"LCD_data_to_and_from_the_lcd_display\[5\]\", clock pin = \"clk\") is 10.005 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.275 ns + Longest pin register " "Info: + Longest pin to register delay is 10.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_data_to_and_from_the_lcd_display\[5\] 1 PIN PIN_L6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L6; Fanout = 1; PIN Node = 'LCD_data_to_and_from_the_lcd_display\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_data_to_and_from_the_lcd_display[5] } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.295 ns) 1.295 ns LCD_data_to_and_from_the_lcd_display\[5\]~2 2 COMB IOC_X53_Y28_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(1.295 ns) = 1.295 ns; Loc. = IOC_X53_Y28_N0; Fanout = 1; COMB Node = 'LCD_data_to_and_from_the_lcd_display\[5\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { LCD_data_to_and_from_the_lcd_display[5] LCD_data_to_and_from_the_lcd_display[5]~2 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.794 ns) + CELL(0.332 ns) 6.421 ns cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[5\]~1053 3 COMB LC_X25_Y28_N2 1 " "Info: 3: + IC(4.794 ns) + CELL(0.332 ns) = 6.421 ns; Loc. = LC_X25_Y28_N2; Fanout = 1; COMB Node = 'cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[5\]~1053'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { LCD_data_to_and_from_the_lcd_display[5]~2 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1053 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.459 ns) 8.274 ns cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[5\]~1059 4 COMB LC_X27_Y24_N5 1 " "Info: 4: + IC(1.394 ns) + CELL(0.459 ns) = 8.274 ns; Loc. = LC_X27_Y24_N5; Fanout = 1; COMB Node = 'cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[5\]~1059'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1053 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1059 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.364 ns) 10.275 ns cpu:the_cpu\|d_readdata_d1\[5\] 5 REG LC_X35_Y22_N1 1 " "Info: 5: + IC(1.637 ns) + CELL(0.364 ns) = 10.275 ns; Loc. = LC_X35_Y22_N1; Fanout = 1; REG Node = 'cpu:the_cpu\|d_readdata_d1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1059 cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5538 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns ( 23.84 % ) " "Info: Total cell delay = 2.450 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.825 ns ( 76.16 % ) " "Info: Total interconnect delay = 7.825 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.275 ns" { LCD_data_to_and_from_the_lcd_display[5] LCD_data_to_and_from_the_lcd_display[5]~2 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1053 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1059 cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.275 ns" { LCD_data_to_and_from_the_lcd_display[5] {} LCD_data_to_and_from_the_lcd_display[5]~2 {} cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1053 {} cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1059 {} cpu:the_cpu|d_readdata_d1[5] {} } { 0.000ns 0.000ns 4.794ns 1.394ns 1.637ns } { 0.000ns 1.295ns 0.332ns 0.459ns 0.364ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5538 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 -1.561 ns - " "Info: - Offset between input clock \"clk\" and output clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is -1.561 ns" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7076 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 destination 1.841 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 1.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.560 ns) 1.841 ns cpu:the_cpu\|d_readdata_d1\[5\] 2 REG LC_X35_Y22_N1 1 " "Info: 2: + IC(1.281 ns) + CELL(0.560 ns) = 1.841 ns; Loc. = LC_X35_Y22_N1; Fanout = 1; REG Node = 'cpu:the_cpu\|d_readdata_d1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5538 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 30.42 % ) " "Info: Total cell delay = 0.560 ns ( 30.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.281 ns ( 69.58 % ) " "Info: Total interconnect delay = 1.281 ns ( 69.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.841 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|d_readdata_d1[5] {} } { 0.000ns 1.281ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.275 ns" { LCD_data_to_and_from_the_lcd_display[5] LCD_data_to_and_from_the_lcd_display[5]~2 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1053 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1059 cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.275 ns" { LCD_data_to_and_from_the_lcd_display[5] {} LCD_data_to_and_from_the_lcd_display[5]~2 {} cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1053 {} cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1059 {} cpu:the_cpu|d_readdata_d1[5] {} } { 0.000ns 0.000ns 4.794ns 1.394ns 1.637ns } { 0.000ns 1.295ns 0.332ns 0.459ns 0.364ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.841 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|d_readdata_d1[5] {} } { 0.000ns 1.281ns } { 0.000ns 0.560ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LCD_E_from_the_lcd_display cpu:the_cpu\|M_alu_result\[16\] 12.843 ns register " "Info: tco from clock \"clk\" to destination pin \"LCD_E_from_the_lcd_display\" through register \"cpu:the_cpu\|M_alu_result\[16\]\" is 12.843 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 -1.561 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is -1.561 ns" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7076 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 1.953 ns + Longest register " "Info: + Longest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 1.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.560 ns) 1.953 ns cpu:the_cpu\|M_alu_result\[16\] 2 REG LC_X46_Y15_N7 38 " "Info: 2: + IC(1.393 ns) + CELL(0.560 ns) = 1.953 ns; Loc. = LC_X46_Y15_N7; Fanout = 38; REG Node = 'cpu:the_cpu\|M_alu_result\[16\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|M_alu_result[16] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 28.67 % ) " "Info: Total cell delay = 0.560 ns ( 28.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.393 ns ( 71.33 % ) " "Info: Total interconnect delay = 1.393 ns ( 71.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|M_alu_result[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.953 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|M_alu_result[16] {} } { 0.000ns 1.393ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6997 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.275 ns + Longest register pin " "Info: + Longest register to pin delay is 12.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:the_cpu\|M_alu_result\[16\] 1 REG LC_X46_Y15_N7 38 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X46_Y15_N7; Fanout = 38; REG Node = 'cpu:the_cpu\|M_alu_result\[16\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:the_cpu|M_alu_result[16] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(0.087 ns) 2.146 ns cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~0 2 COMB LC_X33_Y19_N9 1 " "Info: 2: + IC(2.059 ns) + CELL(0.087 ns) = 2.146 ns; Loc. = LC_X33_Y19_N9; Fanout = 1; COMB Node = 'cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { cpu:the_cpu|M_alu_result[16] cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 779 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.332 ns) 2.826 ns cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~1 3 COMB LC_X33_Y19_N2 3 " "Info: 3: + IC(0.348 ns) + CELL(0.332 ns) = 2.826 ns; Loc. = LC_X33_Y19_N2; Fanout = 3; COMB Node = 'cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~1 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 779 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.213 ns) 4.708 ns sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~1 4 COMB LC_X29_Y21_N3 5 " "Info: 4: + IC(1.669 ns) + CELL(0.213 ns) = 4.708 ns; Loc. = LC_X29_Y21_N3; Fanout = 5; COMB Node = 'sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~1 sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6495 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.213 ns) 5.299 ns reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1\|cpu_data_master_requests_reconfig_request_pio_s1~0 5 COMB LC_X29_Y21_N8 7 " "Info: 5: + IC(0.378 ns) + CELL(0.213 ns) = 5.299 ns; Loc. = LC_X29_Y21_N8; Fanout = 7; COMB Node = 'reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1\|cpu_data_master_requests_reconfig_request_pio_s1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4551 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.213 ns) 7.060 ns lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|cpu_data_master_granted_lcd_display_control_slave~0 6 COMB LC_X31_Y27_N0 11 " "Info: 6: + IC(1.548 ns) + CELL(0.213 ns) = 7.060 ns; Loc. = LC_X31_Y27_N0; Fanout = 11; COMB Node = 'lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|cpu_data_master_granted_lcd_display_control_slave~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3390 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.332 ns) 7.766 ns lcd_display:the_lcd_display\|LCD_E~3 7 COMB LC_X31_Y27_N5 1 " "Info: 7: + IC(0.374 ns) + CELL(0.332 ns) = 7.766 ns; Loc. = LC_X31_Y27_N5; Fanout = 1; COMB Node = 'lcd_display:the_lcd_display\|LCD_E~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 lcd_display:the_lcd_display|LCD_E~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "C:/work/standard/lcd_display.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.014 ns) + CELL(2.495 ns) 12.275 ns LCD_E_from_the_lcd_display 8 PIN PIN_K3 0 " "Info: 8: + IC(2.014 ns) + CELL(2.495 ns) = 12.275 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'LCD_E_from_the_lcd_display'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.509 ns" { lcd_display:the_lcd_display|LCD_E~3 LCD_E_from_the_lcd_display } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.885 ns ( 31.65 % ) " "Info: Total cell delay = 3.885 ns ( 31.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.390 ns ( 68.35 % ) " "Info: Total interconnect delay = 8.390 ns ( 68.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.275 ns" { cpu:the_cpu|M_alu_result[16] cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~1 sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 lcd_display:the_lcd_display|LCD_E~3 LCD_E_from_the_lcd_display } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.275 ns" { cpu:the_cpu|M_alu_result[16] {} cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 {} cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~1 {} sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 {} reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 {} lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 {} lcd_display:the_lcd_display|LCD_E~3 {} LCD_E_from_the_lcd_display {} } { 0.000ns 2.059ns 0.348ns 1.669ns 0.378ns 1.548ns 0.374ns 2.014ns } { 0.000ns 0.087ns 0.332ns 0.213ns 0.213ns 0.213ns 0.332ns 2.495ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|M_alu_result[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.953 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|M_alu_result[16] {} } { 0.000ns 1.393ns } { 0.000ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.275 ns" { cpu:the_cpu|M_alu_result[16] cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~1 sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 lcd_display:the_lcd_display|LCD_E~3 LCD_E_from_the_lcd_display } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.275 ns" { cpu:the_cpu|M_alu_result[16] {} cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 {} cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~1 {} sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 {} reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 {} lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 {} lcd_display:the_lcd_display|LCD_E~3 {} LCD_E_from_the_lcd_display {} } { 0.000ns 2.059ns 0.348ns 1.669ns 0.378ns 1.548ns 0.374ns 2.014ns } { 0.000ns 0.087ns 0.332ns 0.213ns 0.213ns 0.213ns 0.332ns 2.495ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.504 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.504 ns) 2.504 ns altera_reserved_tdo 2 PIN PIN_H13 0 " "Info: 2: + IC(0.000 ns) + CELL(2.504 ns) = 2.504 ns; Loc. = PIN_H13; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.504 ns ( 100.00 % ) " "Info: Total cell delay = 2.504 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.504 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.504ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 2.607 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.607 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 6.251 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 6.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.213 ns) 2.455 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck 2 COMB LC_X28_Y1_N2 158 " "Info: 2: + IC(2.242 ns) + CELL(0.213 ns) = 2.455 ns; Loc. = LC_X28_Y1_N2; Fanout = 158; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.236 ns) + CELL(0.560 ns) 6.251 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\] 3 REG LC_X50_Y26_N1 2 " "Info: 3: + IC(3.236 ns) + CELL(0.560 ns) = 6.251 ns; Loc. = LC_X50_Y26_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.796 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1038 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.773 ns ( 12.37 % ) " "Info: Total cell delay = 0.773 ns ( 12.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.478 ns ( 87.63 % ) " "Info: Total interconnect delay = 5.478 ns ( 87.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.251 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.251 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] {} } { 0.000ns 2.242ns 3.236ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1038 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.744 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.889 ns) + CELL(0.213 ns) 3.102 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms 2 COMB LC_X50_Y26_N2 24 " "Info: 2: + IC(2.889 ns) + CELL(0.213 ns) = 3.102 ns; Loc. = LC_X50_Y26_N2; Fanout = 24; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.235 ns) 3.744 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\] 3 REG LC_X50_Y26_N1 2 " "Info: 3: + IC(0.407 ns) + CELL(0.235 ns) = 3.744 ns; Loc. = LC_X50_Y26_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1038 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.448 ns ( 11.97 % ) " "Info: Total cell delay = 0.448 ns ( 11.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.296 ns ( 88.03 % ) " "Info: Total interconnect delay = 3.296 ns ( 88.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.744 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.744 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] {} } { 0.000ns 2.889ns 0.407ns } { 0.000ns 0.213ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.251 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.251 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] {} } { 0.000ns 2.242ns 3.236ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.744 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.744 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] {} } { 0.000ns 2.889ns 0.407ns } { 0.000ns 0.213ns 0.235ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 14:52:03 2009 " "Info: Processing ended: Sun Oct 18 14:52:03 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
