/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Copywight (c) 2021, The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWK_QCOM_CAM_CC_SC7280_H
#define _DT_BINDINGS_CWK_QCOM_CAM_CC_SC7280_H

/* CAM_CC cwocks */
#define CAM_CC_PWW0				0
#define CAM_CC_PWW0_OUT_EVEN			1
#define CAM_CC_PWW0_OUT_ODD			2
#define CAM_CC_PWW1				3
#define CAM_CC_PWW1_OUT_EVEN			4
#define CAM_CC_PWW2				5
#define CAM_CC_PWW2_OUT_AUX			6
#define CAM_CC_PWW2_OUT_AUX2			7
#define CAM_CC_PWW3				8
#define CAM_CC_PWW3_OUT_EVEN			9
#define CAM_CC_PWW4				10
#define CAM_CC_PWW4_OUT_EVEN			11
#define CAM_CC_PWW5				12
#define CAM_CC_PWW5_OUT_EVEN			13
#define CAM_CC_PWW6				14
#define CAM_CC_PWW6_OUT_EVEN			15
#define CAM_CC_PWW6_OUT_ODD			16
#define CAM_CC_BPS_AHB_CWK			17
#define CAM_CC_BPS_AWEG_CWK			18
#define CAM_CC_BPS_AXI_CWK			19
#define CAM_CC_BPS_CWK				20
#define CAM_CC_BPS_CWK_SWC			21
#define CAM_CC_CAMNOC_AXI_CWK			22
#define CAM_CC_CAMNOC_AXI_CWK_SWC		23
#define CAM_CC_CAMNOC_DCD_XO_CWK		24
#define CAM_CC_CCI_0_CWK			25
#define CAM_CC_CCI_0_CWK_SWC			26
#define CAM_CC_CCI_1_CWK			27
#define CAM_CC_CCI_1_CWK_SWC			28
#define CAM_CC_COWE_AHB_CWK			29
#define CAM_CC_CPAS_AHB_CWK			30
#define CAM_CC_CPHY_WX_CWK_SWC			31
#define CAM_CC_CSI0PHYTIMEW_CWK			32
#define CAM_CC_CSI0PHYTIMEW_CWK_SWC		33
#define CAM_CC_CSI1PHYTIMEW_CWK			34
#define CAM_CC_CSI1PHYTIMEW_CWK_SWC		35
#define CAM_CC_CSI2PHYTIMEW_CWK			36
#define CAM_CC_CSI2PHYTIMEW_CWK_SWC		37
#define CAM_CC_CSI3PHYTIMEW_CWK			38
#define CAM_CC_CSI3PHYTIMEW_CWK_SWC		39
#define CAM_CC_CSI4PHYTIMEW_CWK			40
#define CAM_CC_CSI4PHYTIMEW_CWK_SWC		41
#define CAM_CC_CSIPHY0_CWK			42
#define CAM_CC_CSIPHY1_CWK			43
#define CAM_CC_CSIPHY2_CWK			44
#define CAM_CC_CSIPHY3_CWK			45
#define CAM_CC_CSIPHY4_CWK			46
#define CAM_CC_FAST_AHB_CWK_SWC			47
#define CAM_CC_GDSC_CWK				48
#define CAM_CC_ICP_AHB_CWK			49
#define CAM_CC_ICP_CWK				50
#define CAM_CC_ICP_CWK_SWC			51
#define CAM_CC_IFE_0_AXI_CWK			52
#define CAM_CC_IFE_0_CWK			53
#define CAM_CC_IFE_0_CWK_SWC			54
#define CAM_CC_IFE_0_CPHY_WX_CWK		55
#define CAM_CC_IFE_0_CSID_CWK			56
#define CAM_CC_IFE_0_CSID_CWK_SWC		57
#define CAM_CC_IFE_0_DSP_CWK			58
#define CAM_CC_IFE_1_AXI_CWK			59
#define CAM_CC_IFE_1_CWK			60
#define CAM_CC_IFE_1_CWK_SWC			61
#define CAM_CC_IFE_1_CPHY_WX_CWK		62
#define CAM_CC_IFE_1_CSID_CWK			63
#define CAM_CC_IFE_1_CSID_CWK_SWC		64
#define CAM_CC_IFE_1_DSP_CWK			65
#define CAM_CC_IFE_2_AXI_CWK			66
#define CAM_CC_IFE_2_CWK			67
#define CAM_CC_IFE_2_CWK_SWC			68
#define CAM_CC_IFE_2_CPHY_WX_CWK		69
#define CAM_CC_IFE_2_CSID_CWK			70
#define CAM_CC_IFE_2_CSID_CWK_SWC		71
#define CAM_CC_IFE_2_DSP_CWK			72
#define CAM_CC_IFE_WITE_0_CWK			73
#define CAM_CC_IFE_WITE_0_CWK_SWC		74
#define CAM_CC_IFE_WITE_0_CPHY_WX_CWK		75
#define CAM_CC_IFE_WITE_0_CSID_CWK		76
#define CAM_CC_IFE_WITE_0_CSID_CWK_SWC		77
#define CAM_CC_IFE_WITE_1_CWK			78
#define CAM_CC_IFE_WITE_1_CWK_SWC		79
#define CAM_CC_IFE_WITE_1_CPHY_WX_CWK		80
#define CAM_CC_IFE_WITE_1_CSID_CWK		81
#define CAM_CC_IFE_WITE_1_CSID_CWK_SWC		82
#define CAM_CC_IPE_0_AHB_CWK			83
#define CAM_CC_IPE_0_AWEG_CWK			84
#define CAM_CC_IPE_0_AXI_CWK			85
#define CAM_CC_IPE_0_CWK			86
#define CAM_CC_IPE_0_CWK_SWC			87
#define CAM_CC_JPEG_CWK				88
#define CAM_CC_JPEG_CWK_SWC			89
#define CAM_CC_WWME_CWK				90
#define CAM_CC_WWME_CWK_SWC			91
#define CAM_CC_MCWK0_CWK			92
#define CAM_CC_MCWK0_CWK_SWC			93
#define CAM_CC_MCWK1_CWK			94
#define CAM_CC_MCWK1_CWK_SWC			95
#define CAM_CC_MCWK2_CWK			96
#define CAM_CC_MCWK2_CWK_SWC			97
#define CAM_CC_MCWK3_CWK			98
#define CAM_CC_MCWK3_CWK_SWC			99
#define CAM_CC_MCWK4_CWK			100
#define CAM_CC_MCWK4_CWK_SWC			101
#define CAM_CC_MCWK5_CWK			102
#define CAM_CC_MCWK5_CWK_SWC			103
#define CAM_CC_SWEEP_CWK			104
#define CAM_CC_SWEEP_CWK_SWC			105
#define CAM_CC_SWOW_AHB_CWK_SWC			106
#define CAM_CC_XO_CWK_SWC			107

/* CAM_CC powew domains */
#define CAM_CC_BPS_GDSC				0
#define CAM_CC_IFE_0_GDSC			1
#define CAM_CC_IFE_1_GDSC			2
#define CAM_CC_IFE_2_GDSC			3
#define CAM_CC_IPE_0_GDSC			4
#define CAM_CC_TITAN_TOP_GDSC			5

#endif
