
SpeedUpdate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c68  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  08007e38  08007e38  00017e38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800826c  0800826c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800826c  0800826c  0001826c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008274  08008274  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008274  08008274  00018274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008278  08008278  00018278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800827c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a8  200001dc  08008458  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000384  08008458  00020384  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010b91  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002710  00000000  00000000  00030d9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea8  00000000  00000000  000334b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d90  00000000  00000000  00034358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000248a9  00000000  00000000  000350e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000123ed  00000000  00000000  00059991  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dec14  00000000  00000000  0006bd7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014a992  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004cfc  00000000  00000000  0014a9e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007e20 	.word	0x08007e20

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08007e20 	.word	0x08007e20

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <float_map>:
extern TIM_HandleTypeDef htim1;     // 모터 속도 신호를 pwm으로 보냄
*/


float float_map(float x, float in_min, float in_max, float out_min, float out_max)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b087      	sub	sp, #28
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	ed87 0a05 	vstr	s0, [r7, #20]
 8000ef6:	edc7 0a04 	vstr	s1, [r7, #16]
 8000efa:	ed87 1a03 	vstr	s2, [r7, #12]
 8000efe:	edc7 1a02 	vstr	s3, [r7, #8]
 8000f02:	ed87 2a01 	vstr	s4, [r7, #4]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000f06:	ed97 7a05 	vldr	s14, [r7, #20]
 8000f0a:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f0e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000f12:	edd7 6a01 	vldr	s13, [r7, #4]
 8000f16:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f1a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000f1e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000f22:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f26:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000f32:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f36:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8000f3a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f3e:	371c      	adds	r7, #28
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr

08000f48 <uint32_map>:

uint32_t uint32_map(uint32_t x, uint32_t in_min, uint32_t in_max, uint32_t out_min, uint32_t out_max)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60f8      	str	r0, [r7, #12]
 8000f50:	60b9      	str	r1, [r7, #8]
 8000f52:	607a      	str	r2, [r7, #4]
 8000f54:	603b      	str	r3, [r7, #0]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000f56:	68fa      	ldr	r2, [r7, #12]
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	69b9      	ldr	r1, [r7, #24]
 8000f5e:	683a      	ldr	r2, [r7, #0]
 8000f60:	1a8a      	subs	r2, r1, r2
 8000f62:	fb03 f202 	mul.w	r2, r3, r2
 8000f66:	6879      	ldr	r1, [r7, #4]
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	1acb      	subs	r3, r1, r3
 8000f6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	4413      	add	r3, r2
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3714      	adds	r7, #20
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr

08000f80 <FL_BrakeDisable>:
{
    HAL_GPIO_WritePin(FL_BRAKE_PORT, FL_BRAKE_PIN, GPIO_PIN_RESET);
}

void FL_BrakeDisable(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(FL_BRAKE_PORT, FL_BRAKE_PIN, GPIO_PIN_SET);
 8000f84:	2201      	movs	r2, #1
 8000f86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f8a:	4802      	ldr	r0, [pc, #8]	; (8000f94 <FL_BrakeDisable+0x14>)
 8000f8c:	f001 fd88 	bl	8002aa0 <HAL_GPIO_WritePin>
}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	40020400 	.word	0x40020400

08000f98 <motorVelocityCheck>:


/////////////////////////////////////////////////////////
/* 테스트용 함수 */
void motorVelocityCheck(uint16_t adc_val, uint8_t dir)
{
 8000f98:	b590      	push	{r4, r7, lr}
 8000f9a:	b085      	sub	sp, #20
 8000f9c:	af02      	add	r7, sp, #8
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	460a      	mov	r2, r1
 8000fa2:	80fb      	strh	r3, [r7, #6]
 8000fa4:	4613      	mov	r3, r2
 8000fa6:	717b      	strb	r3, [r7, #5]
    FL_BrakeDisable();
 8000fa8:	f7ff ffea 	bl	8000f80 <FL_BrakeDisable>

    HAL_GPIO_WritePin(FL_DIR_PORT, FL_DIR_PIN, dir);
 8000fac:	797b      	ldrb	r3, [r7, #5]
 8000fae:	461a      	mov	r2, r3
 8000fb0:	2140      	movs	r1, #64	; 0x40
 8000fb2:	480a      	ldr	r0, [pc, #40]	; (8000fdc <motorVelocityCheck+0x44>)
 8000fb4:	f001 fd74 	bl	8002aa0 <HAL_GPIO_WritePin>
    TIM1->CCR1 = uint32_map(adc_val, 0, ADC_MAX_VALUE, 0, PWM_MAX_VALUE);
 8000fb8:	88f8      	ldrh	r0, [r7, #6]
 8000fba:	4c09      	ldr	r4, [pc, #36]	; (8000fe0 <motorVelocityCheck+0x48>)
 8000fbc:	f240 33e7 	movw	r3, #999	; 0x3e7
 8000fc0:	9300      	str	r3, [sp, #0]
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000fc8:	2100      	movs	r1, #0
 8000fca:	f7ff ffbd 	bl	8000f48 <uint32_map>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	6363      	str	r3, [r4, #52]	; 0x34

}
 8000fd2:	bf00      	nop
 8000fd4:	370c      	adds	r7, #12
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd90      	pop	{r4, r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	40020000 	.word	0x40020000
 8000fe0:	40010000 	.word	0x40010000

08000fe4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fea:	463b      	mov	r3, r7
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	605a      	str	r2, [r3, #4]
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ff6:	4b23      	ldr	r3, [pc, #140]	; (8001084 <MX_ADC1_Init+0xa0>)
 8000ff8:	4a23      	ldr	r2, [pc, #140]	; (8001088 <MX_ADC1_Init+0xa4>)
 8000ffa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ffc:	4b21      	ldr	r3, [pc, #132]	; (8001084 <MX_ADC1_Init+0xa0>)
 8000ffe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001002:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001004:	4b1f      	ldr	r3, [pc, #124]	; (8001084 <MX_ADC1_Init+0xa0>)
 8001006:	2200      	movs	r2, #0
 8001008:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800100a:	4b1e      	ldr	r3, [pc, #120]	; (8001084 <MX_ADC1_Init+0xa0>)
 800100c:	2201      	movs	r2, #1
 800100e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001010:	4b1c      	ldr	r3, [pc, #112]	; (8001084 <MX_ADC1_Init+0xa0>)
 8001012:	2200      	movs	r2, #0
 8001014:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8001016:	4b1b      	ldr	r3, [pc, #108]	; (8001084 <MX_ADC1_Init+0xa0>)
 8001018:	2201      	movs	r2, #1
 800101a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 800101e:	4b19      	ldr	r3, [pc, #100]	; (8001084 <MX_ADC1_Init+0xa0>)
 8001020:	2201      	movs	r2, #1
 8001022:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001024:	4b17      	ldr	r3, [pc, #92]	; (8001084 <MX_ADC1_Init+0xa0>)
 8001026:	2200      	movs	r2, #0
 8001028:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800102a:	4b16      	ldr	r3, [pc, #88]	; (8001084 <MX_ADC1_Init+0xa0>)
 800102c:	4a17      	ldr	r2, [pc, #92]	; (800108c <MX_ADC1_Init+0xa8>)
 800102e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001030:	4b14      	ldr	r3, [pc, #80]	; (8001084 <MX_ADC1_Init+0xa0>)
 8001032:	2200      	movs	r2, #0
 8001034:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001036:	4b13      	ldr	r3, [pc, #76]	; (8001084 <MX_ADC1_Init+0xa0>)
 8001038:	2201      	movs	r2, #1
 800103a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800103c:	4b11      	ldr	r3, [pc, #68]	; (8001084 <MX_ADC1_Init+0xa0>)
 800103e:	2200      	movs	r2, #0
 8001040:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001044:	4b0f      	ldr	r3, [pc, #60]	; (8001084 <MX_ADC1_Init+0xa0>)
 8001046:	2201      	movs	r2, #1
 8001048:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800104a:	480e      	ldr	r0, [pc, #56]	; (8001084 <MX_ADC1_Init+0xa0>)
 800104c:	f000 fe72 	bl	8001d34 <HAL_ADC_Init>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 8001056:	f000 fa2f 	bl	80014b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800105a:	230c      	movs	r3, #12
 800105c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800105e:	2301      	movs	r3, #1
 8001060:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001062:	2307      	movs	r3, #7
 8001064:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001066:	463b      	mov	r3, r7
 8001068:	4619      	mov	r1, r3
 800106a:	4806      	ldr	r0, [pc, #24]	; (8001084 <MX_ADC1_Init+0xa0>)
 800106c:	f001 f844 	bl	80020f8 <HAL_ADC_ConfigChannel>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8001076:	f000 fa1f 	bl	80014b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800107a:	bf00      	nop
 800107c:	3710      	adds	r7, #16
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	200001f8 	.word	0x200001f8
 8001088:	40012000 	.word	0x40012000
 800108c:	0f000001 	.word	0x0f000001

08001090 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b08a      	sub	sp, #40	; 0x28
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001098:	f107 0314 	add.w	r3, r7, #20
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	605a      	str	r2, [r3, #4]
 80010a2:	609a      	str	r2, [r3, #8]
 80010a4:	60da      	str	r2, [r3, #12]
 80010a6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a17      	ldr	r2, [pc, #92]	; (800110c <HAL_ADC_MspInit+0x7c>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d127      	bne.n	8001102 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	613b      	str	r3, [r7, #16]
 80010b6:	4b16      	ldr	r3, [pc, #88]	; (8001110 <HAL_ADC_MspInit+0x80>)
 80010b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ba:	4a15      	ldr	r2, [pc, #84]	; (8001110 <HAL_ADC_MspInit+0x80>)
 80010bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010c0:	6453      	str	r3, [r2, #68]	; 0x44
 80010c2:	4b13      	ldr	r3, [pc, #76]	; (8001110 <HAL_ADC_MspInit+0x80>)
 80010c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010ca:	613b      	str	r3, [r7, #16]
 80010cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ce:	2300      	movs	r3, #0
 80010d0:	60fb      	str	r3, [r7, #12]
 80010d2:	4b0f      	ldr	r3, [pc, #60]	; (8001110 <HAL_ADC_MspInit+0x80>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d6:	4a0e      	ldr	r2, [pc, #56]	; (8001110 <HAL_ADC_MspInit+0x80>)
 80010d8:	f043 0304 	orr.w	r3, r3, #4
 80010dc:	6313      	str	r3, [r2, #48]	; 0x30
 80010de:	4b0c      	ldr	r3, [pc, #48]	; (8001110 <HAL_ADC_MspInit+0x80>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	f003 0304 	and.w	r3, r3, #4
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = ACCEL_Pin;
 80010ea:	2304      	movs	r3, #4
 80010ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010ee:	2303      	movs	r3, #3
 80010f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f2:	2300      	movs	r3, #0
 80010f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ACCEL_GPIO_Port, &GPIO_InitStruct);
 80010f6:	f107 0314 	add.w	r3, r7, #20
 80010fa:	4619      	mov	r1, r3
 80010fc:	4805      	ldr	r0, [pc, #20]	; (8001114 <HAL_ADC_MspInit+0x84>)
 80010fe:	f001 fb3b 	bl	8002778 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001102:	bf00      	nop
 8001104:	3728      	adds	r7, #40	; 0x28
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40012000 	.word	0x40012000
 8001110:	40023800 	.word	0x40023800
 8001114:	40020800 	.word	0x40020800

08001118 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b08a      	sub	sp, #40	; 0x28
 800111c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	2200      	movs	r2, #0
 8001124:	601a      	str	r2, [r3, #0]
 8001126:	605a      	str	r2, [r3, #4]
 8001128:	609a      	str	r2, [r3, #8]
 800112a:	60da      	str	r2, [r3, #12]
 800112c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	613b      	str	r3, [r7, #16]
 8001132:	4b38      	ldr	r3, [pc, #224]	; (8001214 <MX_GPIO_Init+0xfc>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001136:	4a37      	ldr	r2, [pc, #220]	; (8001214 <MX_GPIO_Init+0xfc>)
 8001138:	f043 0304 	orr.w	r3, r3, #4
 800113c:	6313      	str	r3, [r2, #48]	; 0x30
 800113e:	4b35      	ldr	r3, [pc, #212]	; (8001214 <MX_GPIO_Init+0xfc>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	f003 0304 	and.w	r3, r3, #4
 8001146:	613b      	str	r3, [r7, #16]
 8001148:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	60fb      	str	r3, [r7, #12]
 800114e:	4b31      	ldr	r3, [pc, #196]	; (8001214 <MX_GPIO_Init+0xfc>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001152:	4a30      	ldr	r2, [pc, #192]	; (8001214 <MX_GPIO_Init+0xfc>)
 8001154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001158:	6313      	str	r3, [r2, #48]	; 0x30
 800115a:	4b2e      	ldr	r3, [pc, #184]	; (8001214 <MX_GPIO_Init+0xfc>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001162:	60fb      	str	r3, [r7, #12]
 8001164:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	60bb      	str	r3, [r7, #8]
 800116a:	4b2a      	ldr	r3, [pc, #168]	; (8001214 <MX_GPIO_Init+0xfc>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116e:	4a29      	ldr	r2, [pc, #164]	; (8001214 <MX_GPIO_Init+0xfc>)
 8001170:	f043 0301 	orr.w	r3, r3, #1
 8001174:	6313      	str	r3, [r2, #48]	; 0x30
 8001176:	4b27      	ldr	r3, [pc, #156]	; (8001214 <MX_GPIO_Init+0xfc>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	f003 0301 	and.w	r3, r3, #1
 800117e:	60bb      	str	r3, [r7, #8]
 8001180:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	607b      	str	r3, [r7, #4]
 8001186:	4b23      	ldr	r3, [pc, #140]	; (8001214 <MX_GPIO_Init+0xfc>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118a:	4a22      	ldr	r2, [pc, #136]	; (8001214 <MX_GPIO_Init+0xfc>)
 800118c:	f043 0302 	orr.w	r3, r3, #2
 8001190:	6313      	str	r3, [r2, #48]	; 0x30
 8001192:	4b20      	ldr	r3, [pc, #128]	; (8001214 <MX_GPIO_Init+0xfc>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001196:	f003 0302 	and.w	r3, r3, #2
 800119a:	607b      	str	r3, [r7, #4]
 800119c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|FL_DIR_Pin, GPIO_PIN_RESET);
 800119e:	2200      	movs	r2, #0
 80011a0:	2160      	movs	r1, #96	; 0x60
 80011a2:	481d      	ldr	r0, [pc, #116]	; (8001218 <MX_GPIO_Init+0x100>)
 80011a4:	f001 fc7c 	bl	8002aa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FL_BRAKE_GPIO_Port, FL_BRAKE_Pin, GPIO_PIN_RESET);
 80011a8:	2200      	movs	r2, #0
 80011aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011ae:	481b      	ldr	r0, [pc, #108]	; (800121c <MX_GPIO_Init+0x104>)
 80011b0:	f001 fc76 	bl	8002aa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80011b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011ba:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80011be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	4619      	mov	r1, r3
 80011ca:	4815      	ldr	r0, [pc, #84]	; (8001220 <MX_GPIO_Init+0x108>)
 80011cc:	f001 fad4 	bl	8002778 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|FL_DIR_Pin;
 80011d0:	2360      	movs	r3, #96	; 0x60
 80011d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d4:	2301      	movs	r3, #1
 80011d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d8:	2300      	movs	r3, #0
 80011da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011dc:	2300      	movs	r3, #0
 80011de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e0:	f107 0314 	add.w	r3, r7, #20
 80011e4:	4619      	mov	r1, r3
 80011e6:	480c      	ldr	r0, [pc, #48]	; (8001218 <MX_GPIO_Init+0x100>)
 80011e8:	f001 fac6 	bl	8002778 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FL_BRAKE_Pin;
 80011ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f2:	2301      	movs	r3, #1
 80011f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f6:	2300      	movs	r3, #0
 80011f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fa:	2300      	movs	r3, #0
 80011fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FL_BRAKE_GPIO_Port, &GPIO_InitStruct);
 80011fe:	f107 0314 	add.w	r3, r7, #20
 8001202:	4619      	mov	r1, r3
 8001204:	4805      	ldr	r0, [pc, #20]	; (800121c <MX_GPIO_Init+0x104>)
 8001206:	f001 fab7 	bl	8002778 <HAL_GPIO_Init>

}
 800120a:	bf00      	nop
 800120c:	3728      	adds	r7, #40	; 0x28
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40023800 	.word	0x40023800
 8001218:	40020000 	.word	0x40020000
 800121c:	40020400 	.word	0x40020400
 8001220:	40020800 	.word	0x40020800

08001224 <HAL_TIM_IC_CaptureCallback>:
 * 인자 : u32_XX_captured_val_us
 */
uint32_t u32_FL_captured_val_us;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]

	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if FL pulse edge detected
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	7f1b      	ldrb	r3, [r3, #28]
 8001230:	2b01      	cmp	r3, #1
 8001232:	d106      	bne.n	8001242 <HAL_TIM_IC_CaptureCallback+0x1e>
	{
		u32_FL_captured_val_us = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001234:	2100      	movs	r1, #0
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f002 ffea 	bl	8004210 <HAL_TIM_ReadCapturedValue>
 800123c:	4603      	mov	r3, r0
 800123e:	4a03      	ldr	r2, [pc, #12]	; (800124c <HAL_TIM_IC_CaptureCallback+0x28>)
 8001240:	6013      	str	r3, [r2, #0]

	}

}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	20000240 	.word	0x20000240

08001250 <HAL_TIM_PeriodElapsedCallback>:
 * 가장 최근의 측정값이 배열 마지막으로 저장
 *
 * 인자 : u32_XX_captured_val_us
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
	// FL pulse velocity update
	if(htim->Instance == TIM10)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a19      	ldr	r2, [pc, #100]	; (80012c4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d129      	bne.n	80012b6 <HAL_TIM_PeriodElapsedCallback+0x66>
	{
		static float f_present_velocity[3];
		f_present_velocity[0] = f_present_velocity[1];
 8001262:	4b19      	ldr	r3, [pc, #100]	; (80012c8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	4a18      	ldr	r2, [pc, #96]	; (80012c8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001268:	6013      	str	r3, [r2, #0]
		f_present_velocity[1] = f_present_velocity[2];
 800126a:	4b17      	ldr	r3, [pc, #92]	; (80012c8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800126c:	689b      	ldr	r3, [r3, #8]
 800126e:	4a16      	ldr	r2, [pc, #88]	; (80012c8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001270:	6053      	str	r3, [r2, #4]
		f_present_velocity[2] = u32_FL_captured_val_us;
 8001272:	4b16      	ldr	r3, [pc, #88]	; (80012cc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	ee07 3a90 	vmov	s15, r3
 800127a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800127e:	4b12      	ldr	r3, [pc, #72]	; (80012c8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001280:	edc3 7a02 	vstr	s15, [r3, #8]

		// 3개 값이 모두 같으면 값 0으로 수정
		if ((f_present_velocity[0] == f_present_velocity[1]) && (f_present_velocity[1] == f_present_velocity[2]))
 8001284:	4b10      	ldr	r3, [pc, #64]	; (80012c8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001286:	ed93 7a00 	vldr	s14, [r3]
 800128a:	4b0f      	ldr	r3, [pc, #60]	; (80012c8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800128c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001290:	eeb4 7a67 	vcmp.f32	s14, s15
 8001294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001298:	d10d      	bne.n	80012b6 <HAL_TIM_PeriodElapsedCallback+0x66>
 800129a:	4b0b      	ldr	r3, [pc, #44]	; (80012c8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800129c:	ed93 7a01 	vldr	s14, [r3, #4]
 80012a0:	4b09      	ldr	r3, [pc, #36]	; (80012c8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80012a2:	edd3 7a02 	vldr	s15, [r3, #8]
 80012a6:	eeb4 7a67 	vcmp.f32	s14, s15
 80012aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ae:	d102      	bne.n	80012b6 <HAL_TIM_PeriodElapsedCallback+0x66>
			u32_FL_captured_val_us = 0;
 80012b0:	4b06      	ldr	r3, [pc, #24]	; (80012cc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
	}
}
 80012b6:	bf00      	nop
 80012b8:	370c      	adds	r7, #12
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	40014400 	.word	0x40014400
 80012c8:	20000244 	.word	0x20000244
 80012cc:	20000240 	.word	0x20000240

080012d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012d6:	f000 fcbb 	bl	8001c50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012da:	f000 f87f 	bl	80013dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012de:	f7ff ff1b 	bl	8001118 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80012e2:	f000 fc07 	bl	8001af4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80012e6:	f7ff fe7d 	bl	8000fe4 <MX_ADC1_Init>
  MX_TIM1_Init();
 80012ea:	f000 fa2d 	bl	8001748 <MX_TIM1_Init>
  MX_TIM3_Init();
 80012ee:	f000 faaf 	bl	8001850 <MX_TIM3_Init>
  MX_TIM10_Init();
 80012f2:	f000 fb01 	bl	80018f8 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80012f6:	2100      	movs	r1, #0
 80012f8:	482d      	ldr	r0, [pc, #180]	; (80013b0 <main+0xe0>)
 80012fa:	f002 fae3 	bl	80038c4 <HAL_TIM_PWM_Start>
	  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80012fe:	2100      	movs	r1, #0
 8001300:	482c      	ldr	r0, [pc, #176]	; (80013b4 <main+0xe4>)
 8001302:	f002 fbf7 	bl	8003af4 <HAL_TIM_IC_Start_IT>

	  HAL_TIM_Base_Start_IT(&htim10);
 8001306:	482c      	ldr	r0, [pc, #176]	; (80013b8 <main+0xe8>)
 8001308:	f002 fa1c 	bl	8003744 <HAL_TIM_Base_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

      HAL_ADC_Start(&hadc1);
 800130c:	482b      	ldr	r0, [pc, #172]	; (80013bc <main+0xec>)
 800130e:	f000 fd55 	bl	8001dbc <HAL_ADC_Start>
      HAL_ADC_PollForConversion(&hadc1, 100);   // adc값 읽힐 때까지 최대 100ms 대기
 8001312:	2164      	movs	r1, #100	; 0x64
 8001314:	4829      	ldr	r0, [pc, #164]	; (80013bc <main+0xec>)
 8001316:	f000 fe56 	bl	8001fc6 <HAL_ADC_PollForConversion>
      u32_adc_value = HAL_ADC_GetValue(&hadc1);
 800131a:	4828      	ldr	r0, [pc, #160]	; (80013bc <main+0xec>)
 800131c:	f000 fede 	bl	80020dc <HAL_ADC_GetValue>
 8001320:	60f8      	str	r0, [r7, #12]
      HAL_ADC_Stop(&hadc1);
 8001322:	4826      	ldr	r0, [pc, #152]	; (80013bc <main+0xec>)
 8001324:	f000 fe1c 	bl	8001f60 <HAL_ADC_Stop>

      f_voltage = float_map((float)u32_adc_value, 0.0, 4095.0, 0.0, 3.3);
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	ee07 3a90 	vmov	s15, r3
 800132e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001332:	ed9f 2a23 	vldr	s4, [pc, #140]	; 80013c0 <main+0xf0>
 8001336:	eddf 1a23 	vldr	s3, [pc, #140]	; 80013c4 <main+0xf4>
 800133a:	ed9f 1a23 	vldr	s2, [pc, #140]	; 80013c8 <main+0xf8>
 800133e:	eddf 0a21 	vldr	s1, [pc, #132]	; 80013c4 <main+0xf4>
 8001342:	eeb0 0a67 	vmov.f32	s0, s15
 8001346:	f7ff fdd1 	bl	8000eec <float_map>
 800134a:	ed87 0a02 	vstr	s0, [r7, #8]
      u32_ccr_value = uint32_map(u32_adc_value, 0, ADC_MAX_VALUE, 0, PWM_MAX_VALUE);
 800134e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001352:	9300      	str	r3, [sp, #0]
 8001354:	2300      	movs	r3, #0
 8001356:	f640 72ff 	movw	r2, #4095	; 0xfff
 800135a:	2100      	movs	r1, #0
 800135c:	68f8      	ldr	r0, [r7, #12]
 800135e:	f7ff fdf3 	bl	8000f48 <uint32_map>
 8001362:	6078      	str	r0, [r7, #4]

      motorVelocityCheck(u32_adc_value, CCW);
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	b29b      	uxth	r3, r3
 8001368:	2101      	movs	r1, #1
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff fe14 	bl	8000f98 <motorVelocityCheck>

      f_FL_period_ms = (float)u32_FL_captured_val_us / 1000;	// ms 단위로 변환
 8001370:	4b16      	ldr	r3, [pc, #88]	; (80013cc <main+0xfc>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	ee07 3a90 	vmov	s15, r3
 8001378:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800137c:	eddf 6a14 	vldr	s13, [pc, #80]	; 80013d0 <main+0x100>
 8001380:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001384:	edc7 7a00 	vstr	s15, [r7]

      printf("adc value : %d\tvoltage : %f\tccr : %d\t", u32_adc_value, f_voltage, u32_ccr_value);
 8001388:	68b8      	ldr	r0, [r7, #8]
 800138a:	f7ff f8fd 	bl	8000588 <__aeabi_f2d>
 800138e:	4602      	mov	r2, r0
 8001390:	460b      	mov	r3, r1
 8001392:	6879      	ldr	r1, [r7, #4]
 8001394:	9100      	str	r1, [sp, #0]
 8001396:	68f9      	ldr	r1, [r7, #12]
 8001398:	480e      	ldr	r0, [pc, #56]	; (80013d4 <main+0x104>)
 800139a:	f004 fc7b 	bl	8005c94 <iprintf>
      printf("motor pulse : %f ms\r\n", f_FL_period_ms);
 800139e:	6838      	ldr	r0, [r7, #0]
 80013a0:	f7ff f8f2 	bl	8000588 <__aeabi_f2d>
 80013a4:	4602      	mov	r2, r0
 80013a6:	460b      	mov	r3, r1
 80013a8:	480b      	ldr	r0, [pc, #44]	; (80013d8 <main+0x108>)
 80013aa:	f004 fc73 	bl	8005c94 <iprintf>
  {
 80013ae:	e7ad      	b.n	800130c <main+0x3c>
 80013b0:	20000254 	.word	0x20000254
 80013b4:	2000029c 	.word	0x2000029c
 80013b8:	200002e4 	.word	0x200002e4
 80013bc:	200001f8 	.word	0x200001f8
 80013c0:	40533333 	.word	0x40533333
 80013c4:	00000000 	.word	0x00000000
 80013c8:	457ff000 	.word	0x457ff000
 80013cc:	20000240 	.word	0x20000240
 80013d0:	447a0000 	.word	0x447a0000
 80013d4:	08007e38 	.word	0x08007e38
 80013d8:	08007e60 	.word	0x08007e60

080013dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b094      	sub	sp, #80	; 0x50
 80013e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013e2:	f107 031c 	add.w	r3, r7, #28
 80013e6:	2234      	movs	r2, #52	; 0x34
 80013e8:	2100      	movs	r1, #0
 80013ea:	4618      	mov	r0, r3
 80013ec:	f003 ffe0 	bl	80053b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f0:	f107 0308 	add.w	r3, r7, #8
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001400:	2300      	movs	r3, #0
 8001402:	607b      	str	r3, [r7, #4]
 8001404:	4b2a      	ldr	r3, [pc, #168]	; (80014b0 <SystemClock_Config+0xd4>)
 8001406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001408:	4a29      	ldr	r2, [pc, #164]	; (80014b0 <SystemClock_Config+0xd4>)
 800140a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800140e:	6413      	str	r3, [r2, #64]	; 0x40
 8001410:	4b27      	ldr	r3, [pc, #156]	; (80014b0 <SystemClock_Config+0xd4>)
 8001412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001414:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001418:	607b      	str	r3, [r7, #4]
 800141a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800141c:	2300      	movs	r3, #0
 800141e:	603b      	str	r3, [r7, #0]
 8001420:	4b24      	ldr	r3, [pc, #144]	; (80014b4 <SystemClock_Config+0xd8>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001428:	4a22      	ldr	r2, [pc, #136]	; (80014b4 <SystemClock_Config+0xd8>)
 800142a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800142e:	6013      	str	r3, [r2, #0]
 8001430:	4b20      	ldr	r3, [pc, #128]	; (80014b4 <SystemClock_Config+0xd8>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001438:	603b      	str	r3, [r7, #0]
 800143a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800143c:	2302      	movs	r3, #2
 800143e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001440:	2301      	movs	r3, #1
 8001442:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001444:	2310      	movs	r3, #16
 8001446:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001448:	2302      	movs	r3, #2
 800144a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800144c:	2300      	movs	r3, #0
 800144e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001450:	2310      	movs	r3, #16
 8001452:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001454:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001458:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800145a:	2304      	movs	r3, #4
 800145c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800145e:	2302      	movs	r3, #2
 8001460:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001462:	2302      	movs	r3, #2
 8001464:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001466:	f107 031c 	add.w	r3, r7, #28
 800146a:	4618      	mov	r0, r3
 800146c:	f001 fe7c 	bl	8003168 <HAL_RCC_OscConfig>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001476:	f000 f81f 	bl	80014b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800147a:	230f      	movs	r3, #15
 800147c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800147e:	2302      	movs	r3, #2
 8001480:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001482:	2300      	movs	r3, #0
 8001484:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001486:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800148a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800148c:	2300      	movs	r3, #0
 800148e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001490:	f107 0308 	add.w	r3, r7, #8
 8001494:	2102      	movs	r1, #2
 8001496:	4618      	mov	r0, r3
 8001498:	f001 fb1c 	bl	8002ad4 <HAL_RCC_ClockConfig>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80014a2:	f000 f809 	bl	80014b8 <Error_Handler>
  }
}
 80014a6:	bf00      	nop
 80014a8:	3750      	adds	r7, #80	; 0x50
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40023800 	.word	0x40023800
 80014b4:	40007000 	.word	0x40007000

080014b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014bc:	b672      	cpsid	i
}
 80014be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014c0:	e7fe      	b.n	80014c0 <Error_Handler+0x8>
	...

080014c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	607b      	str	r3, [r7, #4]
 80014ce:	4b10      	ldr	r3, [pc, #64]	; (8001510 <HAL_MspInit+0x4c>)
 80014d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014d2:	4a0f      	ldr	r2, [pc, #60]	; (8001510 <HAL_MspInit+0x4c>)
 80014d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014d8:	6453      	str	r3, [r2, #68]	; 0x44
 80014da:	4b0d      	ldr	r3, [pc, #52]	; (8001510 <HAL_MspInit+0x4c>)
 80014dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014e2:	607b      	str	r3, [r7, #4]
 80014e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014e6:	2300      	movs	r3, #0
 80014e8:	603b      	str	r3, [r7, #0]
 80014ea:	4b09      	ldr	r3, [pc, #36]	; (8001510 <HAL_MspInit+0x4c>)
 80014ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ee:	4a08      	ldr	r2, [pc, #32]	; (8001510 <HAL_MspInit+0x4c>)
 80014f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014f4:	6413      	str	r3, [r2, #64]	; 0x40
 80014f6:	4b06      	ldr	r3, [pc, #24]	; (8001510 <HAL_MspInit+0x4c>)
 80014f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014fe:	603b      	str	r3, [r7, #0]
 8001500:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001502:	2007      	movs	r0, #7
 8001504:	f001 f8f6 	bl	80026f4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001508:	bf00      	nop
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40023800 	.word	0x40023800

08001514 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001518:	e7fe      	b.n	8001518 <NMI_Handler+0x4>

0800151a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800151a:	b480      	push	{r7}
 800151c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800151e:	e7fe      	b.n	800151e <HardFault_Handler+0x4>

08001520 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001524:	e7fe      	b.n	8001524 <MemManage_Handler+0x4>

08001526 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001526:	b480      	push	{r7}
 8001528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800152a:	e7fe      	b.n	800152a <BusFault_Handler+0x4>

0800152c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001530:	e7fe      	b.n	8001530 <UsageFault_Handler+0x4>

08001532 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001532:	b480      	push	{r7}
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr

0800154e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800154e:	b480      	push	{r7}
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001552:	bf00      	nop
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001560:	f000 fbc8 	bl	8001cf4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001564:	bf00      	nop
 8001566:	bd80      	pop	{r7, pc}

08001568 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800156c:	4803      	ldr	r0, [pc, #12]	; (800157c <TIM1_UP_TIM10_IRQHandler+0x14>)
 800156e:	f002 fbe9 	bl	8003d44 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8001572:	4803      	ldr	r0, [pc, #12]	; (8001580 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8001574:	f002 fbe6 	bl	8003d44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001578:	bf00      	nop
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000254 	.word	0x20000254
 8001580:	200002e4 	.word	0x200002e4

08001584 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001588:	4802      	ldr	r0, [pc, #8]	; (8001594 <TIM3_IRQHandler+0x10>)
 800158a:	f002 fbdb 	bl	8003d44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	2000029c 	.word	0x2000029c

08001598 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  return 1;
 800159c:	2301      	movs	r3, #1
}
 800159e:	4618      	mov	r0, r3
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr

080015a8 <_kill>:

int _kill(int pid, int sig)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015b2:	f003 fed3 	bl	800535c <__errno>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2216      	movs	r2, #22
 80015ba:	601a      	str	r2, [r3, #0]
  return -1;
 80015bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3708      	adds	r7, #8
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <_exit>:

void _exit (int status)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015d0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f7ff ffe7 	bl	80015a8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80015da:	e7fe      	b.n	80015da <_exit+0x12>

080015dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b086      	sub	sp, #24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e8:	2300      	movs	r3, #0
 80015ea:	617b      	str	r3, [r7, #20]
 80015ec:	e00a      	b.n	8001604 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015ee:	f3af 8000 	nop.w
 80015f2:	4601      	mov	r1, r0
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	1c5a      	adds	r2, r3, #1
 80015f8:	60ba      	str	r2, [r7, #8]
 80015fa:	b2ca      	uxtb	r2, r1
 80015fc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	3301      	adds	r3, #1
 8001602:	617b      	str	r3, [r7, #20]
 8001604:	697a      	ldr	r2, [r7, #20]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	429a      	cmp	r2, r3
 800160a:	dbf0      	blt.n	80015ee <_read+0x12>
  }

  return len;
 800160c:	687b      	ldr	r3, [r7, #4]
}
 800160e:	4618      	mov	r0, r3
 8001610:	3718      	adds	r7, #24
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	b086      	sub	sp, #24
 800161a:	af00      	add	r7, sp, #0
 800161c:	60f8      	str	r0, [r7, #12]
 800161e:	60b9      	str	r1, [r7, #8]
 8001620:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001622:	2300      	movs	r3, #0
 8001624:	617b      	str	r3, [r7, #20]
 8001626:	e009      	b.n	800163c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	1c5a      	adds	r2, r3, #1
 800162c:	60ba      	str	r2, [r7, #8]
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	4618      	mov	r0, r3
 8001632:	f000 fad1 	bl	8001bd8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	3301      	adds	r3, #1
 800163a:	617b      	str	r3, [r7, #20]
 800163c:	697a      	ldr	r2, [r7, #20]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	429a      	cmp	r2, r3
 8001642:	dbf1      	blt.n	8001628 <_write+0x12>
  }
  return len;
 8001644:	687b      	ldr	r3, [r7, #4]
}
 8001646:	4618      	mov	r0, r3
 8001648:	3718      	adds	r7, #24
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}

0800164e <_close>:

int _close(int file)
{
 800164e:	b480      	push	{r7}
 8001650:	b083      	sub	sp, #12
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001656:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800165a:	4618      	mov	r0, r3
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr

08001666 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001666:	b480      	push	{r7}
 8001668:	b083      	sub	sp, #12
 800166a:	af00      	add	r7, sp, #0
 800166c:	6078      	str	r0, [r7, #4]
 800166e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001676:	605a      	str	r2, [r3, #4]
  return 0;
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	370c      	adds	r7, #12
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr

08001686 <_isatty>:

int _isatty(int file)
{
 8001686:	b480      	push	{r7}
 8001688:	b083      	sub	sp, #12
 800168a:	af00      	add	r7, sp, #0
 800168c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800168e:	2301      	movs	r3, #1
}
 8001690:	4618      	mov	r0, r3
 8001692:	370c      	adds	r7, #12
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800169c:	b480      	push	{r7}
 800169e:	b085      	sub	sp, #20
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3714      	adds	r7, #20
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
	...

080016b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016c0:	4a14      	ldr	r2, [pc, #80]	; (8001714 <_sbrk+0x5c>)
 80016c2:	4b15      	ldr	r3, [pc, #84]	; (8001718 <_sbrk+0x60>)
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016cc:	4b13      	ldr	r3, [pc, #76]	; (800171c <_sbrk+0x64>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d102      	bne.n	80016da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016d4:	4b11      	ldr	r3, [pc, #68]	; (800171c <_sbrk+0x64>)
 80016d6:	4a12      	ldr	r2, [pc, #72]	; (8001720 <_sbrk+0x68>)
 80016d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016da:	4b10      	ldr	r3, [pc, #64]	; (800171c <_sbrk+0x64>)
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4413      	add	r3, r2
 80016e2:	693a      	ldr	r2, [r7, #16]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d207      	bcs.n	80016f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016e8:	f003 fe38 	bl	800535c <__errno>
 80016ec:	4603      	mov	r3, r0
 80016ee:	220c      	movs	r2, #12
 80016f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016f6:	e009      	b.n	800170c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016f8:	4b08      	ldr	r3, [pc, #32]	; (800171c <_sbrk+0x64>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016fe:	4b07      	ldr	r3, [pc, #28]	; (800171c <_sbrk+0x64>)
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4413      	add	r3, r2
 8001706:	4a05      	ldr	r2, [pc, #20]	; (800171c <_sbrk+0x64>)
 8001708:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800170a:	68fb      	ldr	r3, [r7, #12]
}
 800170c:	4618      	mov	r0, r3
 800170e:	3718      	adds	r7, #24
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	20020000 	.word	0x20020000
 8001718:	00000400 	.word	0x00000400
 800171c:	20000250 	.word	0x20000250
 8001720:	20000388 	.word	0x20000388

08001724 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001728:	4b06      	ldr	r3, [pc, #24]	; (8001744 <SystemInit+0x20>)
 800172a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800172e:	4a05      	ldr	r2, [pc, #20]	; (8001744 <SystemInit+0x20>)
 8001730:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001734:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001738:	bf00      	nop
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	e000ed00 	.word	0xe000ed00

08001748 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim10;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b092      	sub	sp, #72	; 0x48
 800174c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800174e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001758:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	605a      	str	r2, [r3, #4]
 8001762:	609a      	str	r2, [r3, #8]
 8001764:	60da      	str	r2, [r3, #12]
 8001766:	611a      	str	r2, [r3, #16]
 8001768:	615a      	str	r2, [r3, #20]
 800176a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800176c:	1d3b      	adds	r3, r7, #4
 800176e:	2220      	movs	r2, #32
 8001770:	2100      	movs	r1, #0
 8001772:	4618      	mov	r0, r3
 8001774:	f003 fe1c 	bl	80053b0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001778:	4b33      	ldr	r3, [pc, #204]	; (8001848 <MX_TIM1_Init+0x100>)
 800177a:	4a34      	ldr	r2, [pc, #208]	; (800184c <MX_TIM1_Init+0x104>)
 800177c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 800177e:	4b32      	ldr	r3, [pc, #200]	; (8001848 <MX_TIM1_Init+0x100>)
 8001780:	2253      	movs	r2, #83	; 0x53
 8001782:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001784:	4b30      	ldr	r3, [pc, #192]	; (8001848 <MX_TIM1_Init+0x100>)
 8001786:	2200      	movs	r2, #0
 8001788:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 400-1;
 800178a:	4b2f      	ldr	r3, [pc, #188]	; (8001848 <MX_TIM1_Init+0x100>)
 800178c:	f240 128f 	movw	r2, #399	; 0x18f
 8001790:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001792:	4b2d      	ldr	r3, [pc, #180]	; (8001848 <MX_TIM1_Init+0x100>)
 8001794:	2200      	movs	r2, #0
 8001796:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001798:	4b2b      	ldr	r3, [pc, #172]	; (8001848 <MX_TIM1_Init+0x100>)
 800179a:	2200      	movs	r2, #0
 800179c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800179e:	4b2a      	ldr	r3, [pc, #168]	; (8001848 <MX_TIM1_Init+0x100>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80017a4:	4828      	ldr	r0, [pc, #160]	; (8001848 <MX_TIM1_Init+0x100>)
 80017a6:	f002 f83d 	bl	8003824 <HAL_TIM_PWM_Init>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80017b0:	f7ff fe82 	bl	80014b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017b4:	2300      	movs	r3, #0
 80017b6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017b8:	2300      	movs	r3, #0
 80017ba:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017bc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80017c0:	4619      	mov	r1, r3
 80017c2:	4821      	ldr	r0, [pc, #132]	; (8001848 <MX_TIM1_Init+0x100>)
 80017c4:	f003 f926 	bl	8004a14 <HAL_TIMEx_MasterConfigSynchronization>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80017ce:	f7ff fe73 	bl	80014b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017d2:	2360      	movs	r3, #96	; 0x60
 80017d4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 499;
 80017d6:	f240 13f3 	movw	r3, #499	; 0x1f3
 80017da:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017dc:	2300      	movs	r3, #0
 80017de:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80017e0:	2300      	movs	r3, #0
 80017e2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017e4:	2300      	movs	r3, #0
 80017e6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80017e8:	2300      	movs	r3, #0
 80017ea:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80017ec:	2300      	movs	r3, #0
 80017ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017f4:	2200      	movs	r2, #0
 80017f6:	4619      	mov	r1, r3
 80017f8:	4813      	ldr	r0, [pc, #76]	; (8001848 <MX_TIM1_Init+0x100>)
 80017fa:	f002 fc47 	bl	800408c <HAL_TIM_PWM_ConfigChannel>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8001804:	f7ff fe58 	bl	80014b8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001808:	2300      	movs	r3, #0
 800180a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800180c:	2300      	movs	r3, #0
 800180e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001810:	2300      	movs	r3, #0
 8001812:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001814:	2300      	movs	r3, #0
 8001816:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001818:	2300      	movs	r3, #0
 800181a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800181c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001820:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001822:	2300      	movs	r3, #0
 8001824:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001826:	1d3b      	adds	r3, r7, #4
 8001828:	4619      	mov	r1, r3
 800182a:	4807      	ldr	r0, [pc, #28]	; (8001848 <MX_TIM1_Init+0x100>)
 800182c:	f003 f96e 	bl	8004b0c <HAL_TIMEx_ConfigBreakDeadTime>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 8001836:	f7ff fe3f 	bl	80014b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800183a:	4803      	ldr	r0, [pc, #12]	; (8001848 <MX_TIM1_Init+0x100>)
 800183c:	f000 f920 	bl	8001a80 <HAL_TIM_MspPostInit>

}
 8001840:	bf00      	nop
 8001842:	3748      	adds	r7, #72	; 0x48
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20000254 	.word	0x20000254
 800184c:	40010000 	.word	0x40010000

08001850 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001856:	f107 0310 	add.w	r3, r7, #16
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001860:	463b      	mov	r3, r7
 8001862:	2200      	movs	r2, #0
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	605a      	str	r2, [r3, #4]
 8001868:	609a      	str	r2, [r3, #8]
 800186a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800186c:	4b20      	ldr	r3, [pc, #128]	; (80018f0 <MX_TIM3_Init+0xa0>)
 800186e:	4a21      	ldr	r2, [pc, #132]	; (80018f4 <MX_TIM3_Init+0xa4>)
 8001870:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001872:	4b1f      	ldr	r3, [pc, #124]	; (80018f0 <MX_TIM3_Init+0xa0>)
 8001874:	2253      	movs	r2, #83	; 0x53
 8001876:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001878:	4b1d      	ldr	r3, [pc, #116]	; (80018f0 <MX_TIM3_Init+0xa0>)
 800187a:	2200      	movs	r2, #0
 800187c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800187e:	4b1c      	ldr	r3, [pc, #112]	; (80018f0 <MX_TIM3_Init+0xa0>)
 8001880:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001884:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001886:	4b1a      	ldr	r3, [pc, #104]	; (80018f0 <MX_TIM3_Init+0xa0>)
 8001888:	2200      	movs	r2, #0
 800188a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800188c:	4b18      	ldr	r3, [pc, #96]	; (80018f0 <MX_TIM3_Init+0xa0>)
 800188e:	2200      	movs	r2, #0
 8001890:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001892:	4817      	ldr	r0, [pc, #92]	; (80018f0 <MX_TIM3_Init+0xa0>)
 8001894:	f002 f8de 	bl	8003a54 <HAL_TIM_IC_Init>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800189e:	f7ff fe0b 	bl	80014b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018a2:	2300      	movs	r3, #0
 80018a4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018aa:	f107 0310 	add.w	r3, r7, #16
 80018ae:	4619      	mov	r1, r3
 80018b0:	480f      	ldr	r0, [pc, #60]	; (80018f0 <MX_TIM3_Init+0xa0>)
 80018b2:	f003 f8af 	bl	8004a14 <HAL_TIMEx_MasterConfigSynchronization>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80018bc:	f7ff fdfc 	bl	80014b8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80018c0:	230a      	movs	r3, #10
 80018c2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80018c4:	2301      	movs	r3, #1
 80018c6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80018c8:	2300      	movs	r3, #0
 80018ca:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80018cc:	2300      	movs	r3, #0
 80018ce:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80018d0:	463b      	mov	r3, r7
 80018d2:	2200      	movs	r2, #0
 80018d4:	4619      	mov	r1, r3
 80018d6:	4806      	ldr	r0, [pc, #24]	; (80018f0 <MX_TIM3_Init+0xa0>)
 80018d8:	f002 fb3c 	bl	8003f54 <HAL_TIM_IC_ConfigChannel>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80018e2:	f7ff fde9 	bl	80014b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80018e6:	bf00      	nop
 80018e8:	3718      	adds	r7, #24
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	2000029c 	.word	0x2000029c
 80018f4:	40000400 	.word	0x40000400

080018f8 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80018fc:	4b0e      	ldr	r3, [pc, #56]	; (8001938 <MX_TIM10_Init+0x40>)
 80018fe:	4a0f      	ldr	r2, [pc, #60]	; (800193c <MX_TIM10_Init+0x44>)
 8001900:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 840-1;
 8001902:	4b0d      	ldr	r3, [pc, #52]	; (8001938 <MX_TIM10_Init+0x40>)
 8001904:	f240 3247 	movw	r2, #839	; 0x347
 8001908:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800190a:	4b0b      	ldr	r3, [pc, #44]	; (8001938 <MX_TIM10_Init+0x40>)
 800190c:	2200      	movs	r2, #0
 800190e:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 8001910:	4b09      	ldr	r3, [pc, #36]	; (8001938 <MX_TIM10_Init+0x40>)
 8001912:	f242 720f 	movw	r2, #9999	; 0x270f
 8001916:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001918:	4b07      	ldr	r3, [pc, #28]	; (8001938 <MX_TIM10_Init+0x40>)
 800191a:	2200      	movs	r2, #0
 800191c:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800191e:	4b06      	ldr	r3, [pc, #24]	; (8001938 <MX_TIM10_Init+0x40>)
 8001920:	2200      	movs	r2, #0
 8001922:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001924:	4804      	ldr	r0, [pc, #16]	; (8001938 <MX_TIM10_Init+0x40>)
 8001926:	f001 febd 	bl	80036a4 <HAL_TIM_Base_Init>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8001930:	f7ff fdc2 	bl	80014b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001934:	bf00      	nop
 8001936:	bd80      	pop	{r7, pc}
 8001938:	200002e4 	.word	0x200002e4
 800193c:	40014400 	.word	0x40014400

08001940 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a0e      	ldr	r2, [pc, #56]	; (8001988 <HAL_TIM_PWM_MspInit+0x48>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d115      	bne.n	800197e <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	60fb      	str	r3, [r7, #12]
 8001956:	4b0d      	ldr	r3, [pc, #52]	; (800198c <HAL_TIM_PWM_MspInit+0x4c>)
 8001958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800195a:	4a0c      	ldr	r2, [pc, #48]	; (800198c <HAL_TIM_PWM_MspInit+0x4c>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6453      	str	r3, [r2, #68]	; 0x44
 8001962:	4b0a      	ldr	r3, [pc, #40]	; (800198c <HAL_TIM_PWM_MspInit+0x4c>)
 8001964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800196e:	2200      	movs	r2, #0
 8001970:	2100      	movs	r1, #0
 8001972:	2019      	movs	r0, #25
 8001974:	f000 fec9 	bl	800270a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001978:	2019      	movs	r0, #25
 800197a:	f000 fee2 	bl	8002742 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800197e:	bf00      	nop
 8001980:	3710      	adds	r7, #16
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40010000 	.word	0x40010000
 800198c:	40023800 	.word	0x40023800

08001990 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b08a      	sub	sp, #40	; 0x28
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001998:	f107 0314 	add.w	r3, r7, #20
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
 80019a6:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM3)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a1d      	ldr	r2, [pc, #116]	; (8001a24 <HAL_TIM_IC_MspInit+0x94>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d133      	bne.n	8001a1a <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	613b      	str	r3, [r7, #16]
 80019b6:	4b1c      	ldr	r3, [pc, #112]	; (8001a28 <HAL_TIM_IC_MspInit+0x98>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ba:	4a1b      	ldr	r2, [pc, #108]	; (8001a28 <HAL_TIM_IC_MspInit+0x98>)
 80019bc:	f043 0302 	orr.w	r3, r3, #2
 80019c0:	6413      	str	r3, [r2, #64]	; 0x40
 80019c2:	4b19      	ldr	r3, [pc, #100]	; (8001a28 <HAL_TIM_IC_MspInit+0x98>)
 80019c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c6:	f003 0302 	and.w	r3, r3, #2
 80019ca:	613b      	str	r3, [r7, #16]
 80019cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	4b15      	ldr	r3, [pc, #84]	; (8001a28 <HAL_TIM_IC_MspInit+0x98>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	4a14      	ldr	r2, [pc, #80]	; (8001a28 <HAL_TIM_IC_MspInit+0x98>)
 80019d8:	f043 0302 	orr.w	r3, r3, #2
 80019dc:	6313      	str	r3, [r2, #48]	; 0x30
 80019de:	4b12      	ldr	r3, [pc, #72]	; (8001a28 <HAL_TIM_IC_MspInit+0x98>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	60fb      	str	r3, [r7, #12]
 80019e8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80019ea:	2310      	movs	r3, #16
 80019ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ee:	2302      	movs	r3, #2
 80019f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f2:	2300      	movs	r3, #0
 80019f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f6:	2300      	movs	r3, #0
 80019f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80019fa:	2302      	movs	r3, #2
 80019fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019fe:	f107 0314 	add.w	r3, r7, #20
 8001a02:	4619      	mov	r1, r3
 8001a04:	4809      	ldr	r0, [pc, #36]	; (8001a2c <HAL_TIM_IC_MspInit+0x9c>)
 8001a06:	f000 feb7 	bl	8002778 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	201d      	movs	r0, #29
 8001a10:	f000 fe7b 	bl	800270a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a14:	201d      	movs	r0, #29
 8001a16:	f000 fe94 	bl	8002742 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001a1a:	bf00      	nop
 8001a1c:	3728      	adds	r7, #40	; 0x28
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	40000400 	.word	0x40000400
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	40020400 	.word	0x40020400

08001a30 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a0e      	ldr	r2, [pc, #56]	; (8001a78 <HAL_TIM_Base_MspInit+0x48>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d115      	bne.n	8001a6e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
 8001a46:	4b0d      	ldr	r3, [pc, #52]	; (8001a7c <HAL_TIM_Base_MspInit+0x4c>)
 8001a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a4a:	4a0c      	ldr	r2, [pc, #48]	; (8001a7c <HAL_TIM_Base_MspInit+0x4c>)
 8001a4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a50:	6453      	str	r3, [r2, #68]	; 0x44
 8001a52:	4b0a      	ldr	r3, [pc, #40]	; (8001a7c <HAL_TIM_Base_MspInit+0x4c>)
 8001a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]

    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001a5e:	2200      	movs	r2, #0
 8001a60:	2100      	movs	r1, #0
 8001a62:	2019      	movs	r0, #25
 8001a64:	f000 fe51 	bl	800270a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001a68:	2019      	movs	r0, #25
 8001a6a:	f000 fe6a 	bl	8002742 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 8001a6e:	bf00      	nop
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40014400 	.word	0x40014400
 8001a7c:	40023800 	.word	0x40023800

08001a80 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b088      	sub	sp, #32
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a88:	f107 030c 	add.w	r3, r7, #12
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
 8001a96:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a12      	ldr	r2, [pc, #72]	; (8001ae8 <HAL_TIM_MspPostInit+0x68>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d11e      	bne.n	8001ae0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60bb      	str	r3, [r7, #8]
 8001aa6:	4b11      	ldr	r3, [pc, #68]	; (8001aec <HAL_TIM_MspPostInit+0x6c>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aaa:	4a10      	ldr	r2, [pc, #64]	; (8001aec <HAL_TIM_MspPostInit+0x6c>)
 8001aac:	f043 0301 	orr.w	r3, r3, #1
 8001ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ab2:	4b0e      	ldr	r3, [pc, #56]	; (8001aec <HAL_TIM_MspPostInit+0x6c>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	60bb      	str	r3, [r7, #8]
 8001abc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = FL_SPEED_Pin;
 8001abe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ac2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001acc:	2300      	movs	r3, #0
 8001ace:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(FL_SPEED_GPIO_Port, &GPIO_InitStruct);
 8001ad4:	f107 030c 	add.w	r3, r7, #12
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4805      	ldr	r0, [pc, #20]	; (8001af0 <HAL_TIM_MspPostInit+0x70>)
 8001adc:	f000 fe4c 	bl	8002778 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001ae0:	bf00      	nop
 8001ae2:	3720      	adds	r7, #32
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40010000 	.word	0x40010000
 8001aec:	40023800 	.word	0x40023800
 8001af0:	40020000 	.word	0x40020000

08001af4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001af8:	4b11      	ldr	r3, [pc, #68]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001afa:	4a12      	ldr	r2, [pc, #72]	; (8001b44 <MX_USART2_UART_Init+0x50>)
 8001afc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001afe:	4b10      	ldr	r3, [pc, #64]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001b00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b06:	4b0e      	ldr	r3, [pc, #56]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b0c:	4b0c      	ldr	r3, [pc, #48]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b12:	4b0b      	ldr	r3, [pc, #44]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b18:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001b1a:	220c      	movs	r2, #12
 8001b1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b1e:	4b08      	ldr	r3, [pc, #32]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b24:	4b06      	ldr	r3, [pc, #24]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b2a:	4805      	ldr	r0, [pc, #20]	; (8001b40 <MX_USART2_UART_Init+0x4c>)
 8001b2c:	f003 f854 	bl	8004bd8 <HAL_UART_Init>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b36:	f7ff fcbf 	bl	80014b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	2000032c 	.word	0x2000032c
 8001b44:	40004400 	.word	0x40004400

08001b48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b08a      	sub	sp, #40	; 0x28
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b50:	f107 0314 	add.w	r3, r7, #20
 8001b54:	2200      	movs	r2, #0
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	605a      	str	r2, [r3, #4]
 8001b5a:	609a      	str	r2, [r3, #8]
 8001b5c:	60da      	str	r2, [r3, #12]
 8001b5e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a19      	ldr	r2, [pc, #100]	; (8001bcc <HAL_UART_MspInit+0x84>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d12b      	bne.n	8001bc2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	613b      	str	r3, [r7, #16]
 8001b6e:	4b18      	ldr	r3, [pc, #96]	; (8001bd0 <HAL_UART_MspInit+0x88>)
 8001b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b72:	4a17      	ldr	r2, [pc, #92]	; (8001bd0 <HAL_UART_MspInit+0x88>)
 8001b74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b78:	6413      	str	r3, [r2, #64]	; 0x40
 8001b7a:	4b15      	ldr	r3, [pc, #84]	; (8001bd0 <HAL_UART_MspInit+0x88>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b82:	613b      	str	r3, [r7, #16]
 8001b84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	60fb      	str	r3, [r7, #12]
 8001b8a:	4b11      	ldr	r3, [pc, #68]	; (8001bd0 <HAL_UART_MspInit+0x88>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8e:	4a10      	ldr	r2, [pc, #64]	; (8001bd0 <HAL_UART_MspInit+0x88>)
 8001b90:	f043 0301 	orr.w	r3, r3, #1
 8001b94:	6313      	str	r3, [r2, #48]	; 0x30
 8001b96:	4b0e      	ldr	r3, [pc, #56]	; (8001bd0 <HAL_UART_MspInit+0x88>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9a:	f003 0301 	and.w	r3, r3, #1
 8001b9e:	60fb      	str	r3, [r7, #12]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ba2:	230c      	movs	r3, #12
 8001ba4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba6:	2302      	movs	r3, #2
 8001ba8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001baa:	2300      	movs	r3, #0
 8001bac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bb2:	2307      	movs	r3, #7
 8001bb4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb6:	f107 0314 	add.w	r3, r7, #20
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4805      	ldr	r0, [pc, #20]	; (8001bd4 <HAL_UART_MspInit+0x8c>)
 8001bbe:	f000 fddb 	bl	8002778 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001bc2:	bf00      	nop
 8001bc4:	3728      	adds	r7, #40	; 0x28
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40004400 	.word	0x40004400
 8001bd0:	40023800 	.word	0x40023800
 8001bd4:	40020000 	.word	0x40020000

08001bd8 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001be0:	1d39      	adds	r1, r7, #4
 8001be2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001be6:	2201      	movs	r2, #1
 8001be8:	4803      	ldr	r0, [pc, #12]	; (8001bf8 <__io_putchar+0x20>)
 8001bea:	f003 f842 	bl	8004c72 <HAL_UART_Transmit>
  return ch;
 8001bee:	687b      	ldr	r3, [r7, #4]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3708      	adds	r7, #8
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	2000032c 	.word	0x2000032c

08001bfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001bfc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c34 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c00:	480d      	ldr	r0, [pc, #52]	; (8001c38 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c02:	490e      	ldr	r1, [pc, #56]	; (8001c3c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c04:	4a0e      	ldr	r2, [pc, #56]	; (8001c40 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c08:	e002      	b.n	8001c10 <LoopCopyDataInit>

08001c0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c0e:	3304      	adds	r3, #4

08001c10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c14:	d3f9      	bcc.n	8001c0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c16:	4a0b      	ldr	r2, [pc, #44]	; (8001c44 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c18:	4c0b      	ldr	r4, [pc, #44]	; (8001c48 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c1c:	e001      	b.n	8001c22 <LoopFillZerobss>

08001c1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c20:	3204      	adds	r2, #4

08001c22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c24:	d3fb      	bcc.n	8001c1e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c26:	f7ff fd7d 	bl	8001724 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c2a:	f003 fb9d 	bl	8005368 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c2e:	f7ff fb4f 	bl	80012d0 <main>
  bx  lr    
 8001c32:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c3c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001c40:	0800827c 	.word	0x0800827c
  ldr r2, =_sbss
 8001c44:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001c48:	20000384 	.word	0x20000384

08001c4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c4c:	e7fe      	b.n	8001c4c <ADC_IRQHandler>
	...

08001c50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c54:	4b0e      	ldr	r3, [pc, #56]	; (8001c90 <HAL_Init+0x40>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a0d      	ldr	r2, [pc, #52]	; (8001c90 <HAL_Init+0x40>)
 8001c5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c60:	4b0b      	ldr	r3, [pc, #44]	; (8001c90 <HAL_Init+0x40>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a0a      	ldr	r2, [pc, #40]	; (8001c90 <HAL_Init+0x40>)
 8001c66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c6c:	4b08      	ldr	r3, [pc, #32]	; (8001c90 <HAL_Init+0x40>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a07      	ldr	r2, [pc, #28]	; (8001c90 <HAL_Init+0x40>)
 8001c72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c78:	2003      	movs	r0, #3
 8001c7a:	f000 fd3b 	bl	80026f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c7e:	2000      	movs	r0, #0
 8001c80:	f000 f808 	bl	8001c94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c84:	f7ff fc1e 	bl	80014c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	40023c00 	.word	0x40023c00

08001c94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c9c:	4b12      	ldr	r3, [pc, #72]	; (8001ce8 <HAL_InitTick+0x54>)
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	4b12      	ldr	r3, [pc, #72]	; (8001cec <HAL_InitTick+0x58>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001caa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f000 fd53 	bl	800275e <HAL_SYSTICK_Config>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e00e      	b.n	8001ce0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2b0f      	cmp	r3, #15
 8001cc6:	d80a      	bhi.n	8001cde <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cc8:	2200      	movs	r2, #0
 8001cca:	6879      	ldr	r1, [r7, #4]
 8001ccc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001cd0:	f000 fd1b 	bl	800270a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cd4:	4a06      	ldr	r2, [pc, #24]	; (8001cf0 <HAL_InitTick+0x5c>)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	e000      	b.n	8001ce0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20000000 	.word	0x20000000
 8001cec:	20000008 	.word	0x20000008
 8001cf0:	20000004 	.word	0x20000004

08001cf4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cf8:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <HAL_IncTick+0x20>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	4b06      	ldr	r3, [pc, #24]	; (8001d18 <HAL_IncTick+0x24>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4413      	add	r3, r2
 8001d04:	4a04      	ldr	r2, [pc, #16]	; (8001d18 <HAL_IncTick+0x24>)
 8001d06:	6013      	str	r3, [r2, #0]
}
 8001d08:	bf00      	nop
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	20000008 	.word	0x20000008
 8001d18:	20000370 	.word	0x20000370

08001d1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d20:	4b03      	ldr	r3, [pc, #12]	; (8001d30 <HAL_GetTick+0x14>)
 8001d22:	681b      	ldr	r3, [r3, #0]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	20000370 	.word	0x20000370

08001d34 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d101      	bne.n	8001d4a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e033      	b.n	8001db2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d109      	bne.n	8001d66 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f7ff f99c 	bl	8001090 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6a:	f003 0310 	and.w	r3, r3, #16
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d118      	bne.n	8001da4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d76:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d7a:	f023 0302 	bic.w	r3, r3, #2
 8001d7e:	f043 0202 	orr.w	r2, r3, #2
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f000 fae8 	bl	800235c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	f023 0303 	bic.w	r3, r3, #3
 8001d9a:	f043 0201 	orr.w	r2, r3, #1
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	641a      	str	r2, [r3, #64]	; 0x40
 8001da2:	e001      	b.n	8001da8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2200      	movs	r2, #0
 8001dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3710      	adds	r7, #16
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
	...

08001dbc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b085      	sub	sp, #20
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d101      	bne.n	8001dd6 <HAL_ADC_Start+0x1a>
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	e0b2      	b.n	8001f3c <HAL_ADC_Start+0x180>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2201      	movs	r2, #1
 8001dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	f003 0301 	and.w	r3, r3, #1
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d018      	beq.n	8001e1e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	689a      	ldr	r2, [r3, #8]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f042 0201 	orr.w	r2, r2, #1
 8001dfa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001dfc:	4b52      	ldr	r3, [pc, #328]	; (8001f48 <HAL_ADC_Start+0x18c>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a52      	ldr	r2, [pc, #328]	; (8001f4c <HAL_ADC_Start+0x190>)
 8001e02:	fba2 2303 	umull	r2, r3, r2, r3
 8001e06:	0c9a      	lsrs	r2, r3, #18
 8001e08:	4613      	mov	r3, r2
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	4413      	add	r3, r2
 8001e0e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001e10:	e002      	b.n	8001e18 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	3b01      	subs	r3, #1
 8001e16:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d1f9      	bne.n	8001e12 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f003 0301 	and.w	r3, r3, #1
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d17a      	bne.n	8001f22 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e30:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001e34:	f023 0301 	bic.w	r3, r3, #1
 8001e38:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d007      	beq.n	8001e5e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e52:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e56:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e6a:	d106      	bne.n	8001e7a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e70:	f023 0206 	bic.w	r2, r3, #6
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	645a      	str	r2, [r3, #68]	; 0x44
 8001e78:	e002      	b.n	8001e80 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2200      	movs	r2, #0
 8001e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e88:	4b31      	ldr	r3, [pc, #196]	; (8001f50 <HAL_ADC_Start+0x194>)
 8001e8a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001e94:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f003 031f 	and.w	r3, r3, #31
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d12a      	bne.n	8001ef8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a2b      	ldr	r2, [pc, #172]	; (8001f54 <HAL_ADC_Start+0x198>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d015      	beq.n	8001ed8 <HAL_ADC_Start+0x11c>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a29      	ldr	r2, [pc, #164]	; (8001f58 <HAL_ADC_Start+0x19c>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d105      	bne.n	8001ec2 <HAL_ADC_Start+0x106>
 8001eb6:	4b26      	ldr	r3, [pc, #152]	; (8001f50 <HAL_ADC_Start+0x194>)
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f003 031f 	and.w	r3, r3, #31
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d00a      	beq.n	8001ed8 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a25      	ldr	r2, [pc, #148]	; (8001f5c <HAL_ADC_Start+0x1a0>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d136      	bne.n	8001f3a <HAL_ADC_Start+0x17e>
 8001ecc:	4b20      	ldr	r3, [pc, #128]	; (8001f50 <HAL_ADC_Start+0x194>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f003 0310 	and.w	r3, r3, #16
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d130      	bne.n	8001f3a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d129      	bne.n	8001f3a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	689a      	ldr	r2, [r3, #8]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001ef4:	609a      	str	r2, [r3, #8]
 8001ef6:	e020      	b.n	8001f3a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a15      	ldr	r2, [pc, #84]	; (8001f54 <HAL_ADC_Start+0x198>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d11b      	bne.n	8001f3a <HAL_ADC_Start+0x17e>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d114      	bne.n	8001f3a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	689a      	ldr	r2, [r3, #8]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001f1e:	609a      	str	r2, [r3, #8]
 8001f20:	e00b      	b.n	8001f3a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f26:	f043 0210 	orr.w	r2, r3, #16
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f32:	f043 0201 	orr.w	r2, r3, #1
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3714      	adds	r7, #20
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	20000000 	.word	0x20000000
 8001f4c:	431bde83 	.word	0x431bde83
 8001f50:	40012300 	.word	0x40012300
 8001f54:	40012000 	.word	0x40012000
 8001f58:	40012100 	.word	0x40012100
 8001f5c:	40012200 	.word	0x40012200

08001f60 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d101      	bne.n	8001f76 <HAL_ADC_Stop+0x16>
 8001f72:	2302      	movs	r3, #2
 8001f74:	e021      	b.n	8001fba <HAL_ADC_Stop+0x5a>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2201      	movs	r2, #1
 8001f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f022 0201 	bic.w	r2, r2, #1
 8001f8c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d109      	bne.n	8001fb0 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001fa4:	f023 0301 	bic.w	r3, r3, #1
 8001fa8:	f043 0201 	orr.w	r2, r3, #1
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr

08001fc6 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	b084      	sub	sp, #16
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
 8001fce:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fe2:	d113      	bne.n	800200c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001fee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ff2:	d10b      	bne.n	800200c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff8:	f043 0220 	orr.w	r2, r3, #32
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e063      	b.n	80020d4 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800200c:	f7ff fe86 	bl	8001d1c <HAL_GetTick>
 8002010:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002012:	e021      	b.n	8002058 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800201a:	d01d      	beq.n	8002058 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d007      	beq.n	8002032 <HAL_ADC_PollForConversion+0x6c>
 8002022:	f7ff fe7b 	bl	8001d1c <HAL_GetTick>
 8002026:	4602      	mov	r2, r0
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	683a      	ldr	r2, [r7, #0]
 800202e:	429a      	cmp	r2, r3
 8002030:	d212      	bcs.n	8002058 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0302 	and.w	r3, r3, #2
 800203c:	2b02      	cmp	r3, #2
 800203e:	d00b      	beq.n	8002058 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002044:	f043 0204 	orr.w	r2, r3, #4
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2200      	movs	r2, #0
 8002050:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e03d      	b.n	80020d4 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0302 	and.w	r3, r3, #2
 8002062:	2b02      	cmp	r3, #2
 8002064:	d1d6      	bne.n	8002014 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f06f 0212 	mvn.w	r2, #18
 800206e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002074:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d123      	bne.n	80020d2 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800208e:	2b00      	cmp	r3, #0
 8002090:	d11f      	bne.n	80020d2 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002098:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800209c:	2b00      	cmp	r3, #0
 800209e:	d006      	beq.n	80020ae <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d111      	bne.n	80020d2 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d105      	bne.n	80020d2 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ca:	f043 0201 	orr.w	r2, r3, #1
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80020d2:	2300      	movs	r3, #0
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3710      	adds	r7, #16
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}

080020dc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
	...

080020f8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b085      	sub	sp, #20
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002102:	2300      	movs	r3, #0
 8002104:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800210c:	2b01      	cmp	r3, #1
 800210e:	d101      	bne.n	8002114 <HAL_ADC_ConfigChannel+0x1c>
 8002110:	2302      	movs	r3, #2
 8002112:	e113      	b.n	800233c <HAL_ADC_ConfigChannel+0x244>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2201      	movs	r2, #1
 8002118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2b09      	cmp	r3, #9
 8002122:	d925      	bls.n	8002170 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68d9      	ldr	r1, [r3, #12]
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	b29b      	uxth	r3, r3
 8002130:	461a      	mov	r2, r3
 8002132:	4613      	mov	r3, r2
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	4413      	add	r3, r2
 8002138:	3b1e      	subs	r3, #30
 800213a:	2207      	movs	r2, #7
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	43da      	mvns	r2, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	400a      	ands	r2, r1
 8002148:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68d9      	ldr	r1, [r3, #12]
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	689a      	ldr	r2, [r3, #8]
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	b29b      	uxth	r3, r3
 800215a:	4618      	mov	r0, r3
 800215c:	4603      	mov	r3, r0
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	4403      	add	r3, r0
 8002162:	3b1e      	subs	r3, #30
 8002164:	409a      	lsls	r2, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	430a      	orrs	r2, r1
 800216c:	60da      	str	r2, [r3, #12]
 800216e:	e022      	b.n	80021b6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	6919      	ldr	r1, [r3, #16]
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	b29b      	uxth	r3, r3
 800217c:	461a      	mov	r2, r3
 800217e:	4613      	mov	r3, r2
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	4413      	add	r3, r2
 8002184:	2207      	movs	r2, #7
 8002186:	fa02 f303 	lsl.w	r3, r2, r3
 800218a:	43da      	mvns	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	400a      	ands	r2, r1
 8002192:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	6919      	ldr	r1, [r3, #16]
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	689a      	ldr	r2, [r3, #8]
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	4618      	mov	r0, r3
 80021a6:	4603      	mov	r3, r0
 80021a8:	005b      	lsls	r3, r3, #1
 80021aa:	4403      	add	r3, r0
 80021ac:	409a      	lsls	r2, r3
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	430a      	orrs	r2, r1
 80021b4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	2b06      	cmp	r3, #6
 80021bc:	d824      	bhi.n	8002208 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685a      	ldr	r2, [r3, #4]
 80021c8:	4613      	mov	r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	4413      	add	r3, r2
 80021ce:	3b05      	subs	r3, #5
 80021d0:	221f      	movs	r2, #31
 80021d2:	fa02 f303 	lsl.w	r3, r2, r3
 80021d6:	43da      	mvns	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	400a      	ands	r2, r1
 80021de:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	4618      	mov	r0, r3
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685a      	ldr	r2, [r3, #4]
 80021f2:	4613      	mov	r3, r2
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	4413      	add	r3, r2
 80021f8:	3b05      	subs	r3, #5
 80021fa:	fa00 f203 	lsl.w	r2, r0, r3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	430a      	orrs	r2, r1
 8002204:	635a      	str	r2, [r3, #52]	; 0x34
 8002206:	e04c      	b.n	80022a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	2b0c      	cmp	r3, #12
 800220e:	d824      	bhi.n	800225a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685a      	ldr	r2, [r3, #4]
 800221a:	4613      	mov	r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	4413      	add	r3, r2
 8002220:	3b23      	subs	r3, #35	; 0x23
 8002222:	221f      	movs	r2, #31
 8002224:	fa02 f303 	lsl.w	r3, r2, r3
 8002228:	43da      	mvns	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	400a      	ands	r2, r1
 8002230:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	b29b      	uxth	r3, r3
 800223e:	4618      	mov	r0, r3
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685a      	ldr	r2, [r3, #4]
 8002244:	4613      	mov	r3, r2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	4413      	add	r3, r2
 800224a:	3b23      	subs	r3, #35	; 0x23
 800224c:	fa00 f203 	lsl.w	r2, r0, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	430a      	orrs	r2, r1
 8002256:	631a      	str	r2, [r3, #48]	; 0x30
 8002258:	e023      	b.n	80022a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685a      	ldr	r2, [r3, #4]
 8002264:	4613      	mov	r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	4413      	add	r3, r2
 800226a:	3b41      	subs	r3, #65	; 0x41
 800226c:	221f      	movs	r2, #31
 800226e:	fa02 f303 	lsl.w	r3, r2, r3
 8002272:	43da      	mvns	r2, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	400a      	ands	r2, r1
 800227a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	b29b      	uxth	r3, r3
 8002288:	4618      	mov	r0, r3
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	685a      	ldr	r2, [r3, #4]
 800228e:	4613      	mov	r3, r2
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	4413      	add	r3, r2
 8002294:	3b41      	subs	r3, #65	; 0x41
 8002296:	fa00 f203 	lsl.w	r2, r0, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	430a      	orrs	r2, r1
 80022a0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022a2:	4b29      	ldr	r3, [pc, #164]	; (8002348 <HAL_ADC_ConfigChannel+0x250>)
 80022a4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a28      	ldr	r2, [pc, #160]	; (800234c <HAL_ADC_ConfigChannel+0x254>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d10f      	bne.n	80022d0 <HAL_ADC_ConfigChannel+0x1d8>
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2b12      	cmp	r3, #18
 80022b6:	d10b      	bne.n	80022d0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a1d      	ldr	r2, [pc, #116]	; (800234c <HAL_ADC_ConfigChannel+0x254>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d12b      	bne.n	8002332 <HAL_ADC_ConfigChannel+0x23a>
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a1c      	ldr	r2, [pc, #112]	; (8002350 <HAL_ADC_ConfigChannel+0x258>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d003      	beq.n	80022ec <HAL_ADC_ConfigChannel+0x1f4>
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2b11      	cmp	r3, #17
 80022ea:	d122      	bne.n	8002332 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a11      	ldr	r2, [pc, #68]	; (8002350 <HAL_ADC_ConfigChannel+0x258>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d111      	bne.n	8002332 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800230e:	4b11      	ldr	r3, [pc, #68]	; (8002354 <HAL_ADC_ConfigChannel+0x25c>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a11      	ldr	r2, [pc, #68]	; (8002358 <HAL_ADC_ConfigChannel+0x260>)
 8002314:	fba2 2303 	umull	r2, r3, r2, r3
 8002318:	0c9a      	lsrs	r2, r3, #18
 800231a:	4613      	mov	r3, r2
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	4413      	add	r3, r2
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002324:	e002      	b.n	800232c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	3b01      	subs	r3, #1
 800232a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1f9      	bne.n	8002326 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800233a:	2300      	movs	r3, #0
}
 800233c:	4618      	mov	r0, r3
 800233e:	3714      	adds	r7, #20
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr
 8002348:	40012300 	.word	0x40012300
 800234c:	40012000 	.word	0x40012000
 8002350:	10000012 	.word	0x10000012
 8002354:	20000000 	.word	0x20000000
 8002358:	431bde83 	.word	0x431bde83

0800235c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002364:	4b79      	ldr	r3, [pc, #484]	; (800254c <ADC_Init+0x1f0>)
 8002366:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	685a      	ldr	r2, [r3, #4]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	431a      	orrs	r2, r3
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	685a      	ldr	r2, [r3, #4]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002390:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	6859      	ldr	r1, [r3, #4]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	691b      	ldr	r3, [r3, #16]
 800239c:	021a      	lsls	r2, r3, #8
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	430a      	orrs	r2, r1
 80023a4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	685a      	ldr	r2, [r3, #4]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80023b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	6859      	ldr	r1, [r3, #4]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	689a      	ldr	r2, [r3, #8]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	430a      	orrs	r2, r1
 80023c6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	689a      	ldr	r2, [r3, #8]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	6899      	ldr	r1, [r3, #8]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	68da      	ldr	r2, [r3, #12]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	430a      	orrs	r2, r1
 80023e8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ee:	4a58      	ldr	r2, [pc, #352]	; (8002550 <ADC_Init+0x1f4>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d022      	beq.n	800243a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002402:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	6899      	ldr	r1, [r3, #8]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	430a      	orrs	r2, r1
 8002414:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002424:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	6899      	ldr	r1, [r3, #8]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	430a      	orrs	r2, r1
 8002436:	609a      	str	r2, [r3, #8]
 8002438:	e00f      	b.n	800245a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	689a      	ldr	r2, [r3, #8]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002448:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	689a      	ldr	r2, [r3, #8]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002458:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	689a      	ldr	r2, [r3, #8]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f022 0202 	bic.w	r2, r2, #2
 8002468:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	6899      	ldr	r1, [r3, #8]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	7e1b      	ldrb	r3, [r3, #24]
 8002474:	005a      	lsls	r2, r3, #1
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	430a      	orrs	r2, r1
 800247c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d01b      	beq.n	80024c0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	685a      	ldr	r2, [r3, #4]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002496:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	685a      	ldr	r2, [r3, #4]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80024a6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	6859      	ldr	r1, [r3, #4]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b2:	3b01      	subs	r3, #1
 80024b4:	035a      	lsls	r2, r3, #13
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	430a      	orrs	r2, r1
 80024bc:	605a      	str	r2, [r3, #4]
 80024be:	e007      	b.n	80024d0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	685a      	ldr	r2, [r3, #4]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024ce:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80024de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	69db      	ldr	r3, [r3, #28]
 80024ea:	3b01      	subs	r3, #1
 80024ec:	051a      	lsls	r2, r3, #20
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	430a      	orrs	r2, r1
 80024f4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	689a      	ldr	r2, [r3, #8]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002504:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	6899      	ldr	r1, [r3, #8]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002512:	025a      	lsls	r2, r3, #9
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	430a      	orrs	r2, r1
 800251a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	689a      	ldr	r2, [r3, #8]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800252a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	6899      	ldr	r1, [r3, #8]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	695b      	ldr	r3, [r3, #20]
 8002536:	029a      	lsls	r2, r3, #10
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	430a      	orrs	r2, r1
 800253e:	609a      	str	r2, [r3, #8]
}
 8002540:	bf00      	nop
 8002542:	3714      	adds	r7, #20
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	40012300 	.word	0x40012300
 8002550:	0f000001 	.word	0x0f000001

08002554 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	f003 0307 	and.w	r3, r3, #7
 8002562:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002564:	4b0c      	ldr	r3, [pc, #48]	; (8002598 <__NVIC_SetPriorityGrouping+0x44>)
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800256a:	68ba      	ldr	r2, [r7, #8]
 800256c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002570:	4013      	ands	r3, r2
 8002572:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800257c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002580:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002584:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002586:	4a04      	ldr	r2, [pc, #16]	; (8002598 <__NVIC_SetPriorityGrouping+0x44>)
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	60d3      	str	r3, [r2, #12]
}
 800258c:	bf00      	nop
 800258e:	3714      	adds	r7, #20
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr
 8002598:	e000ed00 	.word	0xe000ed00

0800259c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025a0:	4b04      	ldr	r3, [pc, #16]	; (80025b4 <__NVIC_GetPriorityGrouping+0x18>)
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	0a1b      	lsrs	r3, r3, #8
 80025a6:	f003 0307 	and.w	r3, r3, #7
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	e000ed00 	.word	0xe000ed00

080025b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	4603      	mov	r3, r0
 80025c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	db0b      	blt.n	80025e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ca:	79fb      	ldrb	r3, [r7, #7]
 80025cc:	f003 021f 	and.w	r2, r3, #31
 80025d0:	4907      	ldr	r1, [pc, #28]	; (80025f0 <__NVIC_EnableIRQ+0x38>)
 80025d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d6:	095b      	lsrs	r3, r3, #5
 80025d8:	2001      	movs	r0, #1
 80025da:	fa00 f202 	lsl.w	r2, r0, r2
 80025de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025e2:	bf00      	nop
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	e000e100 	.word	0xe000e100

080025f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	6039      	str	r1, [r7, #0]
 80025fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002604:	2b00      	cmp	r3, #0
 8002606:	db0a      	blt.n	800261e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	b2da      	uxtb	r2, r3
 800260c:	490c      	ldr	r1, [pc, #48]	; (8002640 <__NVIC_SetPriority+0x4c>)
 800260e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002612:	0112      	lsls	r2, r2, #4
 8002614:	b2d2      	uxtb	r2, r2
 8002616:	440b      	add	r3, r1
 8002618:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800261c:	e00a      	b.n	8002634 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	b2da      	uxtb	r2, r3
 8002622:	4908      	ldr	r1, [pc, #32]	; (8002644 <__NVIC_SetPriority+0x50>)
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	f003 030f 	and.w	r3, r3, #15
 800262a:	3b04      	subs	r3, #4
 800262c:	0112      	lsls	r2, r2, #4
 800262e:	b2d2      	uxtb	r2, r2
 8002630:	440b      	add	r3, r1
 8002632:	761a      	strb	r2, [r3, #24]
}
 8002634:	bf00      	nop
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr
 8002640:	e000e100 	.word	0xe000e100
 8002644:	e000ed00 	.word	0xe000ed00

08002648 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002648:	b480      	push	{r7}
 800264a:	b089      	sub	sp, #36	; 0x24
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	f003 0307 	and.w	r3, r3, #7
 800265a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	f1c3 0307 	rsb	r3, r3, #7
 8002662:	2b04      	cmp	r3, #4
 8002664:	bf28      	it	cs
 8002666:	2304      	movcs	r3, #4
 8002668:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	3304      	adds	r3, #4
 800266e:	2b06      	cmp	r3, #6
 8002670:	d902      	bls.n	8002678 <NVIC_EncodePriority+0x30>
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	3b03      	subs	r3, #3
 8002676:	e000      	b.n	800267a <NVIC_EncodePriority+0x32>
 8002678:	2300      	movs	r3, #0
 800267a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800267c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	fa02 f303 	lsl.w	r3, r2, r3
 8002686:	43da      	mvns	r2, r3
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	401a      	ands	r2, r3
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002690:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	fa01 f303 	lsl.w	r3, r1, r3
 800269a:	43d9      	mvns	r1, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026a0:	4313      	orrs	r3, r2
         );
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3724      	adds	r7, #36	; 0x24
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
	...

080026b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	3b01      	subs	r3, #1
 80026bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026c0:	d301      	bcc.n	80026c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026c2:	2301      	movs	r3, #1
 80026c4:	e00f      	b.n	80026e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026c6:	4a0a      	ldr	r2, [pc, #40]	; (80026f0 <SysTick_Config+0x40>)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	3b01      	subs	r3, #1
 80026cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026ce:	210f      	movs	r1, #15
 80026d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80026d4:	f7ff ff8e 	bl	80025f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026d8:	4b05      	ldr	r3, [pc, #20]	; (80026f0 <SysTick_Config+0x40>)
 80026da:	2200      	movs	r2, #0
 80026dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026de:	4b04      	ldr	r3, [pc, #16]	; (80026f0 <SysTick_Config+0x40>)
 80026e0:	2207      	movs	r2, #7
 80026e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	e000e010 	.word	0xe000e010

080026f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f7ff ff29 	bl	8002554 <__NVIC_SetPriorityGrouping>
}
 8002702:	bf00      	nop
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800270a:	b580      	push	{r7, lr}
 800270c:	b086      	sub	sp, #24
 800270e:	af00      	add	r7, sp, #0
 8002710:	4603      	mov	r3, r0
 8002712:	60b9      	str	r1, [r7, #8]
 8002714:	607a      	str	r2, [r7, #4]
 8002716:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002718:	2300      	movs	r3, #0
 800271a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800271c:	f7ff ff3e 	bl	800259c <__NVIC_GetPriorityGrouping>
 8002720:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	68b9      	ldr	r1, [r7, #8]
 8002726:	6978      	ldr	r0, [r7, #20]
 8002728:	f7ff ff8e 	bl	8002648 <NVIC_EncodePriority>
 800272c:	4602      	mov	r2, r0
 800272e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002732:	4611      	mov	r1, r2
 8002734:	4618      	mov	r0, r3
 8002736:	f7ff ff5d 	bl	80025f4 <__NVIC_SetPriority>
}
 800273a:	bf00      	nop
 800273c:	3718      	adds	r7, #24
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002742:	b580      	push	{r7, lr}
 8002744:	b082      	sub	sp, #8
 8002746:	af00      	add	r7, sp, #0
 8002748:	4603      	mov	r3, r0
 800274a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800274c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002750:	4618      	mov	r0, r3
 8002752:	f7ff ff31 	bl	80025b8 <__NVIC_EnableIRQ>
}
 8002756:	bf00      	nop
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	b082      	sub	sp, #8
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f7ff ffa2 	bl	80026b0 <SysTick_Config>
 800276c:	4603      	mov	r3, r0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
	...

08002778 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002778:	b480      	push	{r7}
 800277a:	b089      	sub	sp, #36	; 0x24
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002782:	2300      	movs	r3, #0
 8002784:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002786:	2300      	movs	r3, #0
 8002788:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800278a:	2300      	movs	r3, #0
 800278c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800278e:	2300      	movs	r3, #0
 8002790:	61fb      	str	r3, [r7, #28]
 8002792:	e165      	b.n	8002a60 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002794:	2201      	movs	r2, #1
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	697a      	ldr	r2, [r7, #20]
 80027a4:	4013      	ands	r3, r2
 80027a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027a8:	693a      	ldr	r2, [r7, #16]
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	f040 8154 	bne.w	8002a5a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	f003 0303 	and.w	r3, r3, #3
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d005      	beq.n	80027ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d130      	bne.n	800282c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	005b      	lsls	r3, r3, #1
 80027d4:	2203      	movs	r2, #3
 80027d6:	fa02 f303 	lsl.w	r3, r2, r3
 80027da:	43db      	mvns	r3, r3
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	4013      	ands	r3, r2
 80027e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	68da      	ldr	r2, [r3, #12]
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	fa02 f303 	lsl.w	r3, r2, r3
 80027ee:	69ba      	ldr	r2, [r7, #24]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	69ba      	ldr	r2, [r7, #24]
 80027f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002800:	2201      	movs	r2, #1
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	fa02 f303 	lsl.w	r3, r2, r3
 8002808:	43db      	mvns	r3, r3
 800280a:	69ba      	ldr	r2, [r7, #24]
 800280c:	4013      	ands	r3, r2
 800280e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	091b      	lsrs	r3, r3, #4
 8002816:	f003 0201 	and.w	r2, r3, #1
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	fa02 f303 	lsl.w	r3, r2, r3
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	4313      	orrs	r3, r2
 8002824:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f003 0303 	and.w	r3, r3, #3
 8002834:	2b03      	cmp	r3, #3
 8002836:	d017      	beq.n	8002868 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	2203      	movs	r2, #3
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	43db      	mvns	r3, r3
 800284a:	69ba      	ldr	r2, [r7, #24]
 800284c:	4013      	ands	r3, r2
 800284e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	005b      	lsls	r3, r3, #1
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	4313      	orrs	r3, r2
 8002860:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f003 0303 	and.w	r3, r3, #3
 8002870:	2b02      	cmp	r3, #2
 8002872:	d123      	bne.n	80028bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	08da      	lsrs	r2, r3, #3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	3208      	adds	r2, #8
 800287c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002880:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	f003 0307 	and.w	r3, r3, #7
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	220f      	movs	r2, #15
 800288c:	fa02 f303 	lsl.w	r3, r2, r3
 8002890:	43db      	mvns	r3, r3
 8002892:	69ba      	ldr	r2, [r7, #24]
 8002894:	4013      	ands	r3, r2
 8002896:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	691a      	ldr	r2, [r3, #16]
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	f003 0307 	and.w	r3, r3, #7
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	fa02 f303 	lsl.w	r3, r2, r3
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	08da      	lsrs	r2, r3, #3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	3208      	adds	r2, #8
 80028b6:	69b9      	ldr	r1, [r7, #24]
 80028b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	2203      	movs	r2, #3
 80028c8:	fa02 f303 	lsl.w	r3, r2, r3
 80028cc:	43db      	mvns	r3, r3
 80028ce:	69ba      	ldr	r2, [r7, #24]
 80028d0:	4013      	ands	r3, r2
 80028d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f003 0203 	and.w	r2, r3, #3
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	005b      	lsls	r3, r3, #1
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	69ba      	ldr	r2, [r7, #24]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	69ba      	ldr	r2, [r7, #24]
 80028ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	f000 80ae 	beq.w	8002a5a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028fe:	2300      	movs	r3, #0
 8002900:	60fb      	str	r3, [r7, #12]
 8002902:	4b5d      	ldr	r3, [pc, #372]	; (8002a78 <HAL_GPIO_Init+0x300>)
 8002904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002906:	4a5c      	ldr	r2, [pc, #368]	; (8002a78 <HAL_GPIO_Init+0x300>)
 8002908:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800290c:	6453      	str	r3, [r2, #68]	; 0x44
 800290e:	4b5a      	ldr	r3, [pc, #360]	; (8002a78 <HAL_GPIO_Init+0x300>)
 8002910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002912:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002916:	60fb      	str	r3, [r7, #12]
 8002918:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800291a:	4a58      	ldr	r2, [pc, #352]	; (8002a7c <HAL_GPIO_Init+0x304>)
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	089b      	lsrs	r3, r3, #2
 8002920:	3302      	adds	r3, #2
 8002922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002926:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	f003 0303 	and.w	r3, r3, #3
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	220f      	movs	r2, #15
 8002932:	fa02 f303 	lsl.w	r3, r2, r3
 8002936:	43db      	mvns	r3, r3
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	4013      	ands	r3, r2
 800293c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a4f      	ldr	r2, [pc, #316]	; (8002a80 <HAL_GPIO_Init+0x308>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d025      	beq.n	8002992 <HAL_GPIO_Init+0x21a>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a4e      	ldr	r2, [pc, #312]	; (8002a84 <HAL_GPIO_Init+0x30c>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d01f      	beq.n	800298e <HAL_GPIO_Init+0x216>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a4d      	ldr	r2, [pc, #308]	; (8002a88 <HAL_GPIO_Init+0x310>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d019      	beq.n	800298a <HAL_GPIO_Init+0x212>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a4c      	ldr	r2, [pc, #304]	; (8002a8c <HAL_GPIO_Init+0x314>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d013      	beq.n	8002986 <HAL_GPIO_Init+0x20e>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a4b      	ldr	r2, [pc, #300]	; (8002a90 <HAL_GPIO_Init+0x318>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d00d      	beq.n	8002982 <HAL_GPIO_Init+0x20a>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a4a      	ldr	r2, [pc, #296]	; (8002a94 <HAL_GPIO_Init+0x31c>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d007      	beq.n	800297e <HAL_GPIO_Init+0x206>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4a49      	ldr	r2, [pc, #292]	; (8002a98 <HAL_GPIO_Init+0x320>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d101      	bne.n	800297a <HAL_GPIO_Init+0x202>
 8002976:	2306      	movs	r3, #6
 8002978:	e00c      	b.n	8002994 <HAL_GPIO_Init+0x21c>
 800297a:	2307      	movs	r3, #7
 800297c:	e00a      	b.n	8002994 <HAL_GPIO_Init+0x21c>
 800297e:	2305      	movs	r3, #5
 8002980:	e008      	b.n	8002994 <HAL_GPIO_Init+0x21c>
 8002982:	2304      	movs	r3, #4
 8002984:	e006      	b.n	8002994 <HAL_GPIO_Init+0x21c>
 8002986:	2303      	movs	r3, #3
 8002988:	e004      	b.n	8002994 <HAL_GPIO_Init+0x21c>
 800298a:	2302      	movs	r3, #2
 800298c:	e002      	b.n	8002994 <HAL_GPIO_Init+0x21c>
 800298e:	2301      	movs	r3, #1
 8002990:	e000      	b.n	8002994 <HAL_GPIO_Init+0x21c>
 8002992:	2300      	movs	r3, #0
 8002994:	69fa      	ldr	r2, [r7, #28]
 8002996:	f002 0203 	and.w	r2, r2, #3
 800299a:	0092      	lsls	r2, r2, #2
 800299c:	4093      	lsls	r3, r2
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029a4:	4935      	ldr	r1, [pc, #212]	; (8002a7c <HAL_GPIO_Init+0x304>)
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	089b      	lsrs	r3, r3, #2
 80029aa:	3302      	adds	r3, #2
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029b2:	4b3a      	ldr	r3, [pc, #232]	; (8002a9c <HAL_GPIO_Init+0x324>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	43db      	mvns	r3, r3
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	4013      	ands	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d003      	beq.n	80029d6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029d6:	4a31      	ldr	r2, [pc, #196]	; (8002a9c <HAL_GPIO_Init+0x324>)
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029dc:	4b2f      	ldr	r3, [pc, #188]	; (8002a9c <HAL_GPIO_Init+0x324>)
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	43db      	mvns	r3, r3
 80029e6:	69ba      	ldr	r2, [r7, #24]
 80029e8:	4013      	ands	r3, r2
 80029ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d003      	beq.n	8002a00 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a00:	4a26      	ldr	r2, [pc, #152]	; (8002a9c <HAL_GPIO_Init+0x324>)
 8002a02:	69bb      	ldr	r3, [r7, #24]
 8002a04:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a06:	4b25      	ldr	r3, [pc, #148]	; (8002a9c <HAL_GPIO_Init+0x324>)
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	43db      	mvns	r3, r3
 8002a10:	69ba      	ldr	r2, [r7, #24]
 8002a12:	4013      	ands	r3, r2
 8002a14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d003      	beq.n	8002a2a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002a22:	69ba      	ldr	r2, [r7, #24]
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	4313      	orrs	r3, r2
 8002a28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a2a:	4a1c      	ldr	r2, [pc, #112]	; (8002a9c <HAL_GPIO_Init+0x324>)
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a30:	4b1a      	ldr	r3, [pc, #104]	; (8002a9c <HAL_GPIO_Init+0x324>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	43db      	mvns	r3, r3
 8002a3a:	69ba      	ldr	r2, [r7, #24]
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d003      	beq.n	8002a54 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a54:	4a11      	ldr	r2, [pc, #68]	; (8002a9c <HAL_GPIO_Init+0x324>)
 8002a56:	69bb      	ldr	r3, [r7, #24]
 8002a58:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	61fb      	str	r3, [r7, #28]
 8002a60:	69fb      	ldr	r3, [r7, #28]
 8002a62:	2b0f      	cmp	r3, #15
 8002a64:	f67f ae96 	bls.w	8002794 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a68:	bf00      	nop
 8002a6a:	bf00      	nop
 8002a6c:	3724      	adds	r7, #36	; 0x24
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	40013800 	.word	0x40013800
 8002a80:	40020000 	.word	0x40020000
 8002a84:	40020400 	.word	0x40020400
 8002a88:	40020800 	.word	0x40020800
 8002a8c:	40020c00 	.word	0x40020c00
 8002a90:	40021000 	.word	0x40021000
 8002a94:	40021400 	.word	0x40021400
 8002a98:	40021800 	.word	0x40021800
 8002a9c:	40013c00 	.word	0x40013c00

08002aa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	807b      	strh	r3, [r7, #2]
 8002aac:	4613      	mov	r3, r2
 8002aae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ab0:	787b      	ldrb	r3, [r7, #1]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d003      	beq.n	8002abe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ab6:	887a      	ldrh	r2, [r7, #2]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002abc:	e003      	b.n	8002ac6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002abe:	887b      	ldrh	r3, [r7, #2]
 8002ac0:	041a      	lsls	r2, r3, #16
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	619a      	str	r2, [r3, #24]
}
 8002ac6:	bf00      	nop
 8002ac8:	370c      	adds	r7, #12
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
	...

08002ad4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b084      	sub	sp, #16
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d101      	bne.n	8002ae8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e0cc      	b.n	8002c82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ae8:	4b68      	ldr	r3, [pc, #416]	; (8002c8c <HAL_RCC_ClockConfig+0x1b8>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 030f 	and.w	r3, r3, #15
 8002af0:	683a      	ldr	r2, [r7, #0]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d90c      	bls.n	8002b10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002af6:	4b65      	ldr	r3, [pc, #404]	; (8002c8c <HAL_RCC_ClockConfig+0x1b8>)
 8002af8:	683a      	ldr	r2, [r7, #0]
 8002afa:	b2d2      	uxtb	r2, r2
 8002afc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002afe:	4b63      	ldr	r3, [pc, #396]	; (8002c8c <HAL_RCC_ClockConfig+0x1b8>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 030f 	and.w	r3, r3, #15
 8002b06:	683a      	ldr	r2, [r7, #0]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d001      	beq.n	8002b10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e0b8      	b.n	8002c82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0302 	and.w	r3, r3, #2
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d020      	beq.n	8002b5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0304 	and.w	r3, r3, #4
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d005      	beq.n	8002b34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b28:	4b59      	ldr	r3, [pc, #356]	; (8002c90 <HAL_RCC_ClockConfig+0x1bc>)
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	4a58      	ldr	r2, [pc, #352]	; (8002c90 <HAL_RCC_ClockConfig+0x1bc>)
 8002b2e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002b32:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0308 	and.w	r3, r3, #8
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d005      	beq.n	8002b4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b40:	4b53      	ldr	r3, [pc, #332]	; (8002c90 <HAL_RCC_ClockConfig+0x1bc>)
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	4a52      	ldr	r2, [pc, #328]	; (8002c90 <HAL_RCC_ClockConfig+0x1bc>)
 8002b46:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b4c:	4b50      	ldr	r3, [pc, #320]	; (8002c90 <HAL_RCC_ClockConfig+0x1bc>)
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	494d      	ldr	r1, [pc, #308]	; (8002c90 <HAL_RCC_ClockConfig+0x1bc>)
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d044      	beq.n	8002bf4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d107      	bne.n	8002b82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b72:	4b47      	ldr	r3, [pc, #284]	; (8002c90 <HAL_RCC_ClockConfig+0x1bc>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d119      	bne.n	8002bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e07f      	b.n	8002c82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d003      	beq.n	8002b92 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b8e:	2b03      	cmp	r3, #3
 8002b90:	d107      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b92:	4b3f      	ldr	r3, [pc, #252]	; (8002c90 <HAL_RCC_ClockConfig+0x1bc>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d109      	bne.n	8002bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e06f      	b.n	8002c82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ba2:	4b3b      	ldr	r3, [pc, #236]	; (8002c90 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e067      	b.n	8002c82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bb2:	4b37      	ldr	r3, [pc, #220]	; (8002c90 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	f023 0203 	bic.w	r2, r3, #3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	4934      	ldr	r1, [pc, #208]	; (8002c90 <HAL_RCC_ClockConfig+0x1bc>)
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bc4:	f7ff f8aa 	bl	8001d1c <HAL_GetTick>
 8002bc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bca:	e00a      	b.n	8002be2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bcc:	f7ff f8a6 	bl	8001d1c <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e04f      	b.n	8002c82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002be2:	4b2b      	ldr	r3, [pc, #172]	; (8002c90 <HAL_RCC_ClockConfig+0x1bc>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f003 020c 	and.w	r2, r3, #12
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d1eb      	bne.n	8002bcc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002bf4:	4b25      	ldr	r3, [pc, #148]	; (8002c8c <HAL_RCC_ClockConfig+0x1b8>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 030f 	and.w	r3, r3, #15
 8002bfc:	683a      	ldr	r2, [r7, #0]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d20c      	bcs.n	8002c1c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c02:	4b22      	ldr	r3, [pc, #136]	; (8002c8c <HAL_RCC_ClockConfig+0x1b8>)
 8002c04:	683a      	ldr	r2, [r7, #0]
 8002c06:	b2d2      	uxtb	r2, r2
 8002c08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c0a:	4b20      	ldr	r3, [pc, #128]	; (8002c8c <HAL_RCC_ClockConfig+0x1b8>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 030f 	and.w	r3, r3, #15
 8002c12:	683a      	ldr	r2, [r7, #0]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d001      	beq.n	8002c1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e032      	b.n	8002c82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0304 	and.w	r3, r3, #4
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d008      	beq.n	8002c3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c28:	4b19      	ldr	r3, [pc, #100]	; (8002c90 <HAL_RCC_ClockConfig+0x1bc>)
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	4916      	ldr	r1, [pc, #88]	; (8002c90 <HAL_RCC_ClockConfig+0x1bc>)
 8002c36:	4313      	orrs	r3, r2
 8002c38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0308 	and.w	r3, r3, #8
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d009      	beq.n	8002c5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c46:	4b12      	ldr	r3, [pc, #72]	; (8002c90 <HAL_RCC_ClockConfig+0x1bc>)
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	00db      	lsls	r3, r3, #3
 8002c54:	490e      	ldr	r1, [pc, #56]	; (8002c90 <HAL_RCC_ClockConfig+0x1bc>)
 8002c56:	4313      	orrs	r3, r2
 8002c58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002c5a:	f000 f855 	bl	8002d08 <HAL_RCC_GetSysClockFreq>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	4b0b      	ldr	r3, [pc, #44]	; (8002c90 <HAL_RCC_ClockConfig+0x1bc>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	091b      	lsrs	r3, r3, #4
 8002c66:	f003 030f 	and.w	r3, r3, #15
 8002c6a:	490a      	ldr	r1, [pc, #40]	; (8002c94 <HAL_RCC_ClockConfig+0x1c0>)
 8002c6c:	5ccb      	ldrb	r3, [r1, r3]
 8002c6e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c72:	4a09      	ldr	r2, [pc, #36]	; (8002c98 <HAL_RCC_ClockConfig+0x1c4>)
 8002c74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002c76:	4b09      	ldr	r3, [pc, #36]	; (8002c9c <HAL_RCC_ClockConfig+0x1c8>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7ff f80a 	bl	8001c94 <HAL_InitTick>

  return HAL_OK;
 8002c80:	2300      	movs	r3, #0
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3710      	adds	r7, #16
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	40023c00 	.word	0x40023c00
 8002c90:	40023800 	.word	0x40023800
 8002c94:	08007e78 	.word	0x08007e78
 8002c98:	20000000 	.word	0x20000000
 8002c9c:	20000004 	.word	0x20000004

08002ca0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ca4:	4b03      	ldr	r3, [pc, #12]	; (8002cb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	20000000 	.word	0x20000000

08002cb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002cbc:	f7ff fff0 	bl	8002ca0 <HAL_RCC_GetHCLKFreq>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	4b05      	ldr	r3, [pc, #20]	; (8002cd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	0a9b      	lsrs	r3, r3, #10
 8002cc8:	f003 0307 	and.w	r3, r3, #7
 8002ccc:	4903      	ldr	r1, [pc, #12]	; (8002cdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002cce:	5ccb      	ldrb	r3, [r1, r3]
 8002cd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	40023800 	.word	0x40023800
 8002cdc:	08007e88 	.word	0x08007e88

08002ce0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002ce4:	f7ff ffdc 	bl	8002ca0 <HAL_RCC_GetHCLKFreq>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	4b05      	ldr	r3, [pc, #20]	; (8002d00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	0b5b      	lsrs	r3, r3, #13
 8002cf0:	f003 0307 	and.w	r3, r3, #7
 8002cf4:	4903      	ldr	r1, [pc, #12]	; (8002d04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cf6:	5ccb      	ldrb	r3, [r1, r3]
 8002cf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	40023800 	.word	0x40023800
 8002d04:	08007e88 	.word	0x08007e88

08002d08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d0c:	b0ae      	sub	sp, #184	; 0xb8
 8002d0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002d10:	2300      	movs	r3, #0
 8002d12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8002d16:	2300      	movs	r3, #0
 8002d18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8002d22:	2300      	movs	r3, #0
 8002d24:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d2e:	4bcb      	ldr	r3, [pc, #812]	; (800305c <HAL_RCC_GetSysClockFreq+0x354>)
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	f003 030c 	and.w	r3, r3, #12
 8002d36:	2b0c      	cmp	r3, #12
 8002d38:	f200 8206 	bhi.w	8003148 <HAL_RCC_GetSysClockFreq+0x440>
 8002d3c:	a201      	add	r2, pc, #4	; (adr r2, 8002d44 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d42:	bf00      	nop
 8002d44:	08002d79 	.word	0x08002d79
 8002d48:	08003149 	.word	0x08003149
 8002d4c:	08003149 	.word	0x08003149
 8002d50:	08003149 	.word	0x08003149
 8002d54:	08002d81 	.word	0x08002d81
 8002d58:	08003149 	.word	0x08003149
 8002d5c:	08003149 	.word	0x08003149
 8002d60:	08003149 	.word	0x08003149
 8002d64:	08002d89 	.word	0x08002d89
 8002d68:	08003149 	.word	0x08003149
 8002d6c:	08003149 	.word	0x08003149
 8002d70:	08003149 	.word	0x08003149
 8002d74:	08002f79 	.word	0x08002f79
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d78:	4bb9      	ldr	r3, [pc, #740]	; (8003060 <HAL_RCC_GetSysClockFreq+0x358>)
 8002d7a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8002d7e:	e1e7      	b.n	8003150 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d80:	4bb8      	ldr	r3, [pc, #736]	; (8003064 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002d82:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002d86:	e1e3      	b.n	8003150 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d88:	4bb4      	ldr	r3, [pc, #720]	; (800305c <HAL_RCC_GetSysClockFreq+0x354>)
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d90:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d94:	4bb1      	ldr	r3, [pc, #708]	; (800305c <HAL_RCC_GetSysClockFreq+0x354>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d071      	beq.n	8002e84 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002da0:	4bae      	ldr	r3, [pc, #696]	; (800305c <HAL_RCC_GetSysClockFreq+0x354>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	099b      	lsrs	r3, r3, #6
 8002da6:	2200      	movs	r2, #0
 8002da8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002dac:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002db0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002db4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002db8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002dc2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002dc6:	4622      	mov	r2, r4
 8002dc8:	462b      	mov	r3, r5
 8002dca:	f04f 0000 	mov.w	r0, #0
 8002dce:	f04f 0100 	mov.w	r1, #0
 8002dd2:	0159      	lsls	r1, r3, #5
 8002dd4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002dd8:	0150      	lsls	r0, r2, #5
 8002dda:	4602      	mov	r2, r0
 8002ddc:	460b      	mov	r3, r1
 8002dde:	4621      	mov	r1, r4
 8002de0:	1a51      	subs	r1, r2, r1
 8002de2:	6439      	str	r1, [r7, #64]	; 0x40
 8002de4:	4629      	mov	r1, r5
 8002de6:	eb63 0301 	sbc.w	r3, r3, r1
 8002dea:	647b      	str	r3, [r7, #68]	; 0x44
 8002dec:	f04f 0200 	mov.w	r2, #0
 8002df0:	f04f 0300 	mov.w	r3, #0
 8002df4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002df8:	4649      	mov	r1, r9
 8002dfa:	018b      	lsls	r3, r1, #6
 8002dfc:	4641      	mov	r1, r8
 8002dfe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e02:	4641      	mov	r1, r8
 8002e04:	018a      	lsls	r2, r1, #6
 8002e06:	4641      	mov	r1, r8
 8002e08:	1a51      	subs	r1, r2, r1
 8002e0a:	63b9      	str	r1, [r7, #56]	; 0x38
 8002e0c:	4649      	mov	r1, r9
 8002e0e:	eb63 0301 	sbc.w	r3, r3, r1
 8002e12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e14:	f04f 0200 	mov.w	r2, #0
 8002e18:	f04f 0300 	mov.w	r3, #0
 8002e1c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002e20:	4649      	mov	r1, r9
 8002e22:	00cb      	lsls	r3, r1, #3
 8002e24:	4641      	mov	r1, r8
 8002e26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e2a:	4641      	mov	r1, r8
 8002e2c:	00ca      	lsls	r2, r1, #3
 8002e2e:	4610      	mov	r0, r2
 8002e30:	4619      	mov	r1, r3
 8002e32:	4603      	mov	r3, r0
 8002e34:	4622      	mov	r2, r4
 8002e36:	189b      	adds	r3, r3, r2
 8002e38:	633b      	str	r3, [r7, #48]	; 0x30
 8002e3a:	462b      	mov	r3, r5
 8002e3c:	460a      	mov	r2, r1
 8002e3e:	eb42 0303 	adc.w	r3, r2, r3
 8002e42:	637b      	str	r3, [r7, #52]	; 0x34
 8002e44:	f04f 0200 	mov.w	r2, #0
 8002e48:	f04f 0300 	mov.w	r3, #0
 8002e4c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002e50:	4629      	mov	r1, r5
 8002e52:	024b      	lsls	r3, r1, #9
 8002e54:	4621      	mov	r1, r4
 8002e56:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002e5a:	4621      	mov	r1, r4
 8002e5c:	024a      	lsls	r2, r1, #9
 8002e5e:	4610      	mov	r0, r2
 8002e60:	4619      	mov	r1, r3
 8002e62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e66:	2200      	movs	r2, #0
 8002e68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002e6c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002e70:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002e74:	f7fd feb8 	bl	8000be8 <__aeabi_uldivmod>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002e82:	e067      	b.n	8002f54 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e84:	4b75      	ldr	r3, [pc, #468]	; (800305c <HAL_RCC_GetSysClockFreq+0x354>)
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	099b      	lsrs	r3, r3, #6
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002e90:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002e94:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002e98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e9c:	67bb      	str	r3, [r7, #120]	; 0x78
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002ea2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8002ea6:	4622      	mov	r2, r4
 8002ea8:	462b      	mov	r3, r5
 8002eaa:	f04f 0000 	mov.w	r0, #0
 8002eae:	f04f 0100 	mov.w	r1, #0
 8002eb2:	0159      	lsls	r1, r3, #5
 8002eb4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002eb8:	0150      	lsls	r0, r2, #5
 8002eba:	4602      	mov	r2, r0
 8002ebc:	460b      	mov	r3, r1
 8002ebe:	4621      	mov	r1, r4
 8002ec0:	1a51      	subs	r1, r2, r1
 8002ec2:	62b9      	str	r1, [r7, #40]	; 0x28
 8002ec4:	4629      	mov	r1, r5
 8002ec6:	eb63 0301 	sbc.w	r3, r3, r1
 8002eca:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ecc:	f04f 0200 	mov.w	r2, #0
 8002ed0:	f04f 0300 	mov.w	r3, #0
 8002ed4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002ed8:	4649      	mov	r1, r9
 8002eda:	018b      	lsls	r3, r1, #6
 8002edc:	4641      	mov	r1, r8
 8002ede:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ee2:	4641      	mov	r1, r8
 8002ee4:	018a      	lsls	r2, r1, #6
 8002ee6:	4641      	mov	r1, r8
 8002ee8:	ebb2 0a01 	subs.w	sl, r2, r1
 8002eec:	4649      	mov	r1, r9
 8002eee:	eb63 0b01 	sbc.w	fp, r3, r1
 8002ef2:	f04f 0200 	mov.w	r2, #0
 8002ef6:	f04f 0300 	mov.w	r3, #0
 8002efa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002efe:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002f02:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f06:	4692      	mov	sl, r2
 8002f08:	469b      	mov	fp, r3
 8002f0a:	4623      	mov	r3, r4
 8002f0c:	eb1a 0303 	adds.w	r3, sl, r3
 8002f10:	623b      	str	r3, [r7, #32]
 8002f12:	462b      	mov	r3, r5
 8002f14:	eb4b 0303 	adc.w	r3, fp, r3
 8002f18:	627b      	str	r3, [r7, #36]	; 0x24
 8002f1a:	f04f 0200 	mov.w	r2, #0
 8002f1e:	f04f 0300 	mov.w	r3, #0
 8002f22:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002f26:	4629      	mov	r1, r5
 8002f28:	028b      	lsls	r3, r1, #10
 8002f2a:	4621      	mov	r1, r4
 8002f2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f30:	4621      	mov	r1, r4
 8002f32:	028a      	lsls	r2, r1, #10
 8002f34:	4610      	mov	r0, r2
 8002f36:	4619      	mov	r1, r3
 8002f38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	673b      	str	r3, [r7, #112]	; 0x70
 8002f40:	677a      	str	r2, [r7, #116]	; 0x74
 8002f42:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002f46:	f7fd fe4f 	bl	8000be8 <__aeabi_uldivmod>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	460b      	mov	r3, r1
 8002f4e:	4613      	mov	r3, r2
 8002f50:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002f54:	4b41      	ldr	r3, [pc, #260]	; (800305c <HAL_RCC_GetSysClockFreq+0x354>)
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	0c1b      	lsrs	r3, r3, #16
 8002f5a:	f003 0303 	and.w	r3, r3, #3
 8002f5e:	3301      	adds	r3, #1
 8002f60:	005b      	lsls	r3, r3, #1
 8002f62:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8002f66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002f6a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f72:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002f76:	e0eb      	b.n	8003150 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f78:	4b38      	ldr	r3, [pc, #224]	; (800305c <HAL_RCC_GetSysClockFreq+0x354>)
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f80:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f84:	4b35      	ldr	r3, [pc, #212]	; (800305c <HAL_RCC_GetSysClockFreq+0x354>)
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d06b      	beq.n	8003068 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f90:	4b32      	ldr	r3, [pc, #200]	; (800305c <HAL_RCC_GetSysClockFreq+0x354>)
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	099b      	lsrs	r3, r3, #6
 8002f96:	2200      	movs	r2, #0
 8002f98:	66bb      	str	r3, [r7, #104]	; 0x68
 8002f9a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002f9c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002f9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fa2:	663b      	str	r3, [r7, #96]	; 0x60
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	667b      	str	r3, [r7, #100]	; 0x64
 8002fa8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002fac:	4622      	mov	r2, r4
 8002fae:	462b      	mov	r3, r5
 8002fb0:	f04f 0000 	mov.w	r0, #0
 8002fb4:	f04f 0100 	mov.w	r1, #0
 8002fb8:	0159      	lsls	r1, r3, #5
 8002fba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fbe:	0150      	lsls	r0, r2, #5
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	460b      	mov	r3, r1
 8002fc4:	4621      	mov	r1, r4
 8002fc6:	1a51      	subs	r1, r2, r1
 8002fc8:	61b9      	str	r1, [r7, #24]
 8002fca:	4629      	mov	r1, r5
 8002fcc:	eb63 0301 	sbc.w	r3, r3, r1
 8002fd0:	61fb      	str	r3, [r7, #28]
 8002fd2:	f04f 0200 	mov.w	r2, #0
 8002fd6:	f04f 0300 	mov.w	r3, #0
 8002fda:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002fde:	4659      	mov	r1, fp
 8002fe0:	018b      	lsls	r3, r1, #6
 8002fe2:	4651      	mov	r1, sl
 8002fe4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002fe8:	4651      	mov	r1, sl
 8002fea:	018a      	lsls	r2, r1, #6
 8002fec:	4651      	mov	r1, sl
 8002fee:	ebb2 0801 	subs.w	r8, r2, r1
 8002ff2:	4659      	mov	r1, fp
 8002ff4:	eb63 0901 	sbc.w	r9, r3, r1
 8002ff8:	f04f 0200 	mov.w	r2, #0
 8002ffc:	f04f 0300 	mov.w	r3, #0
 8003000:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003004:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003008:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800300c:	4690      	mov	r8, r2
 800300e:	4699      	mov	r9, r3
 8003010:	4623      	mov	r3, r4
 8003012:	eb18 0303 	adds.w	r3, r8, r3
 8003016:	613b      	str	r3, [r7, #16]
 8003018:	462b      	mov	r3, r5
 800301a:	eb49 0303 	adc.w	r3, r9, r3
 800301e:	617b      	str	r3, [r7, #20]
 8003020:	f04f 0200 	mov.w	r2, #0
 8003024:	f04f 0300 	mov.w	r3, #0
 8003028:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800302c:	4629      	mov	r1, r5
 800302e:	024b      	lsls	r3, r1, #9
 8003030:	4621      	mov	r1, r4
 8003032:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003036:	4621      	mov	r1, r4
 8003038:	024a      	lsls	r2, r1, #9
 800303a:	4610      	mov	r0, r2
 800303c:	4619      	mov	r1, r3
 800303e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003042:	2200      	movs	r2, #0
 8003044:	65bb      	str	r3, [r7, #88]	; 0x58
 8003046:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003048:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800304c:	f7fd fdcc 	bl	8000be8 <__aeabi_uldivmod>
 8003050:	4602      	mov	r2, r0
 8003052:	460b      	mov	r3, r1
 8003054:	4613      	mov	r3, r2
 8003056:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800305a:	e065      	b.n	8003128 <HAL_RCC_GetSysClockFreq+0x420>
 800305c:	40023800 	.word	0x40023800
 8003060:	00f42400 	.word	0x00f42400
 8003064:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003068:	4b3d      	ldr	r3, [pc, #244]	; (8003160 <HAL_RCC_GetSysClockFreq+0x458>)
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	099b      	lsrs	r3, r3, #6
 800306e:	2200      	movs	r2, #0
 8003070:	4618      	mov	r0, r3
 8003072:	4611      	mov	r1, r2
 8003074:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003078:	653b      	str	r3, [r7, #80]	; 0x50
 800307a:	2300      	movs	r3, #0
 800307c:	657b      	str	r3, [r7, #84]	; 0x54
 800307e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003082:	4642      	mov	r2, r8
 8003084:	464b      	mov	r3, r9
 8003086:	f04f 0000 	mov.w	r0, #0
 800308a:	f04f 0100 	mov.w	r1, #0
 800308e:	0159      	lsls	r1, r3, #5
 8003090:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003094:	0150      	lsls	r0, r2, #5
 8003096:	4602      	mov	r2, r0
 8003098:	460b      	mov	r3, r1
 800309a:	4641      	mov	r1, r8
 800309c:	1a51      	subs	r1, r2, r1
 800309e:	60b9      	str	r1, [r7, #8]
 80030a0:	4649      	mov	r1, r9
 80030a2:	eb63 0301 	sbc.w	r3, r3, r1
 80030a6:	60fb      	str	r3, [r7, #12]
 80030a8:	f04f 0200 	mov.w	r2, #0
 80030ac:	f04f 0300 	mov.w	r3, #0
 80030b0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80030b4:	4659      	mov	r1, fp
 80030b6:	018b      	lsls	r3, r1, #6
 80030b8:	4651      	mov	r1, sl
 80030ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030be:	4651      	mov	r1, sl
 80030c0:	018a      	lsls	r2, r1, #6
 80030c2:	4651      	mov	r1, sl
 80030c4:	1a54      	subs	r4, r2, r1
 80030c6:	4659      	mov	r1, fp
 80030c8:	eb63 0501 	sbc.w	r5, r3, r1
 80030cc:	f04f 0200 	mov.w	r2, #0
 80030d0:	f04f 0300 	mov.w	r3, #0
 80030d4:	00eb      	lsls	r3, r5, #3
 80030d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030da:	00e2      	lsls	r2, r4, #3
 80030dc:	4614      	mov	r4, r2
 80030de:	461d      	mov	r5, r3
 80030e0:	4643      	mov	r3, r8
 80030e2:	18e3      	adds	r3, r4, r3
 80030e4:	603b      	str	r3, [r7, #0]
 80030e6:	464b      	mov	r3, r9
 80030e8:	eb45 0303 	adc.w	r3, r5, r3
 80030ec:	607b      	str	r3, [r7, #4]
 80030ee:	f04f 0200 	mov.w	r2, #0
 80030f2:	f04f 0300 	mov.w	r3, #0
 80030f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80030fa:	4629      	mov	r1, r5
 80030fc:	028b      	lsls	r3, r1, #10
 80030fe:	4621      	mov	r1, r4
 8003100:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003104:	4621      	mov	r1, r4
 8003106:	028a      	lsls	r2, r1, #10
 8003108:	4610      	mov	r0, r2
 800310a:	4619      	mov	r1, r3
 800310c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003110:	2200      	movs	r2, #0
 8003112:	64bb      	str	r3, [r7, #72]	; 0x48
 8003114:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003116:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800311a:	f7fd fd65 	bl	8000be8 <__aeabi_uldivmod>
 800311e:	4602      	mov	r2, r0
 8003120:	460b      	mov	r3, r1
 8003122:	4613      	mov	r3, r2
 8003124:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003128:	4b0d      	ldr	r3, [pc, #52]	; (8003160 <HAL_RCC_GetSysClockFreq+0x458>)
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	0f1b      	lsrs	r3, r3, #28
 800312e:	f003 0307 	and.w	r3, r3, #7
 8003132:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003136:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800313a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800313e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003142:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003146:	e003      	b.n	8003150 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003148:	4b06      	ldr	r3, [pc, #24]	; (8003164 <HAL_RCC_GetSysClockFreq+0x45c>)
 800314a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800314e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003150:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003154:	4618      	mov	r0, r3
 8003156:	37b8      	adds	r7, #184	; 0xb8
 8003158:	46bd      	mov	sp, r7
 800315a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800315e:	bf00      	nop
 8003160:	40023800 	.word	0x40023800
 8003164:	00f42400 	.word	0x00f42400

08003168 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b086      	sub	sp, #24
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d101      	bne.n	800317a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e28d      	b.n	8003696 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b00      	cmp	r3, #0
 8003184:	f000 8083 	beq.w	800328e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003188:	4b94      	ldr	r3, [pc, #592]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f003 030c 	and.w	r3, r3, #12
 8003190:	2b04      	cmp	r3, #4
 8003192:	d019      	beq.n	80031c8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003194:	4b91      	ldr	r3, [pc, #580]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800319c:	2b08      	cmp	r3, #8
 800319e:	d106      	bne.n	80031ae <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80031a0:	4b8e      	ldr	r3, [pc, #568]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031ac:	d00c      	beq.n	80031c8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031ae:	4b8b      	ldr	r3, [pc, #556]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80031b6:	2b0c      	cmp	r3, #12
 80031b8:	d112      	bne.n	80031e0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031ba:	4b88      	ldr	r3, [pc, #544]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031c6:	d10b      	bne.n	80031e0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031c8:	4b84      	ldr	r3, [pc, #528]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d05b      	beq.n	800328c <HAL_RCC_OscConfig+0x124>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d157      	bne.n	800328c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e25a      	b.n	8003696 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031e8:	d106      	bne.n	80031f8 <HAL_RCC_OscConfig+0x90>
 80031ea:	4b7c      	ldr	r3, [pc, #496]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a7b      	ldr	r2, [pc, #492]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 80031f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031f4:	6013      	str	r3, [r2, #0]
 80031f6:	e01d      	b.n	8003234 <HAL_RCC_OscConfig+0xcc>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003200:	d10c      	bne.n	800321c <HAL_RCC_OscConfig+0xb4>
 8003202:	4b76      	ldr	r3, [pc, #472]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a75      	ldr	r2, [pc, #468]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 8003208:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800320c:	6013      	str	r3, [r2, #0]
 800320e:	4b73      	ldr	r3, [pc, #460]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a72      	ldr	r2, [pc, #456]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 8003214:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003218:	6013      	str	r3, [r2, #0]
 800321a:	e00b      	b.n	8003234 <HAL_RCC_OscConfig+0xcc>
 800321c:	4b6f      	ldr	r3, [pc, #444]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a6e      	ldr	r2, [pc, #440]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 8003222:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003226:	6013      	str	r3, [r2, #0]
 8003228:	4b6c      	ldr	r3, [pc, #432]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a6b      	ldr	r2, [pc, #428]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 800322e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003232:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d013      	beq.n	8003264 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800323c:	f7fe fd6e 	bl	8001d1c <HAL_GetTick>
 8003240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003242:	e008      	b.n	8003256 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003244:	f7fe fd6a 	bl	8001d1c <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b64      	cmp	r3, #100	; 0x64
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e21f      	b.n	8003696 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003256:	4b61      	ldr	r3, [pc, #388]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d0f0      	beq.n	8003244 <HAL_RCC_OscConfig+0xdc>
 8003262:	e014      	b.n	800328e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003264:	f7fe fd5a 	bl	8001d1c <HAL_GetTick>
 8003268:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800326a:	e008      	b.n	800327e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800326c:	f7fe fd56 	bl	8001d1c <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b64      	cmp	r3, #100	; 0x64
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e20b      	b.n	8003696 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800327e:	4b57      	ldr	r3, [pc, #348]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1f0      	bne.n	800326c <HAL_RCC_OscConfig+0x104>
 800328a:	e000      	b.n	800328e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800328c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0302 	and.w	r3, r3, #2
 8003296:	2b00      	cmp	r3, #0
 8003298:	d06f      	beq.n	800337a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800329a:	4b50      	ldr	r3, [pc, #320]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f003 030c 	and.w	r3, r3, #12
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d017      	beq.n	80032d6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80032a6:	4b4d      	ldr	r3, [pc, #308]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80032ae:	2b08      	cmp	r3, #8
 80032b0:	d105      	bne.n	80032be <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80032b2:	4b4a      	ldr	r3, [pc, #296]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d00b      	beq.n	80032d6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032be:	4b47      	ldr	r3, [pc, #284]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80032c6:	2b0c      	cmp	r3, #12
 80032c8:	d11c      	bne.n	8003304 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032ca:	4b44      	ldr	r3, [pc, #272]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d116      	bne.n	8003304 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032d6:	4b41      	ldr	r3, [pc, #260]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0302 	and.w	r3, r3, #2
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d005      	beq.n	80032ee <HAL_RCC_OscConfig+0x186>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	68db      	ldr	r3, [r3, #12]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d001      	beq.n	80032ee <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e1d3      	b.n	8003696 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032ee:	4b3b      	ldr	r3, [pc, #236]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	691b      	ldr	r3, [r3, #16]
 80032fa:	00db      	lsls	r3, r3, #3
 80032fc:	4937      	ldr	r1, [pc, #220]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 80032fe:	4313      	orrs	r3, r2
 8003300:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003302:	e03a      	b.n	800337a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d020      	beq.n	800334e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800330c:	4b34      	ldr	r3, [pc, #208]	; (80033e0 <HAL_RCC_OscConfig+0x278>)
 800330e:	2201      	movs	r2, #1
 8003310:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003312:	f7fe fd03 	bl	8001d1c <HAL_GetTick>
 8003316:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003318:	e008      	b.n	800332c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800331a:	f7fe fcff 	bl	8001d1c <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d901      	bls.n	800332c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e1b4      	b.n	8003696 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800332c:	4b2b      	ldr	r3, [pc, #172]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0302 	and.w	r3, r3, #2
 8003334:	2b00      	cmp	r3, #0
 8003336:	d0f0      	beq.n	800331a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003338:	4b28      	ldr	r3, [pc, #160]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	00db      	lsls	r3, r3, #3
 8003346:	4925      	ldr	r1, [pc, #148]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 8003348:	4313      	orrs	r3, r2
 800334a:	600b      	str	r3, [r1, #0]
 800334c:	e015      	b.n	800337a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800334e:	4b24      	ldr	r3, [pc, #144]	; (80033e0 <HAL_RCC_OscConfig+0x278>)
 8003350:	2200      	movs	r2, #0
 8003352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003354:	f7fe fce2 	bl	8001d1c <HAL_GetTick>
 8003358:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800335a:	e008      	b.n	800336e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800335c:	f7fe fcde 	bl	8001d1c <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b02      	cmp	r3, #2
 8003368:	d901      	bls.n	800336e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	e193      	b.n	8003696 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800336e:	4b1b      	ldr	r3, [pc, #108]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0302 	and.w	r3, r3, #2
 8003376:	2b00      	cmp	r3, #0
 8003378:	d1f0      	bne.n	800335c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0308 	and.w	r3, r3, #8
 8003382:	2b00      	cmp	r3, #0
 8003384:	d036      	beq.n	80033f4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	695b      	ldr	r3, [r3, #20]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d016      	beq.n	80033bc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800338e:	4b15      	ldr	r3, [pc, #84]	; (80033e4 <HAL_RCC_OscConfig+0x27c>)
 8003390:	2201      	movs	r2, #1
 8003392:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003394:	f7fe fcc2 	bl	8001d1c <HAL_GetTick>
 8003398:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800339a:	e008      	b.n	80033ae <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800339c:	f7fe fcbe 	bl	8001d1c <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e173      	b.n	8003696 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033ae:	4b0b      	ldr	r3, [pc, #44]	; (80033dc <HAL_RCC_OscConfig+0x274>)
 80033b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033b2:	f003 0302 	and.w	r3, r3, #2
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d0f0      	beq.n	800339c <HAL_RCC_OscConfig+0x234>
 80033ba:	e01b      	b.n	80033f4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033bc:	4b09      	ldr	r3, [pc, #36]	; (80033e4 <HAL_RCC_OscConfig+0x27c>)
 80033be:	2200      	movs	r2, #0
 80033c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033c2:	f7fe fcab 	bl	8001d1c <HAL_GetTick>
 80033c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033c8:	e00e      	b.n	80033e8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033ca:	f7fe fca7 	bl	8001d1c <HAL_GetTick>
 80033ce:	4602      	mov	r2, r0
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	1ad3      	subs	r3, r2, r3
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d907      	bls.n	80033e8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80033d8:	2303      	movs	r3, #3
 80033da:	e15c      	b.n	8003696 <HAL_RCC_OscConfig+0x52e>
 80033dc:	40023800 	.word	0x40023800
 80033e0:	42470000 	.word	0x42470000
 80033e4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033e8:	4b8a      	ldr	r3, [pc, #552]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 80033ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033ec:	f003 0302 	and.w	r3, r3, #2
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d1ea      	bne.n	80033ca <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0304 	and.w	r3, r3, #4
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	f000 8097 	beq.w	8003530 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003402:	2300      	movs	r3, #0
 8003404:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003406:	4b83      	ldr	r3, [pc, #524]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 8003408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d10f      	bne.n	8003432 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003412:	2300      	movs	r3, #0
 8003414:	60bb      	str	r3, [r7, #8]
 8003416:	4b7f      	ldr	r3, [pc, #508]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 8003418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341a:	4a7e      	ldr	r2, [pc, #504]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 800341c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003420:	6413      	str	r3, [r2, #64]	; 0x40
 8003422:	4b7c      	ldr	r3, [pc, #496]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 8003424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003426:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800342a:	60bb      	str	r3, [r7, #8]
 800342c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800342e:	2301      	movs	r3, #1
 8003430:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003432:	4b79      	ldr	r3, [pc, #484]	; (8003618 <HAL_RCC_OscConfig+0x4b0>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800343a:	2b00      	cmp	r3, #0
 800343c:	d118      	bne.n	8003470 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800343e:	4b76      	ldr	r3, [pc, #472]	; (8003618 <HAL_RCC_OscConfig+0x4b0>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a75      	ldr	r2, [pc, #468]	; (8003618 <HAL_RCC_OscConfig+0x4b0>)
 8003444:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003448:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800344a:	f7fe fc67 	bl	8001d1c <HAL_GetTick>
 800344e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003450:	e008      	b.n	8003464 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003452:	f7fe fc63 	bl	8001d1c <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	2b02      	cmp	r3, #2
 800345e:	d901      	bls.n	8003464 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e118      	b.n	8003696 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003464:	4b6c      	ldr	r3, [pc, #432]	; (8003618 <HAL_RCC_OscConfig+0x4b0>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800346c:	2b00      	cmp	r3, #0
 800346e:	d0f0      	beq.n	8003452 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	2b01      	cmp	r3, #1
 8003476:	d106      	bne.n	8003486 <HAL_RCC_OscConfig+0x31e>
 8003478:	4b66      	ldr	r3, [pc, #408]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 800347a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800347c:	4a65      	ldr	r2, [pc, #404]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 800347e:	f043 0301 	orr.w	r3, r3, #1
 8003482:	6713      	str	r3, [r2, #112]	; 0x70
 8003484:	e01c      	b.n	80034c0 <HAL_RCC_OscConfig+0x358>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	2b05      	cmp	r3, #5
 800348c:	d10c      	bne.n	80034a8 <HAL_RCC_OscConfig+0x340>
 800348e:	4b61      	ldr	r3, [pc, #388]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 8003490:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003492:	4a60      	ldr	r2, [pc, #384]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 8003494:	f043 0304 	orr.w	r3, r3, #4
 8003498:	6713      	str	r3, [r2, #112]	; 0x70
 800349a:	4b5e      	ldr	r3, [pc, #376]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 800349c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800349e:	4a5d      	ldr	r2, [pc, #372]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 80034a0:	f043 0301 	orr.w	r3, r3, #1
 80034a4:	6713      	str	r3, [r2, #112]	; 0x70
 80034a6:	e00b      	b.n	80034c0 <HAL_RCC_OscConfig+0x358>
 80034a8:	4b5a      	ldr	r3, [pc, #360]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 80034aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ac:	4a59      	ldr	r2, [pc, #356]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 80034ae:	f023 0301 	bic.w	r3, r3, #1
 80034b2:	6713      	str	r3, [r2, #112]	; 0x70
 80034b4:	4b57      	ldr	r3, [pc, #348]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 80034b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034b8:	4a56      	ldr	r2, [pc, #344]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 80034ba:	f023 0304 	bic.w	r3, r3, #4
 80034be:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d015      	beq.n	80034f4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c8:	f7fe fc28 	bl	8001d1c <HAL_GetTick>
 80034cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034ce:	e00a      	b.n	80034e6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034d0:	f7fe fc24 	bl	8001d1c <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	f241 3288 	movw	r2, #5000	; 0x1388
 80034de:	4293      	cmp	r3, r2
 80034e0:	d901      	bls.n	80034e6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e0d7      	b.n	8003696 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034e6:	4b4b      	ldr	r3, [pc, #300]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 80034e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ea:	f003 0302 	and.w	r3, r3, #2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d0ee      	beq.n	80034d0 <HAL_RCC_OscConfig+0x368>
 80034f2:	e014      	b.n	800351e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034f4:	f7fe fc12 	bl	8001d1c <HAL_GetTick>
 80034f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034fa:	e00a      	b.n	8003512 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034fc:	f7fe fc0e 	bl	8001d1c <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	f241 3288 	movw	r2, #5000	; 0x1388
 800350a:	4293      	cmp	r3, r2
 800350c:	d901      	bls.n	8003512 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e0c1      	b.n	8003696 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003512:	4b40      	ldr	r3, [pc, #256]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 8003514:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003516:	f003 0302 	and.w	r3, r3, #2
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1ee      	bne.n	80034fc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800351e:	7dfb      	ldrb	r3, [r7, #23]
 8003520:	2b01      	cmp	r3, #1
 8003522:	d105      	bne.n	8003530 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003524:	4b3b      	ldr	r3, [pc, #236]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 8003526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003528:	4a3a      	ldr	r2, [pc, #232]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 800352a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800352e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	699b      	ldr	r3, [r3, #24]
 8003534:	2b00      	cmp	r3, #0
 8003536:	f000 80ad 	beq.w	8003694 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800353a:	4b36      	ldr	r3, [pc, #216]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	f003 030c 	and.w	r3, r3, #12
 8003542:	2b08      	cmp	r3, #8
 8003544:	d060      	beq.n	8003608 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	699b      	ldr	r3, [r3, #24]
 800354a:	2b02      	cmp	r3, #2
 800354c:	d145      	bne.n	80035da <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800354e:	4b33      	ldr	r3, [pc, #204]	; (800361c <HAL_RCC_OscConfig+0x4b4>)
 8003550:	2200      	movs	r2, #0
 8003552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003554:	f7fe fbe2 	bl	8001d1c <HAL_GetTick>
 8003558:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800355a:	e008      	b.n	800356e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800355c:	f7fe fbde 	bl	8001d1c <HAL_GetTick>
 8003560:	4602      	mov	r2, r0
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	2b02      	cmp	r3, #2
 8003568:	d901      	bls.n	800356e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e093      	b.n	8003696 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800356e:	4b29      	ldr	r3, [pc, #164]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d1f0      	bne.n	800355c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	69da      	ldr	r2, [r3, #28]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6a1b      	ldr	r3, [r3, #32]
 8003582:	431a      	orrs	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003588:	019b      	lsls	r3, r3, #6
 800358a:	431a      	orrs	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003590:	085b      	lsrs	r3, r3, #1
 8003592:	3b01      	subs	r3, #1
 8003594:	041b      	lsls	r3, r3, #16
 8003596:	431a      	orrs	r2, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800359c:	061b      	lsls	r3, r3, #24
 800359e:	431a      	orrs	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a4:	071b      	lsls	r3, r3, #28
 80035a6:	491b      	ldr	r1, [pc, #108]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035ac:	4b1b      	ldr	r3, [pc, #108]	; (800361c <HAL_RCC_OscConfig+0x4b4>)
 80035ae:	2201      	movs	r2, #1
 80035b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b2:	f7fe fbb3 	bl	8001d1c <HAL_GetTick>
 80035b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035b8:	e008      	b.n	80035cc <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035ba:	f7fe fbaf 	bl	8001d1c <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	d901      	bls.n	80035cc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e064      	b.n	8003696 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035cc:	4b11      	ldr	r3, [pc, #68]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d0f0      	beq.n	80035ba <HAL_RCC_OscConfig+0x452>
 80035d8:	e05c      	b.n	8003694 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035da:	4b10      	ldr	r3, [pc, #64]	; (800361c <HAL_RCC_OscConfig+0x4b4>)
 80035dc:	2200      	movs	r2, #0
 80035de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035e0:	f7fe fb9c 	bl	8001d1c <HAL_GetTick>
 80035e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035e6:	e008      	b.n	80035fa <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035e8:	f7fe fb98 	bl	8001d1c <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e04d      	b.n	8003696 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035fa:	4b06      	ldr	r3, [pc, #24]	; (8003614 <HAL_RCC_OscConfig+0x4ac>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d1f0      	bne.n	80035e8 <HAL_RCC_OscConfig+0x480>
 8003606:	e045      	b.n	8003694 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	699b      	ldr	r3, [r3, #24]
 800360c:	2b01      	cmp	r3, #1
 800360e:	d107      	bne.n	8003620 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e040      	b.n	8003696 <HAL_RCC_OscConfig+0x52e>
 8003614:	40023800 	.word	0x40023800
 8003618:	40007000 	.word	0x40007000
 800361c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003620:	4b1f      	ldr	r3, [pc, #124]	; (80036a0 <HAL_RCC_OscConfig+0x538>)
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	2b01      	cmp	r3, #1
 800362c:	d030      	beq.n	8003690 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003638:	429a      	cmp	r2, r3
 800363a:	d129      	bne.n	8003690 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003646:	429a      	cmp	r2, r3
 8003648:	d122      	bne.n	8003690 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800364a:	68fa      	ldr	r2, [r7, #12]
 800364c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003650:	4013      	ands	r3, r2
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003656:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003658:	4293      	cmp	r3, r2
 800365a:	d119      	bne.n	8003690 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003666:	085b      	lsrs	r3, r3, #1
 8003668:	3b01      	subs	r3, #1
 800366a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800366c:	429a      	cmp	r2, r3
 800366e:	d10f      	bne.n	8003690 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800367a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800367c:	429a      	cmp	r2, r3
 800367e:	d107      	bne.n	8003690 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800368a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800368c:	429a      	cmp	r2, r3
 800368e:	d001      	beq.n	8003694 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e000      	b.n	8003696 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3718      	adds	r7, #24
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	40023800 	.word	0x40023800

080036a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e041      	b.n	800373a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d106      	bne.n	80036d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f7fe f9b0 	bl	8001a30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2202      	movs	r2, #2
 80036d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	3304      	adds	r3, #4
 80036e0:	4619      	mov	r1, r3
 80036e2:	4610      	mov	r0, r2
 80036e4:	f000 fdf6 	bl	80042d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2201      	movs	r2, #1
 8003704:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	3708      	adds	r7, #8
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
	...

08003744 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003744:	b480      	push	{r7}
 8003746:	b085      	sub	sp, #20
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003752:	b2db      	uxtb	r3, r3
 8003754:	2b01      	cmp	r3, #1
 8003756:	d001      	beq.n	800375c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e04e      	b.n	80037fa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2202      	movs	r2, #2
 8003760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	68da      	ldr	r2, [r3, #12]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f042 0201 	orr.w	r2, r2, #1
 8003772:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a23      	ldr	r2, [pc, #140]	; (8003808 <HAL_TIM_Base_Start_IT+0xc4>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d022      	beq.n	80037c4 <HAL_TIM_Base_Start_IT+0x80>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003786:	d01d      	beq.n	80037c4 <HAL_TIM_Base_Start_IT+0x80>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a1f      	ldr	r2, [pc, #124]	; (800380c <HAL_TIM_Base_Start_IT+0xc8>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d018      	beq.n	80037c4 <HAL_TIM_Base_Start_IT+0x80>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a1e      	ldr	r2, [pc, #120]	; (8003810 <HAL_TIM_Base_Start_IT+0xcc>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d013      	beq.n	80037c4 <HAL_TIM_Base_Start_IT+0x80>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a1c      	ldr	r2, [pc, #112]	; (8003814 <HAL_TIM_Base_Start_IT+0xd0>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d00e      	beq.n	80037c4 <HAL_TIM_Base_Start_IT+0x80>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a1b      	ldr	r2, [pc, #108]	; (8003818 <HAL_TIM_Base_Start_IT+0xd4>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d009      	beq.n	80037c4 <HAL_TIM_Base_Start_IT+0x80>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a19      	ldr	r2, [pc, #100]	; (800381c <HAL_TIM_Base_Start_IT+0xd8>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d004      	beq.n	80037c4 <HAL_TIM_Base_Start_IT+0x80>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a18      	ldr	r2, [pc, #96]	; (8003820 <HAL_TIM_Base_Start_IT+0xdc>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d111      	bne.n	80037e8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	f003 0307 	and.w	r3, r3, #7
 80037ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2b06      	cmp	r3, #6
 80037d4:	d010      	beq.n	80037f8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f042 0201 	orr.w	r2, r2, #1
 80037e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037e6:	e007      	b.n	80037f8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f042 0201 	orr.w	r2, r2, #1
 80037f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3714      	adds	r7, #20
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	40010000 	.word	0x40010000
 800380c:	40000400 	.word	0x40000400
 8003810:	40000800 	.word	0x40000800
 8003814:	40000c00 	.word	0x40000c00
 8003818:	40010400 	.word	0x40010400
 800381c:	40014000 	.word	0x40014000
 8003820:	40001800 	.word	0x40001800

08003824 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b082      	sub	sp, #8
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d101      	bne.n	8003836 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e041      	b.n	80038ba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800383c:	b2db      	uxtb	r3, r3
 800383e:	2b00      	cmp	r3, #0
 8003840:	d106      	bne.n	8003850 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2200      	movs	r2, #0
 8003846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f7fe f878 	bl	8001940 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2202      	movs	r2, #2
 8003854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	3304      	adds	r3, #4
 8003860:	4619      	mov	r1, r3
 8003862:	4610      	mov	r0, r2
 8003864:	f000 fd36 	bl	80042d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2201      	movs	r2, #1
 80038a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2201      	movs	r2, #1
 80038ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2201      	movs	r2, #1
 80038b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3708      	adds	r7, #8
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
	...

080038c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d109      	bne.n	80038e8 <HAL_TIM_PWM_Start+0x24>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	2b01      	cmp	r3, #1
 80038de:	bf14      	ite	ne
 80038e0:	2301      	movne	r3, #1
 80038e2:	2300      	moveq	r3, #0
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	e022      	b.n	800392e <HAL_TIM_PWM_Start+0x6a>
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	2b04      	cmp	r3, #4
 80038ec:	d109      	bne.n	8003902 <HAL_TIM_PWM_Start+0x3e>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	bf14      	ite	ne
 80038fa:	2301      	movne	r3, #1
 80038fc:	2300      	moveq	r3, #0
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	e015      	b.n	800392e <HAL_TIM_PWM_Start+0x6a>
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	2b08      	cmp	r3, #8
 8003906:	d109      	bne.n	800391c <HAL_TIM_PWM_Start+0x58>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800390e:	b2db      	uxtb	r3, r3
 8003910:	2b01      	cmp	r3, #1
 8003912:	bf14      	ite	ne
 8003914:	2301      	movne	r3, #1
 8003916:	2300      	moveq	r3, #0
 8003918:	b2db      	uxtb	r3, r3
 800391a:	e008      	b.n	800392e <HAL_TIM_PWM_Start+0x6a>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003922:	b2db      	uxtb	r3, r3
 8003924:	2b01      	cmp	r3, #1
 8003926:	bf14      	ite	ne
 8003928:	2301      	movne	r3, #1
 800392a:	2300      	moveq	r3, #0
 800392c:	b2db      	uxtb	r3, r3
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e07c      	b.n	8003a30 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d104      	bne.n	8003946 <HAL_TIM_PWM_Start+0x82>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2202      	movs	r2, #2
 8003940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003944:	e013      	b.n	800396e <HAL_TIM_PWM_Start+0xaa>
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	2b04      	cmp	r3, #4
 800394a:	d104      	bne.n	8003956 <HAL_TIM_PWM_Start+0x92>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2202      	movs	r2, #2
 8003950:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003954:	e00b      	b.n	800396e <HAL_TIM_PWM_Start+0xaa>
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	2b08      	cmp	r3, #8
 800395a:	d104      	bne.n	8003966 <HAL_TIM_PWM_Start+0xa2>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2202      	movs	r2, #2
 8003960:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003964:	e003      	b.n	800396e <HAL_TIM_PWM_Start+0xaa>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2202      	movs	r2, #2
 800396a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	2201      	movs	r2, #1
 8003974:	6839      	ldr	r1, [r7, #0]
 8003976:	4618      	mov	r0, r3
 8003978:	f001 f826 	bl	80049c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a2d      	ldr	r2, [pc, #180]	; (8003a38 <HAL_TIM_PWM_Start+0x174>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d004      	beq.n	8003990 <HAL_TIM_PWM_Start+0xcc>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a2c      	ldr	r2, [pc, #176]	; (8003a3c <HAL_TIM_PWM_Start+0x178>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d101      	bne.n	8003994 <HAL_TIM_PWM_Start+0xd0>
 8003990:	2301      	movs	r3, #1
 8003992:	e000      	b.n	8003996 <HAL_TIM_PWM_Start+0xd2>
 8003994:	2300      	movs	r3, #0
 8003996:	2b00      	cmp	r3, #0
 8003998:	d007      	beq.n	80039aa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039a8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a22      	ldr	r2, [pc, #136]	; (8003a38 <HAL_TIM_PWM_Start+0x174>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d022      	beq.n	80039fa <HAL_TIM_PWM_Start+0x136>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039bc:	d01d      	beq.n	80039fa <HAL_TIM_PWM_Start+0x136>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a1f      	ldr	r2, [pc, #124]	; (8003a40 <HAL_TIM_PWM_Start+0x17c>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d018      	beq.n	80039fa <HAL_TIM_PWM_Start+0x136>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a1d      	ldr	r2, [pc, #116]	; (8003a44 <HAL_TIM_PWM_Start+0x180>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d013      	beq.n	80039fa <HAL_TIM_PWM_Start+0x136>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a1c      	ldr	r2, [pc, #112]	; (8003a48 <HAL_TIM_PWM_Start+0x184>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d00e      	beq.n	80039fa <HAL_TIM_PWM_Start+0x136>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a16      	ldr	r2, [pc, #88]	; (8003a3c <HAL_TIM_PWM_Start+0x178>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d009      	beq.n	80039fa <HAL_TIM_PWM_Start+0x136>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a18      	ldr	r2, [pc, #96]	; (8003a4c <HAL_TIM_PWM_Start+0x188>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d004      	beq.n	80039fa <HAL_TIM_PWM_Start+0x136>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a16      	ldr	r2, [pc, #88]	; (8003a50 <HAL_TIM_PWM_Start+0x18c>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d111      	bne.n	8003a1e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	f003 0307 	and.w	r3, r3, #7
 8003a04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2b06      	cmp	r3, #6
 8003a0a:	d010      	beq.n	8003a2e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f042 0201 	orr.w	r2, r2, #1
 8003a1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a1c:	e007      	b.n	8003a2e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f042 0201 	orr.w	r2, r2, #1
 8003a2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3710      	adds	r7, #16
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	40010000 	.word	0x40010000
 8003a3c:	40010400 	.word	0x40010400
 8003a40:	40000400 	.word	0x40000400
 8003a44:	40000800 	.word	0x40000800
 8003a48:	40000c00 	.word	0x40000c00
 8003a4c:	40014000 	.word	0x40014000
 8003a50:	40001800 	.word	0x40001800

08003a54 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b082      	sub	sp, #8
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d101      	bne.n	8003a66 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e041      	b.n	8003aea <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d106      	bne.n	8003a80 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f7fd ff88 	bl	8001990 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2202      	movs	r2, #2
 8003a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	3304      	adds	r3, #4
 8003a90:	4619      	mov	r1, r3
 8003a92:	4610      	mov	r0, r2
 8003a94:	f000 fc1e 	bl	80042d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
	...

08003af4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003afe:	2300      	movs	r3, #0
 8003b00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d104      	bne.n	8003b12 <HAL_TIM_IC_Start_IT+0x1e>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	e013      	b.n	8003b3a <HAL_TIM_IC_Start_IT+0x46>
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	2b04      	cmp	r3, #4
 8003b16:	d104      	bne.n	8003b22 <HAL_TIM_IC_Start_IT+0x2e>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	e00b      	b.n	8003b3a <HAL_TIM_IC_Start_IT+0x46>
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	2b08      	cmp	r3, #8
 8003b26:	d104      	bne.n	8003b32 <HAL_TIM_IC_Start_IT+0x3e>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	e003      	b.n	8003b3a <HAL_TIM_IC_Start_IT+0x46>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d104      	bne.n	8003b4c <HAL_TIM_IC_Start_IT+0x58>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	e013      	b.n	8003b74 <HAL_TIM_IC_Start_IT+0x80>
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	2b04      	cmp	r3, #4
 8003b50:	d104      	bne.n	8003b5c <HAL_TIM_IC_Start_IT+0x68>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	e00b      	b.n	8003b74 <HAL_TIM_IC_Start_IT+0x80>
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	2b08      	cmp	r3, #8
 8003b60:	d104      	bne.n	8003b6c <HAL_TIM_IC_Start_IT+0x78>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	e003      	b.n	8003b74 <HAL_TIM_IC_Start_IT+0x80>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b76:	7bbb      	ldrb	r3, [r7, #14]
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d102      	bne.n	8003b82 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003b7c:	7b7b      	ldrb	r3, [r7, #13]
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d001      	beq.n	8003b86 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e0cc      	b.n	8003d20 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d104      	bne.n	8003b96 <HAL_TIM_IC_Start_IT+0xa2>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2202      	movs	r2, #2
 8003b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b94:	e013      	b.n	8003bbe <HAL_TIM_IC_Start_IT+0xca>
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	2b04      	cmp	r3, #4
 8003b9a:	d104      	bne.n	8003ba6 <HAL_TIM_IC_Start_IT+0xb2>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2202      	movs	r2, #2
 8003ba0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ba4:	e00b      	b.n	8003bbe <HAL_TIM_IC_Start_IT+0xca>
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	2b08      	cmp	r3, #8
 8003baa:	d104      	bne.n	8003bb6 <HAL_TIM_IC_Start_IT+0xc2>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2202      	movs	r2, #2
 8003bb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bb4:	e003      	b.n	8003bbe <HAL_TIM_IC_Start_IT+0xca>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2202      	movs	r2, #2
 8003bba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d104      	bne.n	8003bce <HAL_TIM_IC_Start_IT+0xda>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2202      	movs	r2, #2
 8003bc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bcc:	e013      	b.n	8003bf6 <HAL_TIM_IC_Start_IT+0x102>
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	2b04      	cmp	r3, #4
 8003bd2:	d104      	bne.n	8003bde <HAL_TIM_IC_Start_IT+0xea>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2202      	movs	r2, #2
 8003bd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003bdc:	e00b      	b.n	8003bf6 <HAL_TIM_IC_Start_IT+0x102>
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	2b08      	cmp	r3, #8
 8003be2:	d104      	bne.n	8003bee <HAL_TIM_IC_Start_IT+0xfa>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2202      	movs	r2, #2
 8003be8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bec:	e003      	b.n	8003bf6 <HAL_TIM_IC_Start_IT+0x102>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2202      	movs	r2, #2
 8003bf2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	2b0c      	cmp	r3, #12
 8003bfa:	d841      	bhi.n	8003c80 <HAL_TIM_IC_Start_IT+0x18c>
 8003bfc:	a201      	add	r2, pc, #4	; (adr r2, 8003c04 <HAL_TIM_IC_Start_IT+0x110>)
 8003bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c02:	bf00      	nop
 8003c04:	08003c39 	.word	0x08003c39
 8003c08:	08003c81 	.word	0x08003c81
 8003c0c:	08003c81 	.word	0x08003c81
 8003c10:	08003c81 	.word	0x08003c81
 8003c14:	08003c4b 	.word	0x08003c4b
 8003c18:	08003c81 	.word	0x08003c81
 8003c1c:	08003c81 	.word	0x08003c81
 8003c20:	08003c81 	.word	0x08003c81
 8003c24:	08003c5d 	.word	0x08003c5d
 8003c28:	08003c81 	.word	0x08003c81
 8003c2c:	08003c81 	.word	0x08003c81
 8003c30:	08003c81 	.word	0x08003c81
 8003c34:	08003c6f 	.word	0x08003c6f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	68da      	ldr	r2, [r3, #12]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f042 0202 	orr.w	r2, r2, #2
 8003c46:	60da      	str	r2, [r3, #12]
      break;
 8003c48:	e01d      	b.n	8003c86 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68da      	ldr	r2, [r3, #12]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f042 0204 	orr.w	r2, r2, #4
 8003c58:	60da      	str	r2, [r3, #12]
      break;
 8003c5a:	e014      	b.n	8003c86 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68da      	ldr	r2, [r3, #12]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f042 0208 	orr.w	r2, r2, #8
 8003c6a:	60da      	str	r2, [r3, #12]
      break;
 8003c6c:	e00b      	b.n	8003c86 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68da      	ldr	r2, [r3, #12]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f042 0210 	orr.w	r2, r2, #16
 8003c7c:	60da      	str	r2, [r3, #12]
      break;
 8003c7e:	e002      	b.n	8003c86 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	73fb      	strb	r3, [r7, #15]
      break;
 8003c84:	bf00      	nop
  }

  if (status == HAL_OK)
 8003c86:	7bfb      	ldrb	r3, [r7, #15]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d148      	bne.n	8003d1e <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2201      	movs	r2, #1
 8003c92:	6839      	ldr	r1, [r7, #0]
 8003c94:	4618      	mov	r0, r3
 8003c96:	f000 fe97 	bl	80049c8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a22      	ldr	r2, [pc, #136]	; (8003d28 <HAL_TIM_IC_Start_IT+0x234>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d022      	beq.n	8003cea <HAL_TIM_IC_Start_IT+0x1f6>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cac:	d01d      	beq.n	8003cea <HAL_TIM_IC_Start_IT+0x1f6>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a1e      	ldr	r2, [pc, #120]	; (8003d2c <HAL_TIM_IC_Start_IT+0x238>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d018      	beq.n	8003cea <HAL_TIM_IC_Start_IT+0x1f6>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a1c      	ldr	r2, [pc, #112]	; (8003d30 <HAL_TIM_IC_Start_IT+0x23c>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d013      	beq.n	8003cea <HAL_TIM_IC_Start_IT+0x1f6>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a1b      	ldr	r2, [pc, #108]	; (8003d34 <HAL_TIM_IC_Start_IT+0x240>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d00e      	beq.n	8003cea <HAL_TIM_IC_Start_IT+0x1f6>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a19      	ldr	r2, [pc, #100]	; (8003d38 <HAL_TIM_IC_Start_IT+0x244>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d009      	beq.n	8003cea <HAL_TIM_IC_Start_IT+0x1f6>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a18      	ldr	r2, [pc, #96]	; (8003d3c <HAL_TIM_IC_Start_IT+0x248>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d004      	beq.n	8003cea <HAL_TIM_IC_Start_IT+0x1f6>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a16      	ldr	r2, [pc, #88]	; (8003d40 <HAL_TIM_IC_Start_IT+0x24c>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d111      	bne.n	8003d0e <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	f003 0307 	and.w	r3, r3, #7
 8003cf4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	2b06      	cmp	r3, #6
 8003cfa:	d010      	beq.n	8003d1e <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f042 0201 	orr.w	r2, r2, #1
 8003d0a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d0c:	e007      	b.n	8003d1e <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f042 0201 	orr.w	r2, r2, #1
 8003d1c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3710      	adds	r7, #16
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	40010000 	.word	0x40010000
 8003d2c:	40000400 	.word	0x40000400
 8003d30:	40000800 	.word	0x40000800
 8003d34:	40000c00 	.word	0x40000c00
 8003d38:	40010400 	.word	0x40010400
 8003d3c:	40014000 	.word	0x40014000
 8003d40:	40001800 	.word	0x40001800

08003d44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	691b      	ldr	r3, [r3, #16]
 8003d52:	f003 0302 	and.w	r3, r3, #2
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d122      	bne.n	8003da0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	f003 0302 	and.w	r3, r3, #2
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d11b      	bne.n	8003da0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f06f 0202 	mvn.w	r2, #2
 8003d70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2201      	movs	r2, #1
 8003d76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	699b      	ldr	r3, [r3, #24]
 8003d7e:	f003 0303 	and.w	r3, r3, #3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d003      	beq.n	8003d8e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f7fd fa4c 	bl	8001224 <HAL_TIM_IC_CaptureCallback>
 8003d8c:	e005      	b.n	8003d9a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f000 fa82 	bl	8004298 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f000 fa89 	bl	80042ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	691b      	ldr	r3, [r3, #16]
 8003da6:	f003 0304 	and.w	r3, r3, #4
 8003daa:	2b04      	cmp	r3, #4
 8003dac:	d122      	bne.n	8003df4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	f003 0304 	and.w	r3, r3, #4
 8003db8:	2b04      	cmp	r3, #4
 8003dba:	d11b      	bne.n	8003df4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f06f 0204 	mvn.w	r2, #4
 8003dc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2202      	movs	r2, #2
 8003dca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d003      	beq.n	8003de2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f7fd fa22 	bl	8001224 <HAL_TIM_IC_CaptureCallback>
 8003de0:	e005      	b.n	8003dee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f000 fa58 	bl	8004298 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f000 fa5f 	bl	80042ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2200      	movs	r2, #0
 8003df2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	f003 0308 	and.w	r3, r3, #8
 8003dfe:	2b08      	cmp	r3, #8
 8003e00:	d122      	bne.n	8003e48 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	f003 0308 	and.w	r3, r3, #8
 8003e0c:	2b08      	cmp	r3, #8
 8003e0e:	d11b      	bne.n	8003e48 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f06f 0208 	mvn.w	r2, #8
 8003e18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2204      	movs	r2, #4
 8003e1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	69db      	ldr	r3, [r3, #28]
 8003e26:	f003 0303 	and.w	r3, r3, #3
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d003      	beq.n	8003e36 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f7fd f9f8 	bl	8001224 <HAL_TIM_IC_CaptureCallback>
 8003e34:	e005      	b.n	8003e42 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f000 fa2e 	bl	8004298 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f000 fa35 	bl	80042ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	f003 0310 	and.w	r3, r3, #16
 8003e52:	2b10      	cmp	r3, #16
 8003e54:	d122      	bne.n	8003e9c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	f003 0310 	and.w	r3, r3, #16
 8003e60:	2b10      	cmp	r3, #16
 8003e62:	d11b      	bne.n	8003e9c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f06f 0210 	mvn.w	r2, #16
 8003e6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2208      	movs	r2, #8
 8003e72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	69db      	ldr	r3, [r3, #28]
 8003e7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d003      	beq.n	8003e8a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f7fd f9ce 	bl	8001224 <HAL_TIM_IC_CaptureCallback>
 8003e88:	e005      	b.n	8003e96 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f000 fa04 	bl	8004298 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f000 fa0b 	bl	80042ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	691b      	ldr	r3, [r3, #16]
 8003ea2:	f003 0301 	and.w	r3, r3, #1
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d10e      	bne.n	8003ec8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	f003 0301 	and.w	r3, r3, #1
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d107      	bne.n	8003ec8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f06f 0201 	mvn.w	r2, #1
 8003ec0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f7fd f9c4 	bl	8001250 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	691b      	ldr	r3, [r3, #16]
 8003ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ed2:	2b80      	cmp	r3, #128	; 0x80
 8003ed4:	d10e      	bne.n	8003ef4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ee0:	2b80      	cmp	r3, #128	; 0x80
 8003ee2:	d107      	bne.n	8003ef4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003eec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 fe68 	bl	8004bc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	691b      	ldr	r3, [r3, #16]
 8003efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003efe:	2b40      	cmp	r3, #64	; 0x40
 8003f00:	d10e      	bne.n	8003f20 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f0c:	2b40      	cmp	r3, #64	; 0x40
 8003f0e:	d107      	bne.n	8003f20 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003f18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f000 f9d0 	bl	80042c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	f003 0320 	and.w	r3, r3, #32
 8003f2a:	2b20      	cmp	r3, #32
 8003f2c:	d10e      	bne.n	8003f4c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	f003 0320 	and.w	r3, r3, #32
 8003f38:	2b20      	cmp	r3, #32
 8003f3a:	d107      	bne.n	8003f4c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f06f 0220 	mvn.w	r2, #32
 8003f44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f000 fe32 	bl	8004bb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f4c:	bf00      	nop
 8003f4e:	3708      	adds	r7, #8
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f60:	2300      	movs	r3, #0
 8003f62:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d101      	bne.n	8003f72 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003f6e:	2302      	movs	r3, #2
 8003f70:	e088      	b.n	8004084 <HAL_TIM_IC_ConfigChannel+0x130>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d11b      	bne.n	8003fb8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6818      	ldr	r0, [r3, #0]
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	6819      	ldr	r1, [r3, #0]
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	685a      	ldr	r2, [r3, #4]
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	f000 fbf0 	bl	8004774 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	699a      	ldr	r2, [r3, #24]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f022 020c 	bic.w	r2, r2, #12
 8003fa2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	6999      	ldr	r1, [r3, #24]
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	689a      	ldr	r2, [r3, #8]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	430a      	orrs	r2, r1
 8003fb4:	619a      	str	r2, [r3, #24]
 8003fb6:	e060      	b.n	800407a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	d11c      	bne.n	8003ff8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	6818      	ldr	r0, [r3, #0]
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	6819      	ldr	r1, [r3, #0]
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	685a      	ldr	r2, [r3, #4]
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	f000 fc45 	bl	800485c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	699a      	ldr	r2, [r3, #24]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003fe0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	6999      	ldr	r1, [r3, #24]
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	021a      	lsls	r2, r3, #8
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	430a      	orrs	r2, r1
 8003ff4:	619a      	str	r2, [r3, #24]
 8003ff6:	e040      	b.n	800407a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2b08      	cmp	r3, #8
 8003ffc:	d11b      	bne.n	8004036 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6818      	ldr	r0, [r3, #0]
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	6819      	ldr	r1, [r3, #0]
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	685a      	ldr	r2, [r3, #4]
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	f000 fc62 	bl	80048d6 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	69da      	ldr	r2, [r3, #28]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f022 020c 	bic.w	r2, r2, #12
 8004020:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	69d9      	ldr	r1, [r3, #28]
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	689a      	ldr	r2, [r3, #8]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	430a      	orrs	r2, r1
 8004032:	61da      	str	r2, [r3, #28]
 8004034:	e021      	b.n	800407a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2b0c      	cmp	r3, #12
 800403a:	d11c      	bne.n	8004076 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6818      	ldr	r0, [r3, #0]
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	6819      	ldr	r1, [r3, #0]
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	685a      	ldr	r2, [r3, #4]
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	f000 fc7f 	bl	800494e <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	69da      	ldr	r2, [r3, #28]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800405e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	69d9      	ldr	r1, [r3, #28]
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	021a      	lsls	r2, r3, #8
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	430a      	orrs	r2, r1
 8004072:	61da      	str	r2, [r3, #28]
 8004074:	e001      	b.n	800407a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2200      	movs	r2, #0
 800407e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004082:	7dfb      	ldrb	r3, [r7, #23]
}
 8004084:	4618      	mov	r0, r3
 8004086:	3718      	adds	r7, #24
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}

0800408c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b086      	sub	sp, #24
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004098:	2300      	movs	r3, #0
 800409a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d101      	bne.n	80040aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80040a6:	2302      	movs	r3, #2
 80040a8:	e0ae      	b.n	8004208 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2201      	movs	r2, #1
 80040ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2b0c      	cmp	r3, #12
 80040b6:	f200 809f 	bhi.w	80041f8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80040ba:	a201      	add	r2, pc, #4	; (adr r2, 80040c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80040bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040c0:	080040f5 	.word	0x080040f5
 80040c4:	080041f9 	.word	0x080041f9
 80040c8:	080041f9 	.word	0x080041f9
 80040cc:	080041f9 	.word	0x080041f9
 80040d0:	08004135 	.word	0x08004135
 80040d4:	080041f9 	.word	0x080041f9
 80040d8:	080041f9 	.word	0x080041f9
 80040dc:	080041f9 	.word	0x080041f9
 80040e0:	08004177 	.word	0x08004177
 80040e4:	080041f9 	.word	0x080041f9
 80040e8:	080041f9 	.word	0x080041f9
 80040ec:	080041f9 	.word	0x080041f9
 80040f0:	080041b7 	.word	0x080041b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68b9      	ldr	r1, [r7, #8]
 80040fa:	4618      	mov	r0, r3
 80040fc:	f000 f98a 	bl	8004414 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	699a      	ldr	r2, [r3, #24]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f042 0208 	orr.w	r2, r2, #8
 800410e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	699a      	ldr	r2, [r3, #24]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f022 0204 	bic.w	r2, r2, #4
 800411e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	6999      	ldr	r1, [r3, #24]
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	691a      	ldr	r2, [r3, #16]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	430a      	orrs	r2, r1
 8004130:	619a      	str	r2, [r3, #24]
      break;
 8004132:	e064      	b.n	80041fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	68b9      	ldr	r1, [r7, #8]
 800413a:	4618      	mov	r0, r3
 800413c:	f000 f9da 	bl	80044f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	699a      	ldr	r2, [r3, #24]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800414e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	699a      	ldr	r2, [r3, #24]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800415e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	6999      	ldr	r1, [r3, #24]
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	691b      	ldr	r3, [r3, #16]
 800416a:	021a      	lsls	r2, r3, #8
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	430a      	orrs	r2, r1
 8004172:	619a      	str	r2, [r3, #24]
      break;
 8004174:	e043      	b.n	80041fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	68b9      	ldr	r1, [r7, #8]
 800417c:	4618      	mov	r0, r3
 800417e:	f000 fa2f 	bl	80045e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	69da      	ldr	r2, [r3, #28]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f042 0208 	orr.w	r2, r2, #8
 8004190:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	69da      	ldr	r2, [r3, #28]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f022 0204 	bic.w	r2, r2, #4
 80041a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	69d9      	ldr	r1, [r3, #28]
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	691a      	ldr	r2, [r3, #16]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	430a      	orrs	r2, r1
 80041b2:	61da      	str	r2, [r3, #28]
      break;
 80041b4:	e023      	b.n	80041fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	68b9      	ldr	r1, [r7, #8]
 80041bc:	4618      	mov	r0, r3
 80041be:	f000 fa83 	bl	80046c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	69da      	ldr	r2, [r3, #28]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	69da      	ldr	r2, [r3, #28]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	69d9      	ldr	r1, [r3, #28]
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	691b      	ldr	r3, [r3, #16]
 80041ec:	021a      	lsls	r2, r3, #8
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	430a      	orrs	r2, r1
 80041f4:	61da      	str	r2, [r3, #28]
      break;
 80041f6:	e002      	b.n	80041fe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	75fb      	strb	r3, [r7, #23]
      break;
 80041fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004206:	7dfb      	ldrb	r3, [r7, #23]
}
 8004208:	4618      	mov	r0, r3
 800420a:	3718      	adds	r7, #24
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}

08004210 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004210:	b480      	push	{r7}
 8004212:	b085      	sub	sp, #20
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
 8004218:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800421a:	2300      	movs	r3, #0
 800421c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	2b0c      	cmp	r3, #12
 8004222:	d831      	bhi.n	8004288 <HAL_TIM_ReadCapturedValue+0x78>
 8004224:	a201      	add	r2, pc, #4	; (adr r2, 800422c <HAL_TIM_ReadCapturedValue+0x1c>)
 8004226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800422a:	bf00      	nop
 800422c:	08004261 	.word	0x08004261
 8004230:	08004289 	.word	0x08004289
 8004234:	08004289 	.word	0x08004289
 8004238:	08004289 	.word	0x08004289
 800423c:	0800426b 	.word	0x0800426b
 8004240:	08004289 	.word	0x08004289
 8004244:	08004289 	.word	0x08004289
 8004248:	08004289 	.word	0x08004289
 800424c:	08004275 	.word	0x08004275
 8004250:	08004289 	.word	0x08004289
 8004254:	08004289 	.word	0x08004289
 8004258:	08004289 	.word	0x08004289
 800425c:	0800427f 	.word	0x0800427f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004266:	60fb      	str	r3, [r7, #12]

      break;
 8004268:	e00f      	b.n	800428a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004270:	60fb      	str	r3, [r7, #12]

      break;
 8004272:	e00a      	b.n	800428a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800427a:	60fb      	str	r3, [r7, #12]

      break;
 800427c:	e005      	b.n	800428a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004284:	60fb      	str	r3, [r7, #12]

      break;
 8004286:	e000      	b.n	800428a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004288:	bf00      	nop
  }

  return tmpreg;
 800428a:	68fb      	ldr	r3, [r7, #12]
}
 800428c:	4618      	mov	r0, r3
 800428e:	3714      	adds	r7, #20
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80042a0:	bf00      	nop
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80042b4:	bf00      	nop
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80042c8:	bf00      	nop
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	4a40      	ldr	r2, [pc, #256]	; (80043e8 <TIM_Base_SetConfig+0x114>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d013      	beq.n	8004314 <TIM_Base_SetConfig+0x40>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042f2:	d00f      	beq.n	8004314 <TIM_Base_SetConfig+0x40>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	4a3d      	ldr	r2, [pc, #244]	; (80043ec <TIM_Base_SetConfig+0x118>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d00b      	beq.n	8004314 <TIM_Base_SetConfig+0x40>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	4a3c      	ldr	r2, [pc, #240]	; (80043f0 <TIM_Base_SetConfig+0x11c>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d007      	beq.n	8004314 <TIM_Base_SetConfig+0x40>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a3b      	ldr	r2, [pc, #236]	; (80043f4 <TIM_Base_SetConfig+0x120>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d003      	beq.n	8004314 <TIM_Base_SetConfig+0x40>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	4a3a      	ldr	r2, [pc, #232]	; (80043f8 <TIM_Base_SetConfig+0x124>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d108      	bne.n	8004326 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800431a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	68fa      	ldr	r2, [r7, #12]
 8004322:	4313      	orrs	r3, r2
 8004324:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a2f      	ldr	r2, [pc, #188]	; (80043e8 <TIM_Base_SetConfig+0x114>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d02b      	beq.n	8004386 <TIM_Base_SetConfig+0xb2>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004334:	d027      	beq.n	8004386 <TIM_Base_SetConfig+0xb2>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a2c      	ldr	r2, [pc, #176]	; (80043ec <TIM_Base_SetConfig+0x118>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d023      	beq.n	8004386 <TIM_Base_SetConfig+0xb2>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a2b      	ldr	r2, [pc, #172]	; (80043f0 <TIM_Base_SetConfig+0x11c>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d01f      	beq.n	8004386 <TIM_Base_SetConfig+0xb2>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4a2a      	ldr	r2, [pc, #168]	; (80043f4 <TIM_Base_SetConfig+0x120>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d01b      	beq.n	8004386 <TIM_Base_SetConfig+0xb2>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a29      	ldr	r2, [pc, #164]	; (80043f8 <TIM_Base_SetConfig+0x124>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d017      	beq.n	8004386 <TIM_Base_SetConfig+0xb2>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a28      	ldr	r2, [pc, #160]	; (80043fc <TIM_Base_SetConfig+0x128>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d013      	beq.n	8004386 <TIM_Base_SetConfig+0xb2>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a27      	ldr	r2, [pc, #156]	; (8004400 <TIM_Base_SetConfig+0x12c>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d00f      	beq.n	8004386 <TIM_Base_SetConfig+0xb2>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4a26      	ldr	r2, [pc, #152]	; (8004404 <TIM_Base_SetConfig+0x130>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d00b      	beq.n	8004386 <TIM_Base_SetConfig+0xb2>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	4a25      	ldr	r2, [pc, #148]	; (8004408 <TIM_Base_SetConfig+0x134>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d007      	beq.n	8004386 <TIM_Base_SetConfig+0xb2>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a24      	ldr	r2, [pc, #144]	; (800440c <TIM_Base_SetConfig+0x138>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d003      	beq.n	8004386 <TIM_Base_SetConfig+0xb2>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a23      	ldr	r2, [pc, #140]	; (8004410 <TIM_Base_SetConfig+0x13c>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d108      	bne.n	8004398 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800438c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	4313      	orrs	r3, r2
 8004396:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	695b      	ldr	r3, [r3, #20]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	68fa      	ldr	r2, [r7, #12]
 80043aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	689a      	ldr	r2, [r3, #8]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4a0a      	ldr	r2, [pc, #40]	; (80043e8 <TIM_Base_SetConfig+0x114>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d003      	beq.n	80043cc <TIM_Base_SetConfig+0xf8>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	4a0c      	ldr	r2, [pc, #48]	; (80043f8 <TIM_Base_SetConfig+0x124>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d103      	bne.n	80043d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	691a      	ldr	r2, [r3, #16]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	615a      	str	r2, [r3, #20]
}
 80043da:	bf00      	nop
 80043dc:	3714      	adds	r7, #20
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr
 80043e6:	bf00      	nop
 80043e8:	40010000 	.word	0x40010000
 80043ec:	40000400 	.word	0x40000400
 80043f0:	40000800 	.word	0x40000800
 80043f4:	40000c00 	.word	0x40000c00
 80043f8:	40010400 	.word	0x40010400
 80043fc:	40014000 	.word	0x40014000
 8004400:	40014400 	.word	0x40014400
 8004404:	40014800 	.word	0x40014800
 8004408:	40001800 	.word	0x40001800
 800440c:	40001c00 	.word	0x40001c00
 8004410:	40002000 	.word	0x40002000

08004414 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004414:	b480      	push	{r7}
 8004416:	b087      	sub	sp, #28
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a1b      	ldr	r3, [r3, #32]
 8004422:	f023 0201 	bic.w	r2, r3, #1
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a1b      	ldr	r3, [r3, #32]
 800442e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	699b      	ldr	r3, [r3, #24]
 800443a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004442:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f023 0303 	bic.w	r3, r3, #3
 800444a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	68fa      	ldr	r2, [r7, #12]
 8004452:	4313      	orrs	r3, r2
 8004454:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	f023 0302 	bic.w	r3, r3, #2
 800445c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	697a      	ldr	r2, [r7, #20]
 8004464:	4313      	orrs	r3, r2
 8004466:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4a20      	ldr	r2, [pc, #128]	; (80044ec <TIM_OC1_SetConfig+0xd8>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d003      	beq.n	8004478 <TIM_OC1_SetConfig+0x64>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a1f      	ldr	r2, [pc, #124]	; (80044f0 <TIM_OC1_SetConfig+0xdc>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d10c      	bne.n	8004492 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	f023 0308 	bic.w	r3, r3, #8
 800447e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	697a      	ldr	r2, [r7, #20]
 8004486:	4313      	orrs	r3, r2
 8004488:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	f023 0304 	bic.w	r3, r3, #4
 8004490:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a15      	ldr	r2, [pc, #84]	; (80044ec <TIM_OC1_SetConfig+0xd8>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d003      	beq.n	80044a2 <TIM_OC1_SetConfig+0x8e>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a14      	ldr	r2, [pc, #80]	; (80044f0 <TIM_OC1_SetConfig+0xdc>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d111      	bne.n	80044c6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80044b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	695b      	ldr	r3, [r3, #20]
 80044b6:	693a      	ldr	r2, [r7, #16]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	699b      	ldr	r3, [r3, #24]
 80044c0:	693a      	ldr	r2, [r7, #16]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	693a      	ldr	r2, [r7, #16]
 80044ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	685a      	ldr	r2, [r3, #4]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	697a      	ldr	r2, [r7, #20]
 80044de:	621a      	str	r2, [r3, #32]
}
 80044e0:	bf00      	nop
 80044e2:	371c      	adds	r7, #28
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr
 80044ec:	40010000 	.word	0x40010000
 80044f0:	40010400 	.word	0x40010400

080044f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b087      	sub	sp, #28
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6a1b      	ldr	r3, [r3, #32]
 8004502:	f023 0210 	bic.w	r2, r3, #16
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a1b      	ldr	r3, [r3, #32]
 800450e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004522:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800452a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	021b      	lsls	r3, r3, #8
 8004532:	68fa      	ldr	r2, [r7, #12]
 8004534:	4313      	orrs	r3, r2
 8004536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	f023 0320 	bic.w	r3, r3, #32
 800453e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	011b      	lsls	r3, r3, #4
 8004546:	697a      	ldr	r2, [r7, #20]
 8004548:	4313      	orrs	r3, r2
 800454a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	4a22      	ldr	r2, [pc, #136]	; (80045d8 <TIM_OC2_SetConfig+0xe4>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d003      	beq.n	800455c <TIM_OC2_SetConfig+0x68>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	4a21      	ldr	r2, [pc, #132]	; (80045dc <TIM_OC2_SetConfig+0xe8>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d10d      	bne.n	8004578 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004562:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	011b      	lsls	r3, r3, #4
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	4313      	orrs	r3, r2
 800456e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004576:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	4a17      	ldr	r2, [pc, #92]	; (80045d8 <TIM_OC2_SetConfig+0xe4>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d003      	beq.n	8004588 <TIM_OC2_SetConfig+0x94>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	4a16      	ldr	r2, [pc, #88]	; (80045dc <TIM_OC2_SetConfig+0xe8>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d113      	bne.n	80045b0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800458e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004596:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	695b      	ldr	r3, [r3, #20]
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	693a      	ldr	r2, [r7, #16]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	699b      	ldr	r3, [r3, #24]
 80045a8:	009b      	lsls	r3, r3, #2
 80045aa:	693a      	ldr	r2, [r7, #16]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	693a      	ldr	r2, [r7, #16]
 80045b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	68fa      	ldr	r2, [r7, #12]
 80045ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	697a      	ldr	r2, [r7, #20]
 80045c8:	621a      	str	r2, [r3, #32]
}
 80045ca:	bf00      	nop
 80045cc:	371c      	adds	r7, #28
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop
 80045d8:	40010000 	.word	0x40010000
 80045dc:	40010400 	.word	0x40010400

080045e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b087      	sub	sp, #28
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6a1b      	ldr	r3, [r3, #32]
 80045ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a1b      	ldr	r3, [r3, #32]
 80045fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	69db      	ldr	r3, [r3, #28]
 8004606:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800460e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f023 0303 	bic.w	r3, r3, #3
 8004616:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	68fa      	ldr	r2, [r7, #12]
 800461e:	4313      	orrs	r3, r2
 8004620:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004628:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	021b      	lsls	r3, r3, #8
 8004630:	697a      	ldr	r2, [r7, #20]
 8004632:	4313      	orrs	r3, r2
 8004634:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a21      	ldr	r2, [pc, #132]	; (80046c0 <TIM_OC3_SetConfig+0xe0>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d003      	beq.n	8004646 <TIM_OC3_SetConfig+0x66>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a20      	ldr	r2, [pc, #128]	; (80046c4 <TIM_OC3_SetConfig+0xe4>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d10d      	bne.n	8004662 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800464c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	68db      	ldr	r3, [r3, #12]
 8004652:	021b      	lsls	r3, r3, #8
 8004654:	697a      	ldr	r2, [r7, #20]
 8004656:	4313      	orrs	r3, r2
 8004658:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004660:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a16      	ldr	r2, [pc, #88]	; (80046c0 <TIM_OC3_SetConfig+0xe0>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d003      	beq.n	8004672 <TIM_OC3_SetConfig+0x92>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a15      	ldr	r2, [pc, #84]	; (80046c4 <TIM_OC3_SetConfig+0xe4>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d113      	bne.n	800469a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004678:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004680:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	695b      	ldr	r3, [r3, #20]
 8004686:	011b      	lsls	r3, r3, #4
 8004688:	693a      	ldr	r2, [r7, #16]
 800468a:	4313      	orrs	r3, r2
 800468c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	699b      	ldr	r3, [r3, #24]
 8004692:	011b      	lsls	r3, r3, #4
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	4313      	orrs	r3, r2
 8004698:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	693a      	ldr	r2, [r7, #16]
 800469e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	68fa      	ldr	r2, [r7, #12]
 80046a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	685a      	ldr	r2, [r3, #4]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	697a      	ldr	r2, [r7, #20]
 80046b2:	621a      	str	r2, [r3, #32]
}
 80046b4:	bf00      	nop
 80046b6:	371c      	adds	r7, #28
 80046b8:	46bd      	mov	sp, r7
 80046ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046be:	4770      	bx	lr
 80046c0:	40010000 	.word	0x40010000
 80046c4:	40010400 	.word	0x40010400

080046c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b087      	sub	sp, #28
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a1b      	ldr	r3, [r3, #32]
 80046d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a1b      	ldr	r3, [r3, #32]
 80046e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	69db      	ldr	r3, [r3, #28]
 80046ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	021b      	lsls	r3, r3, #8
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	4313      	orrs	r3, r2
 800470a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004712:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	031b      	lsls	r3, r3, #12
 800471a:	693a      	ldr	r2, [r7, #16]
 800471c:	4313      	orrs	r3, r2
 800471e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a12      	ldr	r2, [pc, #72]	; (800476c <TIM_OC4_SetConfig+0xa4>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d003      	beq.n	8004730 <TIM_OC4_SetConfig+0x68>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a11      	ldr	r2, [pc, #68]	; (8004770 <TIM_OC4_SetConfig+0xa8>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d109      	bne.n	8004744 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004736:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	695b      	ldr	r3, [r3, #20]
 800473c:	019b      	lsls	r3, r3, #6
 800473e:	697a      	ldr	r2, [r7, #20]
 8004740:	4313      	orrs	r3, r2
 8004742:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	697a      	ldr	r2, [r7, #20]
 8004748:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68fa      	ldr	r2, [r7, #12]
 800474e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	685a      	ldr	r2, [r3, #4]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	693a      	ldr	r2, [r7, #16]
 800475c:	621a      	str	r2, [r3, #32]
}
 800475e:	bf00      	nop
 8004760:	371c      	adds	r7, #28
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr
 800476a:	bf00      	nop
 800476c:	40010000 	.word	0x40010000
 8004770:	40010400 	.word	0x40010400

08004774 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004774:	b480      	push	{r7}
 8004776:	b087      	sub	sp, #28
 8004778:	af00      	add	r7, sp, #0
 800477a:	60f8      	str	r0, [r7, #12]
 800477c:	60b9      	str	r1, [r7, #8]
 800477e:	607a      	str	r2, [r7, #4]
 8004780:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6a1b      	ldr	r3, [r3, #32]
 8004786:	f023 0201 	bic.w	r2, r3, #1
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	699b      	ldr	r3, [r3, #24]
 8004792:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6a1b      	ldr	r3, [r3, #32]
 8004798:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	4a28      	ldr	r2, [pc, #160]	; (8004840 <TIM_TI1_SetConfig+0xcc>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d01b      	beq.n	80047da <TIM_TI1_SetConfig+0x66>
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047a8:	d017      	beq.n	80047da <TIM_TI1_SetConfig+0x66>
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	4a25      	ldr	r2, [pc, #148]	; (8004844 <TIM_TI1_SetConfig+0xd0>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d013      	beq.n	80047da <TIM_TI1_SetConfig+0x66>
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	4a24      	ldr	r2, [pc, #144]	; (8004848 <TIM_TI1_SetConfig+0xd4>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d00f      	beq.n	80047da <TIM_TI1_SetConfig+0x66>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	4a23      	ldr	r2, [pc, #140]	; (800484c <TIM_TI1_SetConfig+0xd8>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d00b      	beq.n	80047da <TIM_TI1_SetConfig+0x66>
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	4a22      	ldr	r2, [pc, #136]	; (8004850 <TIM_TI1_SetConfig+0xdc>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d007      	beq.n	80047da <TIM_TI1_SetConfig+0x66>
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	4a21      	ldr	r2, [pc, #132]	; (8004854 <TIM_TI1_SetConfig+0xe0>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d003      	beq.n	80047da <TIM_TI1_SetConfig+0x66>
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	4a20      	ldr	r2, [pc, #128]	; (8004858 <TIM_TI1_SetConfig+0xe4>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d101      	bne.n	80047de <TIM_TI1_SetConfig+0x6a>
 80047da:	2301      	movs	r3, #1
 80047dc:	e000      	b.n	80047e0 <TIM_TI1_SetConfig+0x6c>
 80047de:	2300      	movs	r3, #0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d008      	beq.n	80047f6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	f023 0303 	bic.w	r3, r3, #3
 80047ea:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80047ec:	697a      	ldr	r2, [r7, #20]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4313      	orrs	r3, r2
 80047f2:	617b      	str	r3, [r7, #20]
 80047f4:	e003      	b.n	80047fe <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	f043 0301 	orr.w	r3, r3, #1
 80047fc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004804:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	011b      	lsls	r3, r3, #4
 800480a:	b2db      	uxtb	r3, r3
 800480c:	697a      	ldr	r2, [r7, #20]
 800480e:	4313      	orrs	r3, r2
 8004810:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	f023 030a 	bic.w	r3, r3, #10
 8004818:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	f003 030a 	and.w	r3, r3, #10
 8004820:	693a      	ldr	r2, [r7, #16]
 8004822:	4313      	orrs	r3, r2
 8004824:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	697a      	ldr	r2, [r7, #20]
 800482a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	693a      	ldr	r2, [r7, #16]
 8004830:	621a      	str	r2, [r3, #32]
}
 8004832:	bf00      	nop
 8004834:	371c      	adds	r7, #28
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop
 8004840:	40010000 	.word	0x40010000
 8004844:	40000400 	.word	0x40000400
 8004848:	40000800 	.word	0x40000800
 800484c:	40000c00 	.word	0x40000c00
 8004850:	40010400 	.word	0x40010400
 8004854:	40014000 	.word	0x40014000
 8004858:	40001800 	.word	0x40001800

0800485c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800485c:	b480      	push	{r7}
 800485e:	b087      	sub	sp, #28
 8004860:	af00      	add	r7, sp, #0
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	60b9      	str	r1, [r7, #8]
 8004866:	607a      	str	r2, [r7, #4]
 8004868:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6a1b      	ldr	r3, [r3, #32]
 800486e:	f023 0210 	bic.w	r2, r3, #16
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6a1b      	ldr	r3, [r3, #32]
 8004880:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004888:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	021b      	lsls	r3, r3, #8
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	4313      	orrs	r3, r2
 8004892:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800489a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	031b      	lsls	r3, r3, #12
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	697a      	ldr	r2, [r7, #20]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80048ae:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	011b      	lsls	r3, r3, #4
 80048b4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	697a      	ldr	r2, [r7, #20]
 80048c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	693a      	ldr	r2, [r7, #16]
 80048c8:	621a      	str	r2, [r3, #32]
}
 80048ca:	bf00      	nop
 80048cc:	371c      	adds	r7, #28
 80048ce:	46bd      	mov	sp, r7
 80048d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d4:	4770      	bx	lr

080048d6 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80048d6:	b480      	push	{r7}
 80048d8:	b087      	sub	sp, #28
 80048da:	af00      	add	r7, sp, #0
 80048dc:	60f8      	str	r0, [r7, #12]
 80048de:	60b9      	str	r1, [r7, #8]
 80048e0:	607a      	str	r2, [r7, #4]
 80048e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6a1b      	ldr	r3, [r3, #32]
 80048e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	69db      	ldr	r3, [r3, #28]
 80048f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6a1b      	ldr	r3, [r3, #32]
 80048fa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	f023 0303 	bic.w	r3, r3, #3
 8004902:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004904:	697a      	ldr	r2, [r7, #20]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4313      	orrs	r3, r2
 800490a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004912:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	011b      	lsls	r3, r3, #4
 8004918:	b2db      	uxtb	r3, r3
 800491a:	697a      	ldr	r2, [r7, #20]
 800491c:	4313      	orrs	r3, r2
 800491e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004926:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	021b      	lsls	r3, r3, #8
 800492c:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004930:	693a      	ldr	r2, [r7, #16]
 8004932:	4313      	orrs	r3, r2
 8004934:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	697a      	ldr	r2, [r7, #20]
 800493a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	693a      	ldr	r2, [r7, #16]
 8004940:	621a      	str	r2, [r3, #32]
}
 8004942:	bf00      	nop
 8004944:	371c      	adds	r7, #28
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr

0800494e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800494e:	b480      	push	{r7}
 8004950:	b087      	sub	sp, #28
 8004952:	af00      	add	r7, sp, #0
 8004954:	60f8      	str	r0, [r7, #12]
 8004956:	60b9      	str	r1, [r7, #8]
 8004958:	607a      	str	r2, [r7, #4]
 800495a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6a1b      	ldr	r3, [r3, #32]
 8004960:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	69db      	ldr	r3, [r3, #28]
 800496c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	6a1b      	ldr	r3, [r3, #32]
 8004972:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800497a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	021b      	lsls	r3, r3, #8
 8004980:	697a      	ldr	r2, [r7, #20]
 8004982:	4313      	orrs	r3, r2
 8004984:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800498c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	031b      	lsls	r3, r3, #12
 8004992:	b29b      	uxth	r3, r3
 8004994:	697a      	ldr	r2, [r7, #20]
 8004996:	4313      	orrs	r3, r2
 8004998:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80049a0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	031b      	lsls	r3, r3, #12
 80049a6:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80049aa:	693a      	ldr	r2, [r7, #16]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	697a      	ldr	r2, [r7, #20]
 80049b4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	693a      	ldr	r2, [r7, #16]
 80049ba:	621a      	str	r2, [r3, #32]
}
 80049bc:	bf00      	nop
 80049be:	371c      	adds	r7, #28
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr

080049c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b087      	sub	sp, #28
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	60f8      	str	r0, [r7, #12]
 80049d0:	60b9      	str	r1, [r7, #8]
 80049d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	f003 031f 	and.w	r3, r3, #31
 80049da:	2201      	movs	r2, #1
 80049dc:	fa02 f303 	lsl.w	r3, r2, r3
 80049e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6a1a      	ldr	r2, [r3, #32]
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	43db      	mvns	r3, r3
 80049ea:	401a      	ands	r2, r3
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6a1a      	ldr	r2, [r3, #32]
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	f003 031f 	and.w	r3, r3, #31
 80049fa:	6879      	ldr	r1, [r7, #4]
 80049fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004a00:	431a      	orrs	r2, r3
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	621a      	str	r2, [r3, #32]
}
 8004a06:	bf00      	nop
 8004a08:	371c      	adds	r7, #28
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr
	...

08004a14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b085      	sub	sp, #20
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d101      	bne.n	8004a2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a28:	2302      	movs	r3, #2
 8004a2a:	e05a      	b.n	8004ae2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2202      	movs	r2, #2
 8004a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	68fa      	ldr	r2, [r7, #12]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a21      	ldr	r2, [pc, #132]	; (8004af0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d022      	beq.n	8004ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a78:	d01d      	beq.n	8004ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a1d      	ldr	r2, [pc, #116]	; (8004af4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d018      	beq.n	8004ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a1b      	ldr	r2, [pc, #108]	; (8004af8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d013      	beq.n	8004ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a1a      	ldr	r2, [pc, #104]	; (8004afc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d00e      	beq.n	8004ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a18      	ldr	r2, [pc, #96]	; (8004b00 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d009      	beq.n	8004ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a17      	ldr	r2, [pc, #92]	; (8004b04 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d004      	beq.n	8004ab6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a15      	ldr	r2, [pc, #84]	; (8004b08 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d10c      	bne.n	8004ad0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004abc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	68ba      	ldr	r2, [r7, #8]
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	68ba      	ldr	r2, [r7, #8]
 8004ace:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3714      	adds	r7, #20
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr
 8004aee:	bf00      	nop
 8004af0:	40010000 	.word	0x40010000
 8004af4:	40000400 	.word	0x40000400
 8004af8:	40000800 	.word	0x40000800
 8004afc:	40000c00 	.word	0x40000c00
 8004b00:	40010400 	.word	0x40010400
 8004b04:	40014000 	.word	0x40014000
 8004b08:	40001800 	.word	0x40001800

08004b0c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b085      	sub	sp, #20
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004b16:	2300      	movs	r3, #0
 8004b18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d101      	bne.n	8004b28 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004b24:	2302      	movs	r3, #2
 8004b26:	e03d      	b.n	8004ba4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	691b      	ldr	r3, [r3, #16]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	695b      	ldr	r3, [r3, #20]
 8004b80:	4313      	orrs	r3, r2
 8004b82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	69db      	ldr	r3, [r3, #28]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68fa      	ldr	r2, [r7, #12]
 8004b98:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3714      	adds	r7, #20
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr

08004bb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b083      	sub	sp, #12
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004bb8:	bf00      	nop
 8004bba:	370c      	adds	r7, #12
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr

08004bc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004bcc:	bf00      	nop
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d101      	bne.n	8004bea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e03f      	b.n	8004c6a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d106      	bne.n	8004c04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f7fc ffa2 	bl	8001b48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2224      	movs	r2, #36	; 0x24
 8004c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	68da      	ldr	r2, [r3, #12]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f000 f929 	bl	8004e74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	691a      	ldr	r2, [r3, #16]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	695a      	ldr	r2, [r3, #20]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	68da      	ldr	r2, [r3, #12]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2200      	movs	r2, #0
 8004c56:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2220      	movs	r2, #32
 8004c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2220      	movs	r2, #32
 8004c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3708      	adds	r7, #8
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c72:	b580      	push	{r7, lr}
 8004c74:	b08a      	sub	sp, #40	; 0x28
 8004c76:	af02      	add	r7, sp, #8
 8004c78:	60f8      	str	r0, [r7, #12]
 8004c7a:	60b9      	str	r1, [r7, #8]
 8004c7c:	603b      	str	r3, [r7, #0]
 8004c7e:	4613      	mov	r3, r2
 8004c80:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c82:	2300      	movs	r3, #0
 8004c84:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	2b20      	cmp	r3, #32
 8004c90:	d17c      	bne.n	8004d8c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d002      	beq.n	8004c9e <HAL_UART_Transmit+0x2c>
 8004c98:	88fb      	ldrh	r3, [r7, #6]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d101      	bne.n	8004ca2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e075      	b.n	8004d8e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d101      	bne.n	8004cb0 <HAL_UART_Transmit+0x3e>
 8004cac:	2302      	movs	r3, #2
 8004cae:	e06e      	b.n	8004d8e <HAL_UART_Transmit+0x11c>
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2221      	movs	r2, #33	; 0x21
 8004cc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004cc6:	f7fd f829 	bl	8001d1c <HAL_GetTick>
 8004cca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	88fa      	ldrh	r2, [r7, #6]
 8004cd0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	88fa      	ldrh	r2, [r7, #6]
 8004cd6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ce0:	d108      	bne.n	8004cf4 <HAL_UART_Transmit+0x82>
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d104      	bne.n	8004cf4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004cea:	2300      	movs	r3, #0
 8004cec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	61bb      	str	r3, [r7, #24]
 8004cf2:	e003      	b.n	8004cfc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004d04:	e02a      	b.n	8004d5c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	9300      	str	r3, [sp, #0]
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	2180      	movs	r1, #128	; 0x80
 8004d10:	68f8      	ldr	r0, [r7, #12]
 8004d12:	f000 f840 	bl	8004d96 <UART_WaitOnFlagUntilTimeout>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d001      	beq.n	8004d20 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e036      	b.n	8004d8e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004d20:	69fb      	ldr	r3, [r7, #28]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d10b      	bne.n	8004d3e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d26:	69bb      	ldr	r3, [r7, #24]
 8004d28:	881b      	ldrh	r3, [r3, #0]
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d34:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004d36:	69bb      	ldr	r3, [r7, #24]
 8004d38:	3302      	adds	r3, #2
 8004d3a:	61bb      	str	r3, [r7, #24]
 8004d3c:	e007      	b.n	8004d4e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	781a      	ldrb	r2, [r3, #0]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	3b01      	subs	r3, #1
 8004d56:	b29a      	uxth	r2, r3
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d1cf      	bne.n	8004d06 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	9300      	str	r3, [sp, #0]
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	2140      	movs	r1, #64	; 0x40
 8004d70:	68f8      	ldr	r0, [r7, #12]
 8004d72:	f000 f810 	bl	8004d96 <UART_WaitOnFlagUntilTimeout>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d001      	beq.n	8004d80 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004d7c:	2303      	movs	r3, #3
 8004d7e:	e006      	b.n	8004d8e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	e000      	b.n	8004d8e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004d8c:	2302      	movs	r3, #2
  }
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3720      	adds	r7, #32
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}

08004d96 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004d96:	b580      	push	{r7, lr}
 8004d98:	b090      	sub	sp, #64	; 0x40
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	60f8      	str	r0, [r7, #12]
 8004d9e:	60b9      	str	r1, [r7, #8]
 8004da0:	603b      	str	r3, [r7, #0]
 8004da2:	4613      	mov	r3, r2
 8004da4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004da6:	e050      	b.n	8004e4a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004da8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004daa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004dae:	d04c      	beq.n	8004e4a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004db0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d007      	beq.n	8004dc6 <UART_WaitOnFlagUntilTimeout+0x30>
 8004db6:	f7fc ffb1 	bl	8001d1c <HAL_GetTick>
 8004dba:	4602      	mov	r2, r0
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	1ad3      	subs	r3, r2, r3
 8004dc0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	d241      	bcs.n	8004e4a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	330c      	adds	r3, #12
 8004dcc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd0:	e853 3f00 	ldrex	r3, [r3]
 8004dd4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004ddc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	330c      	adds	r3, #12
 8004de4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004de6:	637a      	str	r2, [r7, #52]	; 0x34
 8004de8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004dec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004dee:	e841 2300 	strex	r3, r2, [r1]
 8004df2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d1e5      	bne.n	8004dc6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	3314      	adds	r3, #20
 8004e00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	e853 3f00 	ldrex	r3, [r3]
 8004e08:	613b      	str	r3, [r7, #16]
   return(result);
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	f023 0301 	bic.w	r3, r3, #1
 8004e10:	63bb      	str	r3, [r7, #56]	; 0x38
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	3314      	adds	r3, #20
 8004e18:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004e1a:	623a      	str	r2, [r7, #32]
 8004e1c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e1e:	69f9      	ldr	r1, [r7, #28]
 8004e20:	6a3a      	ldr	r2, [r7, #32]
 8004e22:	e841 2300 	strex	r3, r2, [r1]
 8004e26:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e28:	69bb      	ldr	r3, [r7, #24]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d1e5      	bne.n	8004dfa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2220      	movs	r2, #32
 8004e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2220      	movs	r2, #32
 8004e3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2200      	movs	r2, #0
 8004e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e00f      	b.n	8004e6a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	4013      	ands	r3, r2
 8004e54:	68ba      	ldr	r2, [r7, #8]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	bf0c      	ite	eq
 8004e5a:	2301      	moveq	r3, #1
 8004e5c:	2300      	movne	r3, #0
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	461a      	mov	r2, r3
 8004e62:	79fb      	ldrb	r3, [r7, #7]
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d09f      	beq.n	8004da8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3740      	adds	r7, #64	; 0x40
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
	...

08004e74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e78:	b0c0      	sub	sp, #256	; 0x100
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	691b      	ldr	r3, [r3, #16]
 8004e88:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e90:	68d9      	ldr	r1, [r3, #12]
 8004e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	ea40 0301 	orr.w	r3, r0, r1
 8004e9c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004e9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ea2:	689a      	ldr	r2, [r3, #8]
 8004ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	431a      	orrs	r2, r3
 8004eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004eb0:	695b      	ldr	r3, [r3, #20]
 8004eb2:	431a      	orrs	r2, r3
 8004eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004eb8:	69db      	ldr	r3, [r3, #28]
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004ecc:	f021 010c 	bic.w	r1, r1, #12
 8004ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004eda:	430b      	orrs	r3, r1
 8004edc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	695b      	ldr	r3, [r3, #20]
 8004ee6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004eea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004eee:	6999      	ldr	r1, [r3, #24]
 8004ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	ea40 0301 	orr.w	r3, r0, r1
 8004efa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	4b8f      	ldr	r3, [pc, #572]	; (8005140 <UART_SetConfig+0x2cc>)
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d005      	beq.n	8004f14 <UART_SetConfig+0xa0>
 8004f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	4b8d      	ldr	r3, [pc, #564]	; (8005144 <UART_SetConfig+0x2d0>)
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d104      	bne.n	8004f1e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004f14:	f7fd fee4 	bl	8002ce0 <HAL_RCC_GetPCLK2Freq>
 8004f18:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004f1c:	e003      	b.n	8004f26 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f1e:	f7fd fecb 	bl	8002cb8 <HAL_RCC_GetPCLK1Freq>
 8004f22:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f2a:	69db      	ldr	r3, [r3, #28]
 8004f2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f30:	f040 810c 	bne.w	800514c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004f3e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004f42:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004f46:	4622      	mov	r2, r4
 8004f48:	462b      	mov	r3, r5
 8004f4a:	1891      	adds	r1, r2, r2
 8004f4c:	65b9      	str	r1, [r7, #88]	; 0x58
 8004f4e:	415b      	adcs	r3, r3
 8004f50:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004f52:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004f56:	4621      	mov	r1, r4
 8004f58:	eb12 0801 	adds.w	r8, r2, r1
 8004f5c:	4629      	mov	r1, r5
 8004f5e:	eb43 0901 	adc.w	r9, r3, r1
 8004f62:	f04f 0200 	mov.w	r2, #0
 8004f66:	f04f 0300 	mov.w	r3, #0
 8004f6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f76:	4690      	mov	r8, r2
 8004f78:	4699      	mov	r9, r3
 8004f7a:	4623      	mov	r3, r4
 8004f7c:	eb18 0303 	adds.w	r3, r8, r3
 8004f80:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004f84:	462b      	mov	r3, r5
 8004f86:	eb49 0303 	adc.w	r3, r9, r3
 8004f8a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004f9a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004f9e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004fa2:	460b      	mov	r3, r1
 8004fa4:	18db      	adds	r3, r3, r3
 8004fa6:	653b      	str	r3, [r7, #80]	; 0x50
 8004fa8:	4613      	mov	r3, r2
 8004faa:	eb42 0303 	adc.w	r3, r2, r3
 8004fae:	657b      	str	r3, [r7, #84]	; 0x54
 8004fb0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004fb4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004fb8:	f7fb fe16 	bl	8000be8 <__aeabi_uldivmod>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	4b61      	ldr	r3, [pc, #388]	; (8005148 <UART_SetConfig+0x2d4>)
 8004fc2:	fba3 2302 	umull	r2, r3, r3, r2
 8004fc6:	095b      	lsrs	r3, r3, #5
 8004fc8:	011c      	lsls	r4, r3, #4
 8004fca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004fd4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004fd8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004fdc:	4642      	mov	r2, r8
 8004fde:	464b      	mov	r3, r9
 8004fe0:	1891      	adds	r1, r2, r2
 8004fe2:	64b9      	str	r1, [r7, #72]	; 0x48
 8004fe4:	415b      	adcs	r3, r3
 8004fe6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fe8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004fec:	4641      	mov	r1, r8
 8004fee:	eb12 0a01 	adds.w	sl, r2, r1
 8004ff2:	4649      	mov	r1, r9
 8004ff4:	eb43 0b01 	adc.w	fp, r3, r1
 8004ff8:	f04f 0200 	mov.w	r2, #0
 8004ffc:	f04f 0300 	mov.w	r3, #0
 8005000:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005004:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005008:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800500c:	4692      	mov	sl, r2
 800500e:	469b      	mov	fp, r3
 8005010:	4643      	mov	r3, r8
 8005012:	eb1a 0303 	adds.w	r3, sl, r3
 8005016:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800501a:	464b      	mov	r3, r9
 800501c:	eb4b 0303 	adc.w	r3, fp, r3
 8005020:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005030:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005034:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005038:	460b      	mov	r3, r1
 800503a:	18db      	adds	r3, r3, r3
 800503c:	643b      	str	r3, [r7, #64]	; 0x40
 800503e:	4613      	mov	r3, r2
 8005040:	eb42 0303 	adc.w	r3, r2, r3
 8005044:	647b      	str	r3, [r7, #68]	; 0x44
 8005046:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800504a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800504e:	f7fb fdcb 	bl	8000be8 <__aeabi_uldivmod>
 8005052:	4602      	mov	r2, r0
 8005054:	460b      	mov	r3, r1
 8005056:	4611      	mov	r1, r2
 8005058:	4b3b      	ldr	r3, [pc, #236]	; (8005148 <UART_SetConfig+0x2d4>)
 800505a:	fba3 2301 	umull	r2, r3, r3, r1
 800505e:	095b      	lsrs	r3, r3, #5
 8005060:	2264      	movs	r2, #100	; 0x64
 8005062:	fb02 f303 	mul.w	r3, r2, r3
 8005066:	1acb      	subs	r3, r1, r3
 8005068:	00db      	lsls	r3, r3, #3
 800506a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800506e:	4b36      	ldr	r3, [pc, #216]	; (8005148 <UART_SetConfig+0x2d4>)
 8005070:	fba3 2302 	umull	r2, r3, r3, r2
 8005074:	095b      	lsrs	r3, r3, #5
 8005076:	005b      	lsls	r3, r3, #1
 8005078:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800507c:	441c      	add	r4, r3
 800507e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005082:	2200      	movs	r2, #0
 8005084:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005088:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800508c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005090:	4642      	mov	r2, r8
 8005092:	464b      	mov	r3, r9
 8005094:	1891      	adds	r1, r2, r2
 8005096:	63b9      	str	r1, [r7, #56]	; 0x38
 8005098:	415b      	adcs	r3, r3
 800509a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800509c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80050a0:	4641      	mov	r1, r8
 80050a2:	1851      	adds	r1, r2, r1
 80050a4:	6339      	str	r1, [r7, #48]	; 0x30
 80050a6:	4649      	mov	r1, r9
 80050a8:	414b      	adcs	r3, r1
 80050aa:	637b      	str	r3, [r7, #52]	; 0x34
 80050ac:	f04f 0200 	mov.w	r2, #0
 80050b0:	f04f 0300 	mov.w	r3, #0
 80050b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80050b8:	4659      	mov	r1, fp
 80050ba:	00cb      	lsls	r3, r1, #3
 80050bc:	4651      	mov	r1, sl
 80050be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050c2:	4651      	mov	r1, sl
 80050c4:	00ca      	lsls	r2, r1, #3
 80050c6:	4610      	mov	r0, r2
 80050c8:	4619      	mov	r1, r3
 80050ca:	4603      	mov	r3, r0
 80050cc:	4642      	mov	r2, r8
 80050ce:	189b      	adds	r3, r3, r2
 80050d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80050d4:	464b      	mov	r3, r9
 80050d6:	460a      	mov	r2, r1
 80050d8:	eb42 0303 	adc.w	r3, r2, r3
 80050dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80050e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80050ec:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80050f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80050f4:	460b      	mov	r3, r1
 80050f6:	18db      	adds	r3, r3, r3
 80050f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80050fa:	4613      	mov	r3, r2
 80050fc:	eb42 0303 	adc.w	r3, r2, r3
 8005100:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005102:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005106:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800510a:	f7fb fd6d 	bl	8000be8 <__aeabi_uldivmod>
 800510e:	4602      	mov	r2, r0
 8005110:	460b      	mov	r3, r1
 8005112:	4b0d      	ldr	r3, [pc, #52]	; (8005148 <UART_SetConfig+0x2d4>)
 8005114:	fba3 1302 	umull	r1, r3, r3, r2
 8005118:	095b      	lsrs	r3, r3, #5
 800511a:	2164      	movs	r1, #100	; 0x64
 800511c:	fb01 f303 	mul.w	r3, r1, r3
 8005120:	1ad3      	subs	r3, r2, r3
 8005122:	00db      	lsls	r3, r3, #3
 8005124:	3332      	adds	r3, #50	; 0x32
 8005126:	4a08      	ldr	r2, [pc, #32]	; (8005148 <UART_SetConfig+0x2d4>)
 8005128:	fba2 2303 	umull	r2, r3, r2, r3
 800512c:	095b      	lsrs	r3, r3, #5
 800512e:	f003 0207 	and.w	r2, r3, #7
 8005132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4422      	add	r2, r4
 800513a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800513c:	e105      	b.n	800534a <UART_SetConfig+0x4d6>
 800513e:	bf00      	nop
 8005140:	40011000 	.word	0x40011000
 8005144:	40011400 	.word	0x40011400
 8005148:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800514c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005150:	2200      	movs	r2, #0
 8005152:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005156:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800515a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800515e:	4642      	mov	r2, r8
 8005160:	464b      	mov	r3, r9
 8005162:	1891      	adds	r1, r2, r2
 8005164:	6239      	str	r1, [r7, #32]
 8005166:	415b      	adcs	r3, r3
 8005168:	627b      	str	r3, [r7, #36]	; 0x24
 800516a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800516e:	4641      	mov	r1, r8
 8005170:	1854      	adds	r4, r2, r1
 8005172:	4649      	mov	r1, r9
 8005174:	eb43 0501 	adc.w	r5, r3, r1
 8005178:	f04f 0200 	mov.w	r2, #0
 800517c:	f04f 0300 	mov.w	r3, #0
 8005180:	00eb      	lsls	r3, r5, #3
 8005182:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005186:	00e2      	lsls	r2, r4, #3
 8005188:	4614      	mov	r4, r2
 800518a:	461d      	mov	r5, r3
 800518c:	4643      	mov	r3, r8
 800518e:	18e3      	adds	r3, r4, r3
 8005190:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005194:	464b      	mov	r3, r9
 8005196:	eb45 0303 	adc.w	r3, r5, r3
 800519a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800519e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80051aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80051ae:	f04f 0200 	mov.w	r2, #0
 80051b2:	f04f 0300 	mov.w	r3, #0
 80051b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80051ba:	4629      	mov	r1, r5
 80051bc:	008b      	lsls	r3, r1, #2
 80051be:	4621      	mov	r1, r4
 80051c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051c4:	4621      	mov	r1, r4
 80051c6:	008a      	lsls	r2, r1, #2
 80051c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80051cc:	f7fb fd0c 	bl	8000be8 <__aeabi_uldivmod>
 80051d0:	4602      	mov	r2, r0
 80051d2:	460b      	mov	r3, r1
 80051d4:	4b60      	ldr	r3, [pc, #384]	; (8005358 <UART_SetConfig+0x4e4>)
 80051d6:	fba3 2302 	umull	r2, r3, r3, r2
 80051da:	095b      	lsrs	r3, r3, #5
 80051dc:	011c      	lsls	r4, r3, #4
 80051de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051e2:	2200      	movs	r2, #0
 80051e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80051e8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80051ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80051f0:	4642      	mov	r2, r8
 80051f2:	464b      	mov	r3, r9
 80051f4:	1891      	adds	r1, r2, r2
 80051f6:	61b9      	str	r1, [r7, #24]
 80051f8:	415b      	adcs	r3, r3
 80051fa:	61fb      	str	r3, [r7, #28]
 80051fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005200:	4641      	mov	r1, r8
 8005202:	1851      	adds	r1, r2, r1
 8005204:	6139      	str	r1, [r7, #16]
 8005206:	4649      	mov	r1, r9
 8005208:	414b      	adcs	r3, r1
 800520a:	617b      	str	r3, [r7, #20]
 800520c:	f04f 0200 	mov.w	r2, #0
 8005210:	f04f 0300 	mov.w	r3, #0
 8005214:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005218:	4659      	mov	r1, fp
 800521a:	00cb      	lsls	r3, r1, #3
 800521c:	4651      	mov	r1, sl
 800521e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005222:	4651      	mov	r1, sl
 8005224:	00ca      	lsls	r2, r1, #3
 8005226:	4610      	mov	r0, r2
 8005228:	4619      	mov	r1, r3
 800522a:	4603      	mov	r3, r0
 800522c:	4642      	mov	r2, r8
 800522e:	189b      	adds	r3, r3, r2
 8005230:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005234:	464b      	mov	r3, r9
 8005236:	460a      	mov	r2, r1
 8005238:	eb42 0303 	adc.w	r3, r2, r3
 800523c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	67bb      	str	r3, [r7, #120]	; 0x78
 800524a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800524c:	f04f 0200 	mov.w	r2, #0
 8005250:	f04f 0300 	mov.w	r3, #0
 8005254:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005258:	4649      	mov	r1, r9
 800525a:	008b      	lsls	r3, r1, #2
 800525c:	4641      	mov	r1, r8
 800525e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005262:	4641      	mov	r1, r8
 8005264:	008a      	lsls	r2, r1, #2
 8005266:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800526a:	f7fb fcbd 	bl	8000be8 <__aeabi_uldivmod>
 800526e:	4602      	mov	r2, r0
 8005270:	460b      	mov	r3, r1
 8005272:	4b39      	ldr	r3, [pc, #228]	; (8005358 <UART_SetConfig+0x4e4>)
 8005274:	fba3 1302 	umull	r1, r3, r3, r2
 8005278:	095b      	lsrs	r3, r3, #5
 800527a:	2164      	movs	r1, #100	; 0x64
 800527c:	fb01 f303 	mul.w	r3, r1, r3
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	011b      	lsls	r3, r3, #4
 8005284:	3332      	adds	r3, #50	; 0x32
 8005286:	4a34      	ldr	r2, [pc, #208]	; (8005358 <UART_SetConfig+0x4e4>)
 8005288:	fba2 2303 	umull	r2, r3, r2, r3
 800528c:	095b      	lsrs	r3, r3, #5
 800528e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005292:	441c      	add	r4, r3
 8005294:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005298:	2200      	movs	r2, #0
 800529a:	673b      	str	r3, [r7, #112]	; 0x70
 800529c:	677a      	str	r2, [r7, #116]	; 0x74
 800529e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80052a2:	4642      	mov	r2, r8
 80052a4:	464b      	mov	r3, r9
 80052a6:	1891      	adds	r1, r2, r2
 80052a8:	60b9      	str	r1, [r7, #8]
 80052aa:	415b      	adcs	r3, r3
 80052ac:	60fb      	str	r3, [r7, #12]
 80052ae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80052b2:	4641      	mov	r1, r8
 80052b4:	1851      	adds	r1, r2, r1
 80052b6:	6039      	str	r1, [r7, #0]
 80052b8:	4649      	mov	r1, r9
 80052ba:	414b      	adcs	r3, r1
 80052bc:	607b      	str	r3, [r7, #4]
 80052be:	f04f 0200 	mov.w	r2, #0
 80052c2:	f04f 0300 	mov.w	r3, #0
 80052c6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80052ca:	4659      	mov	r1, fp
 80052cc:	00cb      	lsls	r3, r1, #3
 80052ce:	4651      	mov	r1, sl
 80052d0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052d4:	4651      	mov	r1, sl
 80052d6:	00ca      	lsls	r2, r1, #3
 80052d8:	4610      	mov	r0, r2
 80052da:	4619      	mov	r1, r3
 80052dc:	4603      	mov	r3, r0
 80052de:	4642      	mov	r2, r8
 80052e0:	189b      	adds	r3, r3, r2
 80052e2:	66bb      	str	r3, [r7, #104]	; 0x68
 80052e4:	464b      	mov	r3, r9
 80052e6:	460a      	mov	r2, r1
 80052e8:	eb42 0303 	adc.w	r3, r2, r3
 80052ec:	66fb      	str	r3, [r7, #108]	; 0x6c
 80052ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	663b      	str	r3, [r7, #96]	; 0x60
 80052f8:	667a      	str	r2, [r7, #100]	; 0x64
 80052fa:	f04f 0200 	mov.w	r2, #0
 80052fe:	f04f 0300 	mov.w	r3, #0
 8005302:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005306:	4649      	mov	r1, r9
 8005308:	008b      	lsls	r3, r1, #2
 800530a:	4641      	mov	r1, r8
 800530c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005310:	4641      	mov	r1, r8
 8005312:	008a      	lsls	r2, r1, #2
 8005314:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005318:	f7fb fc66 	bl	8000be8 <__aeabi_uldivmod>
 800531c:	4602      	mov	r2, r0
 800531e:	460b      	mov	r3, r1
 8005320:	4b0d      	ldr	r3, [pc, #52]	; (8005358 <UART_SetConfig+0x4e4>)
 8005322:	fba3 1302 	umull	r1, r3, r3, r2
 8005326:	095b      	lsrs	r3, r3, #5
 8005328:	2164      	movs	r1, #100	; 0x64
 800532a:	fb01 f303 	mul.w	r3, r1, r3
 800532e:	1ad3      	subs	r3, r2, r3
 8005330:	011b      	lsls	r3, r3, #4
 8005332:	3332      	adds	r3, #50	; 0x32
 8005334:	4a08      	ldr	r2, [pc, #32]	; (8005358 <UART_SetConfig+0x4e4>)
 8005336:	fba2 2303 	umull	r2, r3, r2, r3
 800533a:	095b      	lsrs	r3, r3, #5
 800533c:	f003 020f 	and.w	r2, r3, #15
 8005340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4422      	add	r2, r4
 8005348:	609a      	str	r2, [r3, #8]
}
 800534a:	bf00      	nop
 800534c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005350:	46bd      	mov	sp, r7
 8005352:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005356:	bf00      	nop
 8005358:	51eb851f 	.word	0x51eb851f

0800535c <__errno>:
 800535c:	4b01      	ldr	r3, [pc, #4]	; (8005364 <__errno+0x8>)
 800535e:	6818      	ldr	r0, [r3, #0]
 8005360:	4770      	bx	lr
 8005362:	bf00      	nop
 8005364:	2000000c 	.word	0x2000000c

08005368 <__libc_init_array>:
 8005368:	b570      	push	{r4, r5, r6, lr}
 800536a:	4d0d      	ldr	r5, [pc, #52]	; (80053a0 <__libc_init_array+0x38>)
 800536c:	4c0d      	ldr	r4, [pc, #52]	; (80053a4 <__libc_init_array+0x3c>)
 800536e:	1b64      	subs	r4, r4, r5
 8005370:	10a4      	asrs	r4, r4, #2
 8005372:	2600      	movs	r6, #0
 8005374:	42a6      	cmp	r6, r4
 8005376:	d109      	bne.n	800538c <__libc_init_array+0x24>
 8005378:	4d0b      	ldr	r5, [pc, #44]	; (80053a8 <__libc_init_array+0x40>)
 800537a:	4c0c      	ldr	r4, [pc, #48]	; (80053ac <__libc_init_array+0x44>)
 800537c:	f002 fd50 	bl	8007e20 <_init>
 8005380:	1b64      	subs	r4, r4, r5
 8005382:	10a4      	asrs	r4, r4, #2
 8005384:	2600      	movs	r6, #0
 8005386:	42a6      	cmp	r6, r4
 8005388:	d105      	bne.n	8005396 <__libc_init_array+0x2e>
 800538a:	bd70      	pop	{r4, r5, r6, pc}
 800538c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005390:	4798      	blx	r3
 8005392:	3601      	adds	r6, #1
 8005394:	e7ee      	b.n	8005374 <__libc_init_array+0xc>
 8005396:	f855 3b04 	ldr.w	r3, [r5], #4
 800539a:	4798      	blx	r3
 800539c:	3601      	adds	r6, #1
 800539e:	e7f2      	b.n	8005386 <__libc_init_array+0x1e>
 80053a0:	08008274 	.word	0x08008274
 80053a4:	08008274 	.word	0x08008274
 80053a8:	08008274 	.word	0x08008274
 80053ac:	08008278 	.word	0x08008278

080053b0 <memset>:
 80053b0:	4402      	add	r2, r0
 80053b2:	4603      	mov	r3, r0
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d100      	bne.n	80053ba <memset+0xa>
 80053b8:	4770      	bx	lr
 80053ba:	f803 1b01 	strb.w	r1, [r3], #1
 80053be:	e7f9      	b.n	80053b4 <memset+0x4>

080053c0 <__cvt>:
 80053c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053c4:	ec55 4b10 	vmov	r4, r5, d0
 80053c8:	2d00      	cmp	r5, #0
 80053ca:	460e      	mov	r6, r1
 80053cc:	4619      	mov	r1, r3
 80053ce:	462b      	mov	r3, r5
 80053d0:	bfbb      	ittet	lt
 80053d2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80053d6:	461d      	movlt	r5, r3
 80053d8:	2300      	movge	r3, #0
 80053da:	232d      	movlt	r3, #45	; 0x2d
 80053dc:	700b      	strb	r3, [r1, #0]
 80053de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80053e0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80053e4:	4691      	mov	r9, r2
 80053e6:	f023 0820 	bic.w	r8, r3, #32
 80053ea:	bfbc      	itt	lt
 80053ec:	4622      	movlt	r2, r4
 80053ee:	4614      	movlt	r4, r2
 80053f0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80053f4:	d005      	beq.n	8005402 <__cvt+0x42>
 80053f6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80053fa:	d100      	bne.n	80053fe <__cvt+0x3e>
 80053fc:	3601      	adds	r6, #1
 80053fe:	2102      	movs	r1, #2
 8005400:	e000      	b.n	8005404 <__cvt+0x44>
 8005402:	2103      	movs	r1, #3
 8005404:	ab03      	add	r3, sp, #12
 8005406:	9301      	str	r3, [sp, #4]
 8005408:	ab02      	add	r3, sp, #8
 800540a:	9300      	str	r3, [sp, #0]
 800540c:	ec45 4b10 	vmov	d0, r4, r5
 8005410:	4653      	mov	r3, sl
 8005412:	4632      	mov	r2, r6
 8005414:	f000 fce4 	bl	8005de0 <_dtoa_r>
 8005418:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800541c:	4607      	mov	r7, r0
 800541e:	d102      	bne.n	8005426 <__cvt+0x66>
 8005420:	f019 0f01 	tst.w	r9, #1
 8005424:	d022      	beq.n	800546c <__cvt+0xac>
 8005426:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800542a:	eb07 0906 	add.w	r9, r7, r6
 800542e:	d110      	bne.n	8005452 <__cvt+0x92>
 8005430:	783b      	ldrb	r3, [r7, #0]
 8005432:	2b30      	cmp	r3, #48	; 0x30
 8005434:	d10a      	bne.n	800544c <__cvt+0x8c>
 8005436:	2200      	movs	r2, #0
 8005438:	2300      	movs	r3, #0
 800543a:	4620      	mov	r0, r4
 800543c:	4629      	mov	r1, r5
 800543e:	f7fb fb63 	bl	8000b08 <__aeabi_dcmpeq>
 8005442:	b918      	cbnz	r0, 800544c <__cvt+0x8c>
 8005444:	f1c6 0601 	rsb	r6, r6, #1
 8005448:	f8ca 6000 	str.w	r6, [sl]
 800544c:	f8da 3000 	ldr.w	r3, [sl]
 8005450:	4499      	add	r9, r3
 8005452:	2200      	movs	r2, #0
 8005454:	2300      	movs	r3, #0
 8005456:	4620      	mov	r0, r4
 8005458:	4629      	mov	r1, r5
 800545a:	f7fb fb55 	bl	8000b08 <__aeabi_dcmpeq>
 800545e:	b108      	cbz	r0, 8005464 <__cvt+0xa4>
 8005460:	f8cd 900c 	str.w	r9, [sp, #12]
 8005464:	2230      	movs	r2, #48	; 0x30
 8005466:	9b03      	ldr	r3, [sp, #12]
 8005468:	454b      	cmp	r3, r9
 800546a:	d307      	bcc.n	800547c <__cvt+0xbc>
 800546c:	9b03      	ldr	r3, [sp, #12]
 800546e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005470:	1bdb      	subs	r3, r3, r7
 8005472:	4638      	mov	r0, r7
 8005474:	6013      	str	r3, [r2, #0]
 8005476:	b004      	add	sp, #16
 8005478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800547c:	1c59      	adds	r1, r3, #1
 800547e:	9103      	str	r1, [sp, #12]
 8005480:	701a      	strb	r2, [r3, #0]
 8005482:	e7f0      	b.n	8005466 <__cvt+0xa6>

08005484 <__exponent>:
 8005484:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005486:	4603      	mov	r3, r0
 8005488:	2900      	cmp	r1, #0
 800548a:	bfb8      	it	lt
 800548c:	4249      	neglt	r1, r1
 800548e:	f803 2b02 	strb.w	r2, [r3], #2
 8005492:	bfb4      	ite	lt
 8005494:	222d      	movlt	r2, #45	; 0x2d
 8005496:	222b      	movge	r2, #43	; 0x2b
 8005498:	2909      	cmp	r1, #9
 800549a:	7042      	strb	r2, [r0, #1]
 800549c:	dd2a      	ble.n	80054f4 <__exponent+0x70>
 800549e:	f10d 0407 	add.w	r4, sp, #7
 80054a2:	46a4      	mov	ip, r4
 80054a4:	270a      	movs	r7, #10
 80054a6:	46a6      	mov	lr, r4
 80054a8:	460a      	mov	r2, r1
 80054aa:	fb91 f6f7 	sdiv	r6, r1, r7
 80054ae:	fb07 1516 	mls	r5, r7, r6, r1
 80054b2:	3530      	adds	r5, #48	; 0x30
 80054b4:	2a63      	cmp	r2, #99	; 0x63
 80054b6:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80054ba:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80054be:	4631      	mov	r1, r6
 80054c0:	dcf1      	bgt.n	80054a6 <__exponent+0x22>
 80054c2:	3130      	adds	r1, #48	; 0x30
 80054c4:	f1ae 0502 	sub.w	r5, lr, #2
 80054c8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80054cc:	1c44      	adds	r4, r0, #1
 80054ce:	4629      	mov	r1, r5
 80054d0:	4561      	cmp	r1, ip
 80054d2:	d30a      	bcc.n	80054ea <__exponent+0x66>
 80054d4:	f10d 0209 	add.w	r2, sp, #9
 80054d8:	eba2 020e 	sub.w	r2, r2, lr
 80054dc:	4565      	cmp	r5, ip
 80054de:	bf88      	it	hi
 80054e0:	2200      	movhi	r2, #0
 80054e2:	4413      	add	r3, r2
 80054e4:	1a18      	subs	r0, r3, r0
 80054e6:	b003      	add	sp, #12
 80054e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80054ee:	f804 2f01 	strb.w	r2, [r4, #1]!
 80054f2:	e7ed      	b.n	80054d0 <__exponent+0x4c>
 80054f4:	2330      	movs	r3, #48	; 0x30
 80054f6:	3130      	adds	r1, #48	; 0x30
 80054f8:	7083      	strb	r3, [r0, #2]
 80054fa:	70c1      	strb	r1, [r0, #3]
 80054fc:	1d03      	adds	r3, r0, #4
 80054fe:	e7f1      	b.n	80054e4 <__exponent+0x60>

08005500 <_printf_float>:
 8005500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005504:	ed2d 8b02 	vpush	{d8}
 8005508:	b08d      	sub	sp, #52	; 0x34
 800550a:	460c      	mov	r4, r1
 800550c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005510:	4616      	mov	r6, r2
 8005512:	461f      	mov	r7, r3
 8005514:	4605      	mov	r5, r0
 8005516:	f001 fb47 	bl	8006ba8 <_localeconv_r>
 800551a:	f8d0 a000 	ldr.w	sl, [r0]
 800551e:	4650      	mov	r0, sl
 8005520:	f7fa fe76 	bl	8000210 <strlen>
 8005524:	2300      	movs	r3, #0
 8005526:	930a      	str	r3, [sp, #40]	; 0x28
 8005528:	6823      	ldr	r3, [r4, #0]
 800552a:	9305      	str	r3, [sp, #20]
 800552c:	f8d8 3000 	ldr.w	r3, [r8]
 8005530:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005534:	3307      	adds	r3, #7
 8005536:	f023 0307 	bic.w	r3, r3, #7
 800553a:	f103 0208 	add.w	r2, r3, #8
 800553e:	f8c8 2000 	str.w	r2, [r8]
 8005542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005546:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800554a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800554e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005552:	9307      	str	r3, [sp, #28]
 8005554:	f8cd 8018 	str.w	r8, [sp, #24]
 8005558:	ee08 0a10 	vmov	s16, r0
 800555c:	4b9f      	ldr	r3, [pc, #636]	; (80057dc <_printf_float+0x2dc>)
 800555e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005562:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005566:	f7fb fb01 	bl	8000b6c <__aeabi_dcmpun>
 800556a:	bb88      	cbnz	r0, 80055d0 <_printf_float+0xd0>
 800556c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005570:	4b9a      	ldr	r3, [pc, #616]	; (80057dc <_printf_float+0x2dc>)
 8005572:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005576:	f7fb fadb 	bl	8000b30 <__aeabi_dcmple>
 800557a:	bb48      	cbnz	r0, 80055d0 <_printf_float+0xd0>
 800557c:	2200      	movs	r2, #0
 800557e:	2300      	movs	r3, #0
 8005580:	4640      	mov	r0, r8
 8005582:	4649      	mov	r1, r9
 8005584:	f7fb faca 	bl	8000b1c <__aeabi_dcmplt>
 8005588:	b110      	cbz	r0, 8005590 <_printf_float+0x90>
 800558a:	232d      	movs	r3, #45	; 0x2d
 800558c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005590:	4b93      	ldr	r3, [pc, #588]	; (80057e0 <_printf_float+0x2e0>)
 8005592:	4894      	ldr	r0, [pc, #592]	; (80057e4 <_printf_float+0x2e4>)
 8005594:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005598:	bf94      	ite	ls
 800559a:	4698      	movls	r8, r3
 800559c:	4680      	movhi	r8, r0
 800559e:	2303      	movs	r3, #3
 80055a0:	6123      	str	r3, [r4, #16]
 80055a2:	9b05      	ldr	r3, [sp, #20]
 80055a4:	f023 0204 	bic.w	r2, r3, #4
 80055a8:	6022      	str	r2, [r4, #0]
 80055aa:	f04f 0900 	mov.w	r9, #0
 80055ae:	9700      	str	r7, [sp, #0]
 80055b0:	4633      	mov	r3, r6
 80055b2:	aa0b      	add	r2, sp, #44	; 0x2c
 80055b4:	4621      	mov	r1, r4
 80055b6:	4628      	mov	r0, r5
 80055b8:	f000 f9d8 	bl	800596c <_printf_common>
 80055bc:	3001      	adds	r0, #1
 80055be:	f040 8090 	bne.w	80056e2 <_printf_float+0x1e2>
 80055c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055c6:	b00d      	add	sp, #52	; 0x34
 80055c8:	ecbd 8b02 	vpop	{d8}
 80055cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055d0:	4642      	mov	r2, r8
 80055d2:	464b      	mov	r3, r9
 80055d4:	4640      	mov	r0, r8
 80055d6:	4649      	mov	r1, r9
 80055d8:	f7fb fac8 	bl	8000b6c <__aeabi_dcmpun>
 80055dc:	b140      	cbz	r0, 80055f0 <_printf_float+0xf0>
 80055de:	464b      	mov	r3, r9
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	bfbc      	itt	lt
 80055e4:	232d      	movlt	r3, #45	; 0x2d
 80055e6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80055ea:	487f      	ldr	r0, [pc, #508]	; (80057e8 <_printf_float+0x2e8>)
 80055ec:	4b7f      	ldr	r3, [pc, #508]	; (80057ec <_printf_float+0x2ec>)
 80055ee:	e7d1      	b.n	8005594 <_printf_float+0x94>
 80055f0:	6863      	ldr	r3, [r4, #4]
 80055f2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80055f6:	9206      	str	r2, [sp, #24]
 80055f8:	1c5a      	adds	r2, r3, #1
 80055fa:	d13f      	bne.n	800567c <_printf_float+0x17c>
 80055fc:	2306      	movs	r3, #6
 80055fe:	6063      	str	r3, [r4, #4]
 8005600:	9b05      	ldr	r3, [sp, #20]
 8005602:	6861      	ldr	r1, [r4, #4]
 8005604:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005608:	2300      	movs	r3, #0
 800560a:	9303      	str	r3, [sp, #12]
 800560c:	ab0a      	add	r3, sp, #40	; 0x28
 800560e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005612:	ab09      	add	r3, sp, #36	; 0x24
 8005614:	ec49 8b10 	vmov	d0, r8, r9
 8005618:	9300      	str	r3, [sp, #0]
 800561a:	6022      	str	r2, [r4, #0]
 800561c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005620:	4628      	mov	r0, r5
 8005622:	f7ff fecd 	bl	80053c0 <__cvt>
 8005626:	9b06      	ldr	r3, [sp, #24]
 8005628:	9909      	ldr	r1, [sp, #36]	; 0x24
 800562a:	2b47      	cmp	r3, #71	; 0x47
 800562c:	4680      	mov	r8, r0
 800562e:	d108      	bne.n	8005642 <_printf_float+0x142>
 8005630:	1cc8      	adds	r0, r1, #3
 8005632:	db02      	blt.n	800563a <_printf_float+0x13a>
 8005634:	6863      	ldr	r3, [r4, #4]
 8005636:	4299      	cmp	r1, r3
 8005638:	dd41      	ble.n	80056be <_printf_float+0x1be>
 800563a:	f1ab 0b02 	sub.w	fp, fp, #2
 800563e:	fa5f fb8b 	uxtb.w	fp, fp
 8005642:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005646:	d820      	bhi.n	800568a <_printf_float+0x18a>
 8005648:	3901      	subs	r1, #1
 800564a:	465a      	mov	r2, fp
 800564c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005650:	9109      	str	r1, [sp, #36]	; 0x24
 8005652:	f7ff ff17 	bl	8005484 <__exponent>
 8005656:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005658:	1813      	adds	r3, r2, r0
 800565a:	2a01      	cmp	r2, #1
 800565c:	4681      	mov	r9, r0
 800565e:	6123      	str	r3, [r4, #16]
 8005660:	dc02      	bgt.n	8005668 <_printf_float+0x168>
 8005662:	6822      	ldr	r2, [r4, #0]
 8005664:	07d2      	lsls	r2, r2, #31
 8005666:	d501      	bpl.n	800566c <_printf_float+0x16c>
 8005668:	3301      	adds	r3, #1
 800566a:	6123      	str	r3, [r4, #16]
 800566c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005670:	2b00      	cmp	r3, #0
 8005672:	d09c      	beq.n	80055ae <_printf_float+0xae>
 8005674:	232d      	movs	r3, #45	; 0x2d
 8005676:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800567a:	e798      	b.n	80055ae <_printf_float+0xae>
 800567c:	9a06      	ldr	r2, [sp, #24]
 800567e:	2a47      	cmp	r2, #71	; 0x47
 8005680:	d1be      	bne.n	8005600 <_printf_float+0x100>
 8005682:	2b00      	cmp	r3, #0
 8005684:	d1bc      	bne.n	8005600 <_printf_float+0x100>
 8005686:	2301      	movs	r3, #1
 8005688:	e7b9      	b.n	80055fe <_printf_float+0xfe>
 800568a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800568e:	d118      	bne.n	80056c2 <_printf_float+0x1c2>
 8005690:	2900      	cmp	r1, #0
 8005692:	6863      	ldr	r3, [r4, #4]
 8005694:	dd0b      	ble.n	80056ae <_printf_float+0x1ae>
 8005696:	6121      	str	r1, [r4, #16]
 8005698:	b913      	cbnz	r3, 80056a0 <_printf_float+0x1a0>
 800569a:	6822      	ldr	r2, [r4, #0]
 800569c:	07d0      	lsls	r0, r2, #31
 800569e:	d502      	bpl.n	80056a6 <_printf_float+0x1a6>
 80056a0:	3301      	adds	r3, #1
 80056a2:	440b      	add	r3, r1
 80056a4:	6123      	str	r3, [r4, #16]
 80056a6:	65a1      	str	r1, [r4, #88]	; 0x58
 80056a8:	f04f 0900 	mov.w	r9, #0
 80056ac:	e7de      	b.n	800566c <_printf_float+0x16c>
 80056ae:	b913      	cbnz	r3, 80056b6 <_printf_float+0x1b6>
 80056b0:	6822      	ldr	r2, [r4, #0]
 80056b2:	07d2      	lsls	r2, r2, #31
 80056b4:	d501      	bpl.n	80056ba <_printf_float+0x1ba>
 80056b6:	3302      	adds	r3, #2
 80056b8:	e7f4      	b.n	80056a4 <_printf_float+0x1a4>
 80056ba:	2301      	movs	r3, #1
 80056bc:	e7f2      	b.n	80056a4 <_printf_float+0x1a4>
 80056be:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80056c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056c4:	4299      	cmp	r1, r3
 80056c6:	db05      	blt.n	80056d4 <_printf_float+0x1d4>
 80056c8:	6823      	ldr	r3, [r4, #0]
 80056ca:	6121      	str	r1, [r4, #16]
 80056cc:	07d8      	lsls	r0, r3, #31
 80056ce:	d5ea      	bpl.n	80056a6 <_printf_float+0x1a6>
 80056d0:	1c4b      	adds	r3, r1, #1
 80056d2:	e7e7      	b.n	80056a4 <_printf_float+0x1a4>
 80056d4:	2900      	cmp	r1, #0
 80056d6:	bfd4      	ite	le
 80056d8:	f1c1 0202 	rsble	r2, r1, #2
 80056dc:	2201      	movgt	r2, #1
 80056de:	4413      	add	r3, r2
 80056e0:	e7e0      	b.n	80056a4 <_printf_float+0x1a4>
 80056e2:	6823      	ldr	r3, [r4, #0]
 80056e4:	055a      	lsls	r2, r3, #21
 80056e6:	d407      	bmi.n	80056f8 <_printf_float+0x1f8>
 80056e8:	6923      	ldr	r3, [r4, #16]
 80056ea:	4642      	mov	r2, r8
 80056ec:	4631      	mov	r1, r6
 80056ee:	4628      	mov	r0, r5
 80056f0:	47b8      	blx	r7
 80056f2:	3001      	adds	r0, #1
 80056f4:	d12c      	bne.n	8005750 <_printf_float+0x250>
 80056f6:	e764      	b.n	80055c2 <_printf_float+0xc2>
 80056f8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80056fc:	f240 80e0 	bls.w	80058c0 <_printf_float+0x3c0>
 8005700:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005704:	2200      	movs	r2, #0
 8005706:	2300      	movs	r3, #0
 8005708:	f7fb f9fe 	bl	8000b08 <__aeabi_dcmpeq>
 800570c:	2800      	cmp	r0, #0
 800570e:	d034      	beq.n	800577a <_printf_float+0x27a>
 8005710:	4a37      	ldr	r2, [pc, #220]	; (80057f0 <_printf_float+0x2f0>)
 8005712:	2301      	movs	r3, #1
 8005714:	4631      	mov	r1, r6
 8005716:	4628      	mov	r0, r5
 8005718:	47b8      	blx	r7
 800571a:	3001      	adds	r0, #1
 800571c:	f43f af51 	beq.w	80055c2 <_printf_float+0xc2>
 8005720:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005724:	429a      	cmp	r2, r3
 8005726:	db02      	blt.n	800572e <_printf_float+0x22e>
 8005728:	6823      	ldr	r3, [r4, #0]
 800572a:	07d8      	lsls	r0, r3, #31
 800572c:	d510      	bpl.n	8005750 <_printf_float+0x250>
 800572e:	ee18 3a10 	vmov	r3, s16
 8005732:	4652      	mov	r2, sl
 8005734:	4631      	mov	r1, r6
 8005736:	4628      	mov	r0, r5
 8005738:	47b8      	blx	r7
 800573a:	3001      	adds	r0, #1
 800573c:	f43f af41 	beq.w	80055c2 <_printf_float+0xc2>
 8005740:	f04f 0800 	mov.w	r8, #0
 8005744:	f104 091a 	add.w	r9, r4, #26
 8005748:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800574a:	3b01      	subs	r3, #1
 800574c:	4543      	cmp	r3, r8
 800574e:	dc09      	bgt.n	8005764 <_printf_float+0x264>
 8005750:	6823      	ldr	r3, [r4, #0]
 8005752:	079b      	lsls	r3, r3, #30
 8005754:	f100 8105 	bmi.w	8005962 <_printf_float+0x462>
 8005758:	68e0      	ldr	r0, [r4, #12]
 800575a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800575c:	4298      	cmp	r0, r3
 800575e:	bfb8      	it	lt
 8005760:	4618      	movlt	r0, r3
 8005762:	e730      	b.n	80055c6 <_printf_float+0xc6>
 8005764:	2301      	movs	r3, #1
 8005766:	464a      	mov	r2, r9
 8005768:	4631      	mov	r1, r6
 800576a:	4628      	mov	r0, r5
 800576c:	47b8      	blx	r7
 800576e:	3001      	adds	r0, #1
 8005770:	f43f af27 	beq.w	80055c2 <_printf_float+0xc2>
 8005774:	f108 0801 	add.w	r8, r8, #1
 8005778:	e7e6      	b.n	8005748 <_printf_float+0x248>
 800577a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800577c:	2b00      	cmp	r3, #0
 800577e:	dc39      	bgt.n	80057f4 <_printf_float+0x2f4>
 8005780:	4a1b      	ldr	r2, [pc, #108]	; (80057f0 <_printf_float+0x2f0>)
 8005782:	2301      	movs	r3, #1
 8005784:	4631      	mov	r1, r6
 8005786:	4628      	mov	r0, r5
 8005788:	47b8      	blx	r7
 800578a:	3001      	adds	r0, #1
 800578c:	f43f af19 	beq.w	80055c2 <_printf_float+0xc2>
 8005790:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005794:	4313      	orrs	r3, r2
 8005796:	d102      	bne.n	800579e <_printf_float+0x29e>
 8005798:	6823      	ldr	r3, [r4, #0]
 800579a:	07d9      	lsls	r1, r3, #31
 800579c:	d5d8      	bpl.n	8005750 <_printf_float+0x250>
 800579e:	ee18 3a10 	vmov	r3, s16
 80057a2:	4652      	mov	r2, sl
 80057a4:	4631      	mov	r1, r6
 80057a6:	4628      	mov	r0, r5
 80057a8:	47b8      	blx	r7
 80057aa:	3001      	adds	r0, #1
 80057ac:	f43f af09 	beq.w	80055c2 <_printf_float+0xc2>
 80057b0:	f04f 0900 	mov.w	r9, #0
 80057b4:	f104 0a1a 	add.w	sl, r4, #26
 80057b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057ba:	425b      	negs	r3, r3
 80057bc:	454b      	cmp	r3, r9
 80057be:	dc01      	bgt.n	80057c4 <_printf_float+0x2c4>
 80057c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057c2:	e792      	b.n	80056ea <_printf_float+0x1ea>
 80057c4:	2301      	movs	r3, #1
 80057c6:	4652      	mov	r2, sl
 80057c8:	4631      	mov	r1, r6
 80057ca:	4628      	mov	r0, r5
 80057cc:	47b8      	blx	r7
 80057ce:	3001      	adds	r0, #1
 80057d0:	f43f aef7 	beq.w	80055c2 <_printf_float+0xc2>
 80057d4:	f109 0901 	add.w	r9, r9, #1
 80057d8:	e7ee      	b.n	80057b8 <_printf_float+0x2b8>
 80057da:	bf00      	nop
 80057dc:	7fefffff 	.word	0x7fefffff
 80057e0:	08007e94 	.word	0x08007e94
 80057e4:	08007e98 	.word	0x08007e98
 80057e8:	08007ea0 	.word	0x08007ea0
 80057ec:	08007e9c 	.word	0x08007e9c
 80057f0:	08007ea4 	.word	0x08007ea4
 80057f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80057f6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80057f8:	429a      	cmp	r2, r3
 80057fa:	bfa8      	it	ge
 80057fc:	461a      	movge	r2, r3
 80057fe:	2a00      	cmp	r2, #0
 8005800:	4691      	mov	r9, r2
 8005802:	dc37      	bgt.n	8005874 <_printf_float+0x374>
 8005804:	f04f 0b00 	mov.w	fp, #0
 8005808:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800580c:	f104 021a 	add.w	r2, r4, #26
 8005810:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005812:	9305      	str	r3, [sp, #20]
 8005814:	eba3 0309 	sub.w	r3, r3, r9
 8005818:	455b      	cmp	r3, fp
 800581a:	dc33      	bgt.n	8005884 <_printf_float+0x384>
 800581c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005820:	429a      	cmp	r2, r3
 8005822:	db3b      	blt.n	800589c <_printf_float+0x39c>
 8005824:	6823      	ldr	r3, [r4, #0]
 8005826:	07da      	lsls	r2, r3, #31
 8005828:	d438      	bmi.n	800589c <_printf_float+0x39c>
 800582a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800582c:	9a05      	ldr	r2, [sp, #20]
 800582e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005830:	1a9a      	subs	r2, r3, r2
 8005832:	eba3 0901 	sub.w	r9, r3, r1
 8005836:	4591      	cmp	r9, r2
 8005838:	bfa8      	it	ge
 800583a:	4691      	movge	r9, r2
 800583c:	f1b9 0f00 	cmp.w	r9, #0
 8005840:	dc35      	bgt.n	80058ae <_printf_float+0x3ae>
 8005842:	f04f 0800 	mov.w	r8, #0
 8005846:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800584a:	f104 0a1a 	add.w	sl, r4, #26
 800584e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005852:	1a9b      	subs	r3, r3, r2
 8005854:	eba3 0309 	sub.w	r3, r3, r9
 8005858:	4543      	cmp	r3, r8
 800585a:	f77f af79 	ble.w	8005750 <_printf_float+0x250>
 800585e:	2301      	movs	r3, #1
 8005860:	4652      	mov	r2, sl
 8005862:	4631      	mov	r1, r6
 8005864:	4628      	mov	r0, r5
 8005866:	47b8      	blx	r7
 8005868:	3001      	adds	r0, #1
 800586a:	f43f aeaa 	beq.w	80055c2 <_printf_float+0xc2>
 800586e:	f108 0801 	add.w	r8, r8, #1
 8005872:	e7ec      	b.n	800584e <_printf_float+0x34e>
 8005874:	4613      	mov	r3, r2
 8005876:	4631      	mov	r1, r6
 8005878:	4642      	mov	r2, r8
 800587a:	4628      	mov	r0, r5
 800587c:	47b8      	blx	r7
 800587e:	3001      	adds	r0, #1
 8005880:	d1c0      	bne.n	8005804 <_printf_float+0x304>
 8005882:	e69e      	b.n	80055c2 <_printf_float+0xc2>
 8005884:	2301      	movs	r3, #1
 8005886:	4631      	mov	r1, r6
 8005888:	4628      	mov	r0, r5
 800588a:	9205      	str	r2, [sp, #20]
 800588c:	47b8      	blx	r7
 800588e:	3001      	adds	r0, #1
 8005890:	f43f ae97 	beq.w	80055c2 <_printf_float+0xc2>
 8005894:	9a05      	ldr	r2, [sp, #20]
 8005896:	f10b 0b01 	add.w	fp, fp, #1
 800589a:	e7b9      	b.n	8005810 <_printf_float+0x310>
 800589c:	ee18 3a10 	vmov	r3, s16
 80058a0:	4652      	mov	r2, sl
 80058a2:	4631      	mov	r1, r6
 80058a4:	4628      	mov	r0, r5
 80058a6:	47b8      	blx	r7
 80058a8:	3001      	adds	r0, #1
 80058aa:	d1be      	bne.n	800582a <_printf_float+0x32a>
 80058ac:	e689      	b.n	80055c2 <_printf_float+0xc2>
 80058ae:	9a05      	ldr	r2, [sp, #20]
 80058b0:	464b      	mov	r3, r9
 80058b2:	4442      	add	r2, r8
 80058b4:	4631      	mov	r1, r6
 80058b6:	4628      	mov	r0, r5
 80058b8:	47b8      	blx	r7
 80058ba:	3001      	adds	r0, #1
 80058bc:	d1c1      	bne.n	8005842 <_printf_float+0x342>
 80058be:	e680      	b.n	80055c2 <_printf_float+0xc2>
 80058c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80058c2:	2a01      	cmp	r2, #1
 80058c4:	dc01      	bgt.n	80058ca <_printf_float+0x3ca>
 80058c6:	07db      	lsls	r3, r3, #31
 80058c8:	d538      	bpl.n	800593c <_printf_float+0x43c>
 80058ca:	2301      	movs	r3, #1
 80058cc:	4642      	mov	r2, r8
 80058ce:	4631      	mov	r1, r6
 80058d0:	4628      	mov	r0, r5
 80058d2:	47b8      	blx	r7
 80058d4:	3001      	adds	r0, #1
 80058d6:	f43f ae74 	beq.w	80055c2 <_printf_float+0xc2>
 80058da:	ee18 3a10 	vmov	r3, s16
 80058de:	4652      	mov	r2, sl
 80058e0:	4631      	mov	r1, r6
 80058e2:	4628      	mov	r0, r5
 80058e4:	47b8      	blx	r7
 80058e6:	3001      	adds	r0, #1
 80058e8:	f43f ae6b 	beq.w	80055c2 <_printf_float+0xc2>
 80058ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80058f0:	2200      	movs	r2, #0
 80058f2:	2300      	movs	r3, #0
 80058f4:	f7fb f908 	bl	8000b08 <__aeabi_dcmpeq>
 80058f8:	b9d8      	cbnz	r0, 8005932 <_printf_float+0x432>
 80058fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058fc:	f108 0201 	add.w	r2, r8, #1
 8005900:	3b01      	subs	r3, #1
 8005902:	4631      	mov	r1, r6
 8005904:	4628      	mov	r0, r5
 8005906:	47b8      	blx	r7
 8005908:	3001      	adds	r0, #1
 800590a:	d10e      	bne.n	800592a <_printf_float+0x42a>
 800590c:	e659      	b.n	80055c2 <_printf_float+0xc2>
 800590e:	2301      	movs	r3, #1
 8005910:	4652      	mov	r2, sl
 8005912:	4631      	mov	r1, r6
 8005914:	4628      	mov	r0, r5
 8005916:	47b8      	blx	r7
 8005918:	3001      	adds	r0, #1
 800591a:	f43f ae52 	beq.w	80055c2 <_printf_float+0xc2>
 800591e:	f108 0801 	add.w	r8, r8, #1
 8005922:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005924:	3b01      	subs	r3, #1
 8005926:	4543      	cmp	r3, r8
 8005928:	dcf1      	bgt.n	800590e <_printf_float+0x40e>
 800592a:	464b      	mov	r3, r9
 800592c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005930:	e6dc      	b.n	80056ec <_printf_float+0x1ec>
 8005932:	f04f 0800 	mov.w	r8, #0
 8005936:	f104 0a1a 	add.w	sl, r4, #26
 800593a:	e7f2      	b.n	8005922 <_printf_float+0x422>
 800593c:	2301      	movs	r3, #1
 800593e:	4642      	mov	r2, r8
 8005940:	e7df      	b.n	8005902 <_printf_float+0x402>
 8005942:	2301      	movs	r3, #1
 8005944:	464a      	mov	r2, r9
 8005946:	4631      	mov	r1, r6
 8005948:	4628      	mov	r0, r5
 800594a:	47b8      	blx	r7
 800594c:	3001      	adds	r0, #1
 800594e:	f43f ae38 	beq.w	80055c2 <_printf_float+0xc2>
 8005952:	f108 0801 	add.w	r8, r8, #1
 8005956:	68e3      	ldr	r3, [r4, #12]
 8005958:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800595a:	1a5b      	subs	r3, r3, r1
 800595c:	4543      	cmp	r3, r8
 800595e:	dcf0      	bgt.n	8005942 <_printf_float+0x442>
 8005960:	e6fa      	b.n	8005758 <_printf_float+0x258>
 8005962:	f04f 0800 	mov.w	r8, #0
 8005966:	f104 0919 	add.w	r9, r4, #25
 800596a:	e7f4      	b.n	8005956 <_printf_float+0x456>

0800596c <_printf_common>:
 800596c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005970:	4616      	mov	r6, r2
 8005972:	4699      	mov	r9, r3
 8005974:	688a      	ldr	r2, [r1, #8]
 8005976:	690b      	ldr	r3, [r1, #16]
 8005978:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800597c:	4293      	cmp	r3, r2
 800597e:	bfb8      	it	lt
 8005980:	4613      	movlt	r3, r2
 8005982:	6033      	str	r3, [r6, #0]
 8005984:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005988:	4607      	mov	r7, r0
 800598a:	460c      	mov	r4, r1
 800598c:	b10a      	cbz	r2, 8005992 <_printf_common+0x26>
 800598e:	3301      	adds	r3, #1
 8005990:	6033      	str	r3, [r6, #0]
 8005992:	6823      	ldr	r3, [r4, #0]
 8005994:	0699      	lsls	r1, r3, #26
 8005996:	bf42      	ittt	mi
 8005998:	6833      	ldrmi	r3, [r6, #0]
 800599a:	3302      	addmi	r3, #2
 800599c:	6033      	strmi	r3, [r6, #0]
 800599e:	6825      	ldr	r5, [r4, #0]
 80059a0:	f015 0506 	ands.w	r5, r5, #6
 80059a4:	d106      	bne.n	80059b4 <_printf_common+0x48>
 80059a6:	f104 0a19 	add.w	sl, r4, #25
 80059aa:	68e3      	ldr	r3, [r4, #12]
 80059ac:	6832      	ldr	r2, [r6, #0]
 80059ae:	1a9b      	subs	r3, r3, r2
 80059b0:	42ab      	cmp	r3, r5
 80059b2:	dc26      	bgt.n	8005a02 <_printf_common+0x96>
 80059b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80059b8:	1e13      	subs	r3, r2, #0
 80059ba:	6822      	ldr	r2, [r4, #0]
 80059bc:	bf18      	it	ne
 80059be:	2301      	movne	r3, #1
 80059c0:	0692      	lsls	r2, r2, #26
 80059c2:	d42b      	bmi.n	8005a1c <_printf_common+0xb0>
 80059c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80059c8:	4649      	mov	r1, r9
 80059ca:	4638      	mov	r0, r7
 80059cc:	47c0      	blx	r8
 80059ce:	3001      	adds	r0, #1
 80059d0:	d01e      	beq.n	8005a10 <_printf_common+0xa4>
 80059d2:	6823      	ldr	r3, [r4, #0]
 80059d4:	68e5      	ldr	r5, [r4, #12]
 80059d6:	6832      	ldr	r2, [r6, #0]
 80059d8:	f003 0306 	and.w	r3, r3, #6
 80059dc:	2b04      	cmp	r3, #4
 80059de:	bf08      	it	eq
 80059e0:	1aad      	subeq	r5, r5, r2
 80059e2:	68a3      	ldr	r3, [r4, #8]
 80059e4:	6922      	ldr	r2, [r4, #16]
 80059e6:	bf0c      	ite	eq
 80059e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059ec:	2500      	movne	r5, #0
 80059ee:	4293      	cmp	r3, r2
 80059f0:	bfc4      	itt	gt
 80059f2:	1a9b      	subgt	r3, r3, r2
 80059f4:	18ed      	addgt	r5, r5, r3
 80059f6:	2600      	movs	r6, #0
 80059f8:	341a      	adds	r4, #26
 80059fa:	42b5      	cmp	r5, r6
 80059fc:	d11a      	bne.n	8005a34 <_printf_common+0xc8>
 80059fe:	2000      	movs	r0, #0
 8005a00:	e008      	b.n	8005a14 <_printf_common+0xa8>
 8005a02:	2301      	movs	r3, #1
 8005a04:	4652      	mov	r2, sl
 8005a06:	4649      	mov	r1, r9
 8005a08:	4638      	mov	r0, r7
 8005a0a:	47c0      	blx	r8
 8005a0c:	3001      	adds	r0, #1
 8005a0e:	d103      	bne.n	8005a18 <_printf_common+0xac>
 8005a10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a18:	3501      	adds	r5, #1
 8005a1a:	e7c6      	b.n	80059aa <_printf_common+0x3e>
 8005a1c:	18e1      	adds	r1, r4, r3
 8005a1e:	1c5a      	adds	r2, r3, #1
 8005a20:	2030      	movs	r0, #48	; 0x30
 8005a22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005a26:	4422      	add	r2, r4
 8005a28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005a2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005a30:	3302      	adds	r3, #2
 8005a32:	e7c7      	b.n	80059c4 <_printf_common+0x58>
 8005a34:	2301      	movs	r3, #1
 8005a36:	4622      	mov	r2, r4
 8005a38:	4649      	mov	r1, r9
 8005a3a:	4638      	mov	r0, r7
 8005a3c:	47c0      	blx	r8
 8005a3e:	3001      	adds	r0, #1
 8005a40:	d0e6      	beq.n	8005a10 <_printf_common+0xa4>
 8005a42:	3601      	adds	r6, #1
 8005a44:	e7d9      	b.n	80059fa <_printf_common+0x8e>
	...

08005a48 <_printf_i>:
 8005a48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a4c:	7e0f      	ldrb	r7, [r1, #24]
 8005a4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005a50:	2f78      	cmp	r7, #120	; 0x78
 8005a52:	4691      	mov	r9, r2
 8005a54:	4680      	mov	r8, r0
 8005a56:	460c      	mov	r4, r1
 8005a58:	469a      	mov	sl, r3
 8005a5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005a5e:	d807      	bhi.n	8005a70 <_printf_i+0x28>
 8005a60:	2f62      	cmp	r7, #98	; 0x62
 8005a62:	d80a      	bhi.n	8005a7a <_printf_i+0x32>
 8005a64:	2f00      	cmp	r7, #0
 8005a66:	f000 80d8 	beq.w	8005c1a <_printf_i+0x1d2>
 8005a6a:	2f58      	cmp	r7, #88	; 0x58
 8005a6c:	f000 80a3 	beq.w	8005bb6 <_printf_i+0x16e>
 8005a70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005a78:	e03a      	b.n	8005af0 <_printf_i+0xa8>
 8005a7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005a7e:	2b15      	cmp	r3, #21
 8005a80:	d8f6      	bhi.n	8005a70 <_printf_i+0x28>
 8005a82:	a101      	add	r1, pc, #4	; (adr r1, 8005a88 <_printf_i+0x40>)
 8005a84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a88:	08005ae1 	.word	0x08005ae1
 8005a8c:	08005af5 	.word	0x08005af5
 8005a90:	08005a71 	.word	0x08005a71
 8005a94:	08005a71 	.word	0x08005a71
 8005a98:	08005a71 	.word	0x08005a71
 8005a9c:	08005a71 	.word	0x08005a71
 8005aa0:	08005af5 	.word	0x08005af5
 8005aa4:	08005a71 	.word	0x08005a71
 8005aa8:	08005a71 	.word	0x08005a71
 8005aac:	08005a71 	.word	0x08005a71
 8005ab0:	08005a71 	.word	0x08005a71
 8005ab4:	08005c01 	.word	0x08005c01
 8005ab8:	08005b25 	.word	0x08005b25
 8005abc:	08005be3 	.word	0x08005be3
 8005ac0:	08005a71 	.word	0x08005a71
 8005ac4:	08005a71 	.word	0x08005a71
 8005ac8:	08005c23 	.word	0x08005c23
 8005acc:	08005a71 	.word	0x08005a71
 8005ad0:	08005b25 	.word	0x08005b25
 8005ad4:	08005a71 	.word	0x08005a71
 8005ad8:	08005a71 	.word	0x08005a71
 8005adc:	08005beb 	.word	0x08005beb
 8005ae0:	682b      	ldr	r3, [r5, #0]
 8005ae2:	1d1a      	adds	r2, r3, #4
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	602a      	str	r2, [r5, #0]
 8005ae8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005aec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005af0:	2301      	movs	r3, #1
 8005af2:	e0a3      	b.n	8005c3c <_printf_i+0x1f4>
 8005af4:	6820      	ldr	r0, [r4, #0]
 8005af6:	6829      	ldr	r1, [r5, #0]
 8005af8:	0606      	lsls	r6, r0, #24
 8005afa:	f101 0304 	add.w	r3, r1, #4
 8005afe:	d50a      	bpl.n	8005b16 <_printf_i+0xce>
 8005b00:	680e      	ldr	r6, [r1, #0]
 8005b02:	602b      	str	r3, [r5, #0]
 8005b04:	2e00      	cmp	r6, #0
 8005b06:	da03      	bge.n	8005b10 <_printf_i+0xc8>
 8005b08:	232d      	movs	r3, #45	; 0x2d
 8005b0a:	4276      	negs	r6, r6
 8005b0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b10:	485e      	ldr	r0, [pc, #376]	; (8005c8c <_printf_i+0x244>)
 8005b12:	230a      	movs	r3, #10
 8005b14:	e019      	b.n	8005b4a <_printf_i+0x102>
 8005b16:	680e      	ldr	r6, [r1, #0]
 8005b18:	602b      	str	r3, [r5, #0]
 8005b1a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005b1e:	bf18      	it	ne
 8005b20:	b236      	sxthne	r6, r6
 8005b22:	e7ef      	b.n	8005b04 <_printf_i+0xbc>
 8005b24:	682b      	ldr	r3, [r5, #0]
 8005b26:	6820      	ldr	r0, [r4, #0]
 8005b28:	1d19      	adds	r1, r3, #4
 8005b2a:	6029      	str	r1, [r5, #0]
 8005b2c:	0601      	lsls	r1, r0, #24
 8005b2e:	d501      	bpl.n	8005b34 <_printf_i+0xec>
 8005b30:	681e      	ldr	r6, [r3, #0]
 8005b32:	e002      	b.n	8005b3a <_printf_i+0xf2>
 8005b34:	0646      	lsls	r6, r0, #25
 8005b36:	d5fb      	bpl.n	8005b30 <_printf_i+0xe8>
 8005b38:	881e      	ldrh	r6, [r3, #0]
 8005b3a:	4854      	ldr	r0, [pc, #336]	; (8005c8c <_printf_i+0x244>)
 8005b3c:	2f6f      	cmp	r7, #111	; 0x6f
 8005b3e:	bf0c      	ite	eq
 8005b40:	2308      	moveq	r3, #8
 8005b42:	230a      	movne	r3, #10
 8005b44:	2100      	movs	r1, #0
 8005b46:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005b4a:	6865      	ldr	r5, [r4, #4]
 8005b4c:	60a5      	str	r5, [r4, #8]
 8005b4e:	2d00      	cmp	r5, #0
 8005b50:	bfa2      	ittt	ge
 8005b52:	6821      	ldrge	r1, [r4, #0]
 8005b54:	f021 0104 	bicge.w	r1, r1, #4
 8005b58:	6021      	strge	r1, [r4, #0]
 8005b5a:	b90e      	cbnz	r6, 8005b60 <_printf_i+0x118>
 8005b5c:	2d00      	cmp	r5, #0
 8005b5e:	d04d      	beq.n	8005bfc <_printf_i+0x1b4>
 8005b60:	4615      	mov	r5, r2
 8005b62:	fbb6 f1f3 	udiv	r1, r6, r3
 8005b66:	fb03 6711 	mls	r7, r3, r1, r6
 8005b6a:	5dc7      	ldrb	r7, [r0, r7]
 8005b6c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005b70:	4637      	mov	r7, r6
 8005b72:	42bb      	cmp	r3, r7
 8005b74:	460e      	mov	r6, r1
 8005b76:	d9f4      	bls.n	8005b62 <_printf_i+0x11a>
 8005b78:	2b08      	cmp	r3, #8
 8005b7a:	d10b      	bne.n	8005b94 <_printf_i+0x14c>
 8005b7c:	6823      	ldr	r3, [r4, #0]
 8005b7e:	07de      	lsls	r6, r3, #31
 8005b80:	d508      	bpl.n	8005b94 <_printf_i+0x14c>
 8005b82:	6923      	ldr	r3, [r4, #16]
 8005b84:	6861      	ldr	r1, [r4, #4]
 8005b86:	4299      	cmp	r1, r3
 8005b88:	bfde      	ittt	le
 8005b8a:	2330      	movle	r3, #48	; 0x30
 8005b8c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005b90:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005b94:	1b52      	subs	r2, r2, r5
 8005b96:	6122      	str	r2, [r4, #16]
 8005b98:	f8cd a000 	str.w	sl, [sp]
 8005b9c:	464b      	mov	r3, r9
 8005b9e:	aa03      	add	r2, sp, #12
 8005ba0:	4621      	mov	r1, r4
 8005ba2:	4640      	mov	r0, r8
 8005ba4:	f7ff fee2 	bl	800596c <_printf_common>
 8005ba8:	3001      	adds	r0, #1
 8005baa:	d14c      	bne.n	8005c46 <_printf_i+0x1fe>
 8005bac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005bb0:	b004      	add	sp, #16
 8005bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bb6:	4835      	ldr	r0, [pc, #212]	; (8005c8c <_printf_i+0x244>)
 8005bb8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005bbc:	6829      	ldr	r1, [r5, #0]
 8005bbe:	6823      	ldr	r3, [r4, #0]
 8005bc0:	f851 6b04 	ldr.w	r6, [r1], #4
 8005bc4:	6029      	str	r1, [r5, #0]
 8005bc6:	061d      	lsls	r5, r3, #24
 8005bc8:	d514      	bpl.n	8005bf4 <_printf_i+0x1ac>
 8005bca:	07df      	lsls	r7, r3, #31
 8005bcc:	bf44      	itt	mi
 8005bce:	f043 0320 	orrmi.w	r3, r3, #32
 8005bd2:	6023      	strmi	r3, [r4, #0]
 8005bd4:	b91e      	cbnz	r6, 8005bde <_printf_i+0x196>
 8005bd6:	6823      	ldr	r3, [r4, #0]
 8005bd8:	f023 0320 	bic.w	r3, r3, #32
 8005bdc:	6023      	str	r3, [r4, #0]
 8005bde:	2310      	movs	r3, #16
 8005be0:	e7b0      	b.n	8005b44 <_printf_i+0xfc>
 8005be2:	6823      	ldr	r3, [r4, #0]
 8005be4:	f043 0320 	orr.w	r3, r3, #32
 8005be8:	6023      	str	r3, [r4, #0]
 8005bea:	2378      	movs	r3, #120	; 0x78
 8005bec:	4828      	ldr	r0, [pc, #160]	; (8005c90 <_printf_i+0x248>)
 8005bee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005bf2:	e7e3      	b.n	8005bbc <_printf_i+0x174>
 8005bf4:	0659      	lsls	r1, r3, #25
 8005bf6:	bf48      	it	mi
 8005bf8:	b2b6      	uxthmi	r6, r6
 8005bfa:	e7e6      	b.n	8005bca <_printf_i+0x182>
 8005bfc:	4615      	mov	r5, r2
 8005bfe:	e7bb      	b.n	8005b78 <_printf_i+0x130>
 8005c00:	682b      	ldr	r3, [r5, #0]
 8005c02:	6826      	ldr	r6, [r4, #0]
 8005c04:	6961      	ldr	r1, [r4, #20]
 8005c06:	1d18      	adds	r0, r3, #4
 8005c08:	6028      	str	r0, [r5, #0]
 8005c0a:	0635      	lsls	r5, r6, #24
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	d501      	bpl.n	8005c14 <_printf_i+0x1cc>
 8005c10:	6019      	str	r1, [r3, #0]
 8005c12:	e002      	b.n	8005c1a <_printf_i+0x1d2>
 8005c14:	0670      	lsls	r0, r6, #25
 8005c16:	d5fb      	bpl.n	8005c10 <_printf_i+0x1c8>
 8005c18:	8019      	strh	r1, [r3, #0]
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	6123      	str	r3, [r4, #16]
 8005c1e:	4615      	mov	r5, r2
 8005c20:	e7ba      	b.n	8005b98 <_printf_i+0x150>
 8005c22:	682b      	ldr	r3, [r5, #0]
 8005c24:	1d1a      	adds	r2, r3, #4
 8005c26:	602a      	str	r2, [r5, #0]
 8005c28:	681d      	ldr	r5, [r3, #0]
 8005c2a:	6862      	ldr	r2, [r4, #4]
 8005c2c:	2100      	movs	r1, #0
 8005c2e:	4628      	mov	r0, r5
 8005c30:	f7fa faf6 	bl	8000220 <memchr>
 8005c34:	b108      	cbz	r0, 8005c3a <_printf_i+0x1f2>
 8005c36:	1b40      	subs	r0, r0, r5
 8005c38:	6060      	str	r0, [r4, #4]
 8005c3a:	6863      	ldr	r3, [r4, #4]
 8005c3c:	6123      	str	r3, [r4, #16]
 8005c3e:	2300      	movs	r3, #0
 8005c40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c44:	e7a8      	b.n	8005b98 <_printf_i+0x150>
 8005c46:	6923      	ldr	r3, [r4, #16]
 8005c48:	462a      	mov	r2, r5
 8005c4a:	4649      	mov	r1, r9
 8005c4c:	4640      	mov	r0, r8
 8005c4e:	47d0      	blx	sl
 8005c50:	3001      	adds	r0, #1
 8005c52:	d0ab      	beq.n	8005bac <_printf_i+0x164>
 8005c54:	6823      	ldr	r3, [r4, #0]
 8005c56:	079b      	lsls	r3, r3, #30
 8005c58:	d413      	bmi.n	8005c82 <_printf_i+0x23a>
 8005c5a:	68e0      	ldr	r0, [r4, #12]
 8005c5c:	9b03      	ldr	r3, [sp, #12]
 8005c5e:	4298      	cmp	r0, r3
 8005c60:	bfb8      	it	lt
 8005c62:	4618      	movlt	r0, r3
 8005c64:	e7a4      	b.n	8005bb0 <_printf_i+0x168>
 8005c66:	2301      	movs	r3, #1
 8005c68:	4632      	mov	r2, r6
 8005c6a:	4649      	mov	r1, r9
 8005c6c:	4640      	mov	r0, r8
 8005c6e:	47d0      	blx	sl
 8005c70:	3001      	adds	r0, #1
 8005c72:	d09b      	beq.n	8005bac <_printf_i+0x164>
 8005c74:	3501      	adds	r5, #1
 8005c76:	68e3      	ldr	r3, [r4, #12]
 8005c78:	9903      	ldr	r1, [sp, #12]
 8005c7a:	1a5b      	subs	r3, r3, r1
 8005c7c:	42ab      	cmp	r3, r5
 8005c7e:	dcf2      	bgt.n	8005c66 <_printf_i+0x21e>
 8005c80:	e7eb      	b.n	8005c5a <_printf_i+0x212>
 8005c82:	2500      	movs	r5, #0
 8005c84:	f104 0619 	add.w	r6, r4, #25
 8005c88:	e7f5      	b.n	8005c76 <_printf_i+0x22e>
 8005c8a:	bf00      	nop
 8005c8c:	08007ea6 	.word	0x08007ea6
 8005c90:	08007eb7 	.word	0x08007eb7

08005c94 <iprintf>:
 8005c94:	b40f      	push	{r0, r1, r2, r3}
 8005c96:	4b0a      	ldr	r3, [pc, #40]	; (8005cc0 <iprintf+0x2c>)
 8005c98:	b513      	push	{r0, r1, r4, lr}
 8005c9a:	681c      	ldr	r4, [r3, #0]
 8005c9c:	b124      	cbz	r4, 8005ca8 <iprintf+0x14>
 8005c9e:	69a3      	ldr	r3, [r4, #24]
 8005ca0:	b913      	cbnz	r3, 8005ca8 <iprintf+0x14>
 8005ca2:	4620      	mov	r0, r4
 8005ca4:	f000 fee2 	bl	8006a6c <__sinit>
 8005ca8:	ab05      	add	r3, sp, #20
 8005caa:	9a04      	ldr	r2, [sp, #16]
 8005cac:	68a1      	ldr	r1, [r4, #8]
 8005cae:	9301      	str	r3, [sp, #4]
 8005cb0:	4620      	mov	r0, r4
 8005cb2:	f001 fc3b 	bl	800752c <_vfiprintf_r>
 8005cb6:	b002      	add	sp, #8
 8005cb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cbc:	b004      	add	sp, #16
 8005cbe:	4770      	bx	lr
 8005cc0:	2000000c 	.word	0x2000000c

08005cc4 <quorem>:
 8005cc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cc8:	6903      	ldr	r3, [r0, #16]
 8005cca:	690c      	ldr	r4, [r1, #16]
 8005ccc:	42a3      	cmp	r3, r4
 8005cce:	4607      	mov	r7, r0
 8005cd0:	f2c0 8081 	blt.w	8005dd6 <quorem+0x112>
 8005cd4:	3c01      	subs	r4, #1
 8005cd6:	f101 0814 	add.w	r8, r1, #20
 8005cda:	f100 0514 	add.w	r5, r0, #20
 8005cde:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ce2:	9301      	str	r3, [sp, #4]
 8005ce4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005ce8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005cec:	3301      	adds	r3, #1
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005cf4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005cf8:	fbb2 f6f3 	udiv	r6, r2, r3
 8005cfc:	d331      	bcc.n	8005d62 <quorem+0x9e>
 8005cfe:	f04f 0e00 	mov.w	lr, #0
 8005d02:	4640      	mov	r0, r8
 8005d04:	46ac      	mov	ip, r5
 8005d06:	46f2      	mov	sl, lr
 8005d08:	f850 2b04 	ldr.w	r2, [r0], #4
 8005d0c:	b293      	uxth	r3, r2
 8005d0e:	fb06 e303 	mla	r3, r6, r3, lr
 8005d12:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	ebaa 0303 	sub.w	r3, sl, r3
 8005d1c:	f8dc a000 	ldr.w	sl, [ip]
 8005d20:	0c12      	lsrs	r2, r2, #16
 8005d22:	fa13 f38a 	uxtah	r3, r3, sl
 8005d26:	fb06 e202 	mla	r2, r6, r2, lr
 8005d2a:	9300      	str	r3, [sp, #0]
 8005d2c:	9b00      	ldr	r3, [sp, #0]
 8005d2e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005d32:	b292      	uxth	r2, r2
 8005d34:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005d38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d3c:	f8bd 3000 	ldrh.w	r3, [sp]
 8005d40:	4581      	cmp	r9, r0
 8005d42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d46:	f84c 3b04 	str.w	r3, [ip], #4
 8005d4a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005d4e:	d2db      	bcs.n	8005d08 <quorem+0x44>
 8005d50:	f855 300b 	ldr.w	r3, [r5, fp]
 8005d54:	b92b      	cbnz	r3, 8005d62 <quorem+0x9e>
 8005d56:	9b01      	ldr	r3, [sp, #4]
 8005d58:	3b04      	subs	r3, #4
 8005d5a:	429d      	cmp	r5, r3
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	d32e      	bcc.n	8005dbe <quorem+0xfa>
 8005d60:	613c      	str	r4, [r7, #16]
 8005d62:	4638      	mov	r0, r7
 8005d64:	f001 f9c0 	bl	80070e8 <__mcmp>
 8005d68:	2800      	cmp	r0, #0
 8005d6a:	db24      	blt.n	8005db6 <quorem+0xf2>
 8005d6c:	3601      	adds	r6, #1
 8005d6e:	4628      	mov	r0, r5
 8005d70:	f04f 0c00 	mov.w	ip, #0
 8005d74:	f858 2b04 	ldr.w	r2, [r8], #4
 8005d78:	f8d0 e000 	ldr.w	lr, [r0]
 8005d7c:	b293      	uxth	r3, r2
 8005d7e:	ebac 0303 	sub.w	r3, ip, r3
 8005d82:	0c12      	lsrs	r2, r2, #16
 8005d84:	fa13 f38e 	uxtah	r3, r3, lr
 8005d88:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005d8c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d96:	45c1      	cmp	r9, r8
 8005d98:	f840 3b04 	str.w	r3, [r0], #4
 8005d9c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005da0:	d2e8      	bcs.n	8005d74 <quorem+0xb0>
 8005da2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005da6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005daa:	b922      	cbnz	r2, 8005db6 <quorem+0xf2>
 8005dac:	3b04      	subs	r3, #4
 8005dae:	429d      	cmp	r5, r3
 8005db0:	461a      	mov	r2, r3
 8005db2:	d30a      	bcc.n	8005dca <quorem+0x106>
 8005db4:	613c      	str	r4, [r7, #16]
 8005db6:	4630      	mov	r0, r6
 8005db8:	b003      	add	sp, #12
 8005dba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dbe:	6812      	ldr	r2, [r2, #0]
 8005dc0:	3b04      	subs	r3, #4
 8005dc2:	2a00      	cmp	r2, #0
 8005dc4:	d1cc      	bne.n	8005d60 <quorem+0x9c>
 8005dc6:	3c01      	subs	r4, #1
 8005dc8:	e7c7      	b.n	8005d5a <quorem+0x96>
 8005dca:	6812      	ldr	r2, [r2, #0]
 8005dcc:	3b04      	subs	r3, #4
 8005dce:	2a00      	cmp	r2, #0
 8005dd0:	d1f0      	bne.n	8005db4 <quorem+0xf0>
 8005dd2:	3c01      	subs	r4, #1
 8005dd4:	e7eb      	b.n	8005dae <quorem+0xea>
 8005dd6:	2000      	movs	r0, #0
 8005dd8:	e7ee      	b.n	8005db8 <quorem+0xf4>
 8005dda:	0000      	movs	r0, r0
 8005ddc:	0000      	movs	r0, r0
	...

08005de0 <_dtoa_r>:
 8005de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005de4:	ed2d 8b04 	vpush	{d8-d9}
 8005de8:	ec57 6b10 	vmov	r6, r7, d0
 8005dec:	b093      	sub	sp, #76	; 0x4c
 8005dee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005df0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005df4:	9106      	str	r1, [sp, #24]
 8005df6:	ee10 aa10 	vmov	sl, s0
 8005dfa:	4604      	mov	r4, r0
 8005dfc:	9209      	str	r2, [sp, #36]	; 0x24
 8005dfe:	930c      	str	r3, [sp, #48]	; 0x30
 8005e00:	46bb      	mov	fp, r7
 8005e02:	b975      	cbnz	r5, 8005e22 <_dtoa_r+0x42>
 8005e04:	2010      	movs	r0, #16
 8005e06:	f000 fed7 	bl	8006bb8 <malloc>
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	6260      	str	r0, [r4, #36]	; 0x24
 8005e0e:	b920      	cbnz	r0, 8005e1a <_dtoa_r+0x3a>
 8005e10:	4ba7      	ldr	r3, [pc, #668]	; (80060b0 <_dtoa_r+0x2d0>)
 8005e12:	21ea      	movs	r1, #234	; 0xea
 8005e14:	48a7      	ldr	r0, [pc, #668]	; (80060b4 <_dtoa_r+0x2d4>)
 8005e16:	f001 fddf 	bl	80079d8 <__assert_func>
 8005e1a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005e1e:	6005      	str	r5, [r0, #0]
 8005e20:	60c5      	str	r5, [r0, #12]
 8005e22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e24:	6819      	ldr	r1, [r3, #0]
 8005e26:	b151      	cbz	r1, 8005e3e <_dtoa_r+0x5e>
 8005e28:	685a      	ldr	r2, [r3, #4]
 8005e2a:	604a      	str	r2, [r1, #4]
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	4093      	lsls	r3, r2
 8005e30:	608b      	str	r3, [r1, #8]
 8005e32:	4620      	mov	r0, r4
 8005e34:	f000 ff16 	bl	8006c64 <_Bfree>
 8005e38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	601a      	str	r2, [r3, #0]
 8005e3e:	1e3b      	subs	r3, r7, #0
 8005e40:	bfaa      	itet	ge
 8005e42:	2300      	movge	r3, #0
 8005e44:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005e48:	f8c8 3000 	strge.w	r3, [r8]
 8005e4c:	4b9a      	ldr	r3, [pc, #616]	; (80060b8 <_dtoa_r+0x2d8>)
 8005e4e:	bfbc      	itt	lt
 8005e50:	2201      	movlt	r2, #1
 8005e52:	f8c8 2000 	strlt.w	r2, [r8]
 8005e56:	ea33 030b 	bics.w	r3, r3, fp
 8005e5a:	d11b      	bne.n	8005e94 <_dtoa_r+0xb4>
 8005e5c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e5e:	f242 730f 	movw	r3, #9999	; 0x270f
 8005e62:	6013      	str	r3, [r2, #0]
 8005e64:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005e68:	4333      	orrs	r3, r6
 8005e6a:	f000 8592 	beq.w	8006992 <_dtoa_r+0xbb2>
 8005e6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e70:	b963      	cbnz	r3, 8005e8c <_dtoa_r+0xac>
 8005e72:	4b92      	ldr	r3, [pc, #584]	; (80060bc <_dtoa_r+0x2dc>)
 8005e74:	e022      	b.n	8005ebc <_dtoa_r+0xdc>
 8005e76:	4b92      	ldr	r3, [pc, #584]	; (80060c0 <_dtoa_r+0x2e0>)
 8005e78:	9301      	str	r3, [sp, #4]
 8005e7a:	3308      	adds	r3, #8
 8005e7c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005e7e:	6013      	str	r3, [r2, #0]
 8005e80:	9801      	ldr	r0, [sp, #4]
 8005e82:	b013      	add	sp, #76	; 0x4c
 8005e84:	ecbd 8b04 	vpop	{d8-d9}
 8005e88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e8c:	4b8b      	ldr	r3, [pc, #556]	; (80060bc <_dtoa_r+0x2dc>)
 8005e8e:	9301      	str	r3, [sp, #4]
 8005e90:	3303      	adds	r3, #3
 8005e92:	e7f3      	b.n	8005e7c <_dtoa_r+0x9c>
 8005e94:	2200      	movs	r2, #0
 8005e96:	2300      	movs	r3, #0
 8005e98:	4650      	mov	r0, sl
 8005e9a:	4659      	mov	r1, fp
 8005e9c:	f7fa fe34 	bl	8000b08 <__aeabi_dcmpeq>
 8005ea0:	ec4b ab19 	vmov	d9, sl, fp
 8005ea4:	4680      	mov	r8, r0
 8005ea6:	b158      	cbz	r0, 8005ec0 <_dtoa_r+0xe0>
 8005ea8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005eaa:	2301      	movs	r3, #1
 8005eac:	6013      	str	r3, [r2, #0]
 8005eae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	f000 856b 	beq.w	800698c <_dtoa_r+0xbac>
 8005eb6:	4883      	ldr	r0, [pc, #524]	; (80060c4 <_dtoa_r+0x2e4>)
 8005eb8:	6018      	str	r0, [r3, #0]
 8005eba:	1e43      	subs	r3, r0, #1
 8005ebc:	9301      	str	r3, [sp, #4]
 8005ebe:	e7df      	b.n	8005e80 <_dtoa_r+0xa0>
 8005ec0:	ec4b ab10 	vmov	d0, sl, fp
 8005ec4:	aa10      	add	r2, sp, #64	; 0x40
 8005ec6:	a911      	add	r1, sp, #68	; 0x44
 8005ec8:	4620      	mov	r0, r4
 8005eca:	f001 f9b3 	bl	8007234 <__d2b>
 8005ece:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005ed2:	ee08 0a10 	vmov	s16, r0
 8005ed6:	2d00      	cmp	r5, #0
 8005ed8:	f000 8084 	beq.w	8005fe4 <_dtoa_r+0x204>
 8005edc:	ee19 3a90 	vmov	r3, s19
 8005ee0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ee4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005ee8:	4656      	mov	r6, sl
 8005eea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005eee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005ef2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005ef6:	4b74      	ldr	r3, [pc, #464]	; (80060c8 <_dtoa_r+0x2e8>)
 8005ef8:	2200      	movs	r2, #0
 8005efa:	4630      	mov	r0, r6
 8005efc:	4639      	mov	r1, r7
 8005efe:	f7fa f9e3 	bl	80002c8 <__aeabi_dsub>
 8005f02:	a365      	add	r3, pc, #404	; (adr r3, 8006098 <_dtoa_r+0x2b8>)
 8005f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f08:	f7fa fb96 	bl	8000638 <__aeabi_dmul>
 8005f0c:	a364      	add	r3, pc, #400	; (adr r3, 80060a0 <_dtoa_r+0x2c0>)
 8005f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f12:	f7fa f9db 	bl	80002cc <__adddf3>
 8005f16:	4606      	mov	r6, r0
 8005f18:	4628      	mov	r0, r5
 8005f1a:	460f      	mov	r7, r1
 8005f1c:	f7fa fb22 	bl	8000564 <__aeabi_i2d>
 8005f20:	a361      	add	r3, pc, #388	; (adr r3, 80060a8 <_dtoa_r+0x2c8>)
 8005f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f26:	f7fa fb87 	bl	8000638 <__aeabi_dmul>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	4630      	mov	r0, r6
 8005f30:	4639      	mov	r1, r7
 8005f32:	f7fa f9cb 	bl	80002cc <__adddf3>
 8005f36:	4606      	mov	r6, r0
 8005f38:	460f      	mov	r7, r1
 8005f3a:	f7fa fe2d 	bl	8000b98 <__aeabi_d2iz>
 8005f3e:	2200      	movs	r2, #0
 8005f40:	9000      	str	r0, [sp, #0]
 8005f42:	2300      	movs	r3, #0
 8005f44:	4630      	mov	r0, r6
 8005f46:	4639      	mov	r1, r7
 8005f48:	f7fa fde8 	bl	8000b1c <__aeabi_dcmplt>
 8005f4c:	b150      	cbz	r0, 8005f64 <_dtoa_r+0x184>
 8005f4e:	9800      	ldr	r0, [sp, #0]
 8005f50:	f7fa fb08 	bl	8000564 <__aeabi_i2d>
 8005f54:	4632      	mov	r2, r6
 8005f56:	463b      	mov	r3, r7
 8005f58:	f7fa fdd6 	bl	8000b08 <__aeabi_dcmpeq>
 8005f5c:	b910      	cbnz	r0, 8005f64 <_dtoa_r+0x184>
 8005f5e:	9b00      	ldr	r3, [sp, #0]
 8005f60:	3b01      	subs	r3, #1
 8005f62:	9300      	str	r3, [sp, #0]
 8005f64:	9b00      	ldr	r3, [sp, #0]
 8005f66:	2b16      	cmp	r3, #22
 8005f68:	d85a      	bhi.n	8006020 <_dtoa_r+0x240>
 8005f6a:	9a00      	ldr	r2, [sp, #0]
 8005f6c:	4b57      	ldr	r3, [pc, #348]	; (80060cc <_dtoa_r+0x2ec>)
 8005f6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f76:	ec51 0b19 	vmov	r0, r1, d9
 8005f7a:	f7fa fdcf 	bl	8000b1c <__aeabi_dcmplt>
 8005f7e:	2800      	cmp	r0, #0
 8005f80:	d050      	beq.n	8006024 <_dtoa_r+0x244>
 8005f82:	9b00      	ldr	r3, [sp, #0]
 8005f84:	3b01      	subs	r3, #1
 8005f86:	9300      	str	r3, [sp, #0]
 8005f88:	2300      	movs	r3, #0
 8005f8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005f8e:	1b5d      	subs	r5, r3, r5
 8005f90:	1e6b      	subs	r3, r5, #1
 8005f92:	9305      	str	r3, [sp, #20]
 8005f94:	bf45      	ittet	mi
 8005f96:	f1c5 0301 	rsbmi	r3, r5, #1
 8005f9a:	9304      	strmi	r3, [sp, #16]
 8005f9c:	2300      	movpl	r3, #0
 8005f9e:	2300      	movmi	r3, #0
 8005fa0:	bf4c      	ite	mi
 8005fa2:	9305      	strmi	r3, [sp, #20]
 8005fa4:	9304      	strpl	r3, [sp, #16]
 8005fa6:	9b00      	ldr	r3, [sp, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	db3d      	blt.n	8006028 <_dtoa_r+0x248>
 8005fac:	9b05      	ldr	r3, [sp, #20]
 8005fae:	9a00      	ldr	r2, [sp, #0]
 8005fb0:	920a      	str	r2, [sp, #40]	; 0x28
 8005fb2:	4413      	add	r3, r2
 8005fb4:	9305      	str	r3, [sp, #20]
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	9307      	str	r3, [sp, #28]
 8005fba:	9b06      	ldr	r3, [sp, #24]
 8005fbc:	2b09      	cmp	r3, #9
 8005fbe:	f200 8089 	bhi.w	80060d4 <_dtoa_r+0x2f4>
 8005fc2:	2b05      	cmp	r3, #5
 8005fc4:	bfc4      	itt	gt
 8005fc6:	3b04      	subgt	r3, #4
 8005fc8:	9306      	strgt	r3, [sp, #24]
 8005fca:	9b06      	ldr	r3, [sp, #24]
 8005fcc:	f1a3 0302 	sub.w	r3, r3, #2
 8005fd0:	bfcc      	ite	gt
 8005fd2:	2500      	movgt	r5, #0
 8005fd4:	2501      	movle	r5, #1
 8005fd6:	2b03      	cmp	r3, #3
 8005fd8:	f200 8087 	bhi.w	80060ea <_dtoa_r+0x30a>
 8005fdc:	e8df f003 	tbb	[pc, r3]
 8005fe0:	59383a2d 	.word	0x59383a2d
 8005fe4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005fe8:	441d      	add	r5, r3
 8005fea:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005fee:	2b20      	cmp	r3, #32
 8005ff0:	bfc1      	itttt	gt
 8005ff2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005ff6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005ffa:	fa0b f303 	lslgt.w	r3, fp, r3
 8005ffe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006002:	bfda      	itte	le
 8006004:	f1c3 0320 	rsble	r3, r3, #32
 8006008:	fa06 f003 	lslle.w	r0, r6, r3
 800600c:	4318      	orrgt	r0, r3
 800600e:	f7fa fa99 	bl	8000544 <__aeabi_ui2d>
 8006012:	2301      	movs	r3, #1
 8006014:	4606      	mov	r6, r0
 8006016:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800601a:	3d01      	subs	r5, #1
 800601c:	930e      	str	r3, [sp, #56]	; 0x38
 800601e:	e76a      	b.n	8005ef6 <_dtoa_r+0x116>
 8006020:	2301      	movs	r3, #1
 8006022:	e7b2      	b.n	8005f8a <_dtoa_r+0x1aa>
 8006024:	900b      	str	r0, [sp, #44]	; 0x2c
 8006026:	e7b1      	b.n	8005f8c <_dtoa_r+0x1ac>
 8006028:	9b04      	ldr	r3, [sp, #16]
 800602a:	9a00      	ldr	r2, [sp, #0]
 800602c:	1a9b      	subs	r3, r3, r2
 800602e:	9304      	str	r3, [sp, #16]
 8006030:	4253      	negs	r3, r2
 8006032:	9307      	str	r3, [sp, #28]
 8006034:	2300      	movs	r3, #0
 8006036:	930a      	str	r3, [sp, #40]	; 0x28
 8006038:	e7bf      	b.n	8005fba <_dtoa_r+0x1da>
 800603a:	2300      	movs	r3, #0
 800603c:	9308      	str	r3, [sp, #32]
 800603e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006040:	2b00      	cmp	r3, #0
 8006042:	dc55      	bgt.n	80060f0 <_dtoa_r+0x310>
 8006044:	2301      	movs	r3, #1
 8006046:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800604a:	461a      	mov	r2, r3
 800604c:	9209      	str	r2, [sp, #36]	; 0x24
 800604e:	e00c      	b.n	800606a <_dtoa_r+0x28a>
 8006050:	2301      	movs	r3, #1
 8006052:	e7f3      	b.n	800603c <_dtoa_r+0x25c>
 8006054:	2300      	movs	r3, #0
 8006056:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006058:	9308      	str	r3, [sp, #32]
 800605a:	9b00      	ldr	r3, [sp, #0]
 800605c:	4413      	add	r3, r2
 800605e:	9302      	str	r3, [sp, #8]
 8006060:	3301      	adds	r3, #1
 8006062:	2b01      	cmp	r3, #1
 8006064:	9303      	str	r3, [sp, #12]
 8006066:	bfb8      	it	lt
 8006068:	2301      	movlt	r3, #1
 800606a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800606c:	2200      	movs	r2, #0
 800606e:	6042      	str	r2, [r0, #4]
 8006070:	2204      	movs	r2, #4
 8006072:	f102 0614 	add.w	r6, r2, #20
 8006076:	429e      	cmp	r6, r3
 8006078:	6841      	ldr	r1, [r0, #4]
 800607a:	d93d      	bls.n	80060f8 <_dtoa_r+0x318>
 800607c:	4620      	mov	r0, r4
 800607e:	f000 fdb1 	bl	8006be4 <_Balloc>
 8006082:	9001      	str	r0, [sp, #4]
 8006084:	2800      	cmp	r0, #0
 8006086:	d13b      	bne.n	8006100 <_dtoa_r+0x320>
 8006088:	4b11      	ldr	r3, [pc, #68]	; (80060d0 <_dtoa_r+0x2f0>)
 800608a:	4602      	mov	r2, r0
 800608c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006090:	e6c0      	b.n	8005e14 <_dtoa_r+0x34>
 8006092:	2301      	movs	r3, #1
 8006094:	e7df      	b.n	8006056 <_dtoa_r+0x276>
 8006096:	bf00      	nop
 8006098:	636f4361 	.word	0x636f4361
 800609c:	3fd287a7 	.word	0x3fd287a7
 80060a0:	8b60c8b3 	.word	0x8b60c8b3
 80060a4:	3fc68a28 	.word	0x3fc68a28
 80060a8:	509f79fb 	.word	0x509f79fb
 80060ac:	3fd34413 	.word	0x3fd34413
 80060b0:	08007ed5 	.word	0x08007ed5
 80060b4:	08007eec 	.word	0x08007eec
 80060b8:	7ff00000 	.word	0x7ff00000
 80060bc:	08007ed1 	.word	0x08007ed1
 80060c0:	08007ec8 	.word	0x08007ec8
 80060c4:	08007ea5 	.word	0x08007ea5
 80060c8:	3ff80000 	.word	0x3ff80000
 80060cc:	08008040 	.word	0x08008040
 80060d0:	08007f47 	.word	0x08007f47
 80060d4:	2501      	movs	r5, #1
 80060d6:	2300      	movs	r3, #0
 80060d8:	9306      	str	r3, [sp, #24]
 80060da:	9508      	str	r5, [sp, #32]
 80060dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80060e0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80060e4:	2200      	movs	r2, #0
 80060e6:	2312      	movs	r3, #18
 80060e8:	e7b0      	b.n	800604c <_dtoa_r+0x26c>
 80060ea:	2301      	movs	r3, #1
 80060ec:	9308      	str	r3, [sp, #32]
 80060ee:	e7f5      	b.n	80060dc <_dtoa_r+0x2fc>
 80060f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060f2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80060f6:	e7b8      	b.n	800606a <_dtoa_r+0x28a>
 80060f8:	3101      	adds	r1, #1
 80060fa:	6041      	str	r1, [r0, #4]
 80060fc:	0052      	lsls	r2, r2, #1
 80060fe:	e7b8      	b.n	8006072 <_dtoa_r+0x292>
 8006100:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006102:	9a01      	ldr	r2, [sp, #4]
 8006104:	601a      	str	r2, [r3, #0]
 8006106:	9b03      	ldr	r3, [sp, #12]
 8006108:	2b0e      	cmp	r3, #14
 800610a:	f200 809d 	bhi.w	8006248 <_dtoa_r+0x468>
 800610e:	2d00      	cmp	r5, #0
 8006110:	f000 809a 	beq.w	8006248 <_dtoa_r+0x468>
 8006114:	9b00      	ldr	r3, [sp, #0]
 8006116:	2b00      	cmp	r3, #0
 8006118:	dd32      	ble.n	8006180 <_dtoa_r+0x3a0>
 800611a:	4ab7      	ldr	r2, [pc, #732]	; (80063f8 <_dtoa_r+0x618>)
 800611c:	f003 030f 	and.w	r3, r3, #15
 8006120:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006124:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006128:	9b00      	ldr	r3, [sp, #0]
 800612a:	05d8      	lsls	r0, r3, #23
 800612c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006130:	d516      	bpl.n	8006160 <_dtoa_r+0x380>
 8006132:	4bb2      	ldr	r3, [pc, #712]	; (80063fc <_dtoa_r+0x61c>)
 8006134:	ec51 0b19 	vmov	r0, r1, d9
 8006138:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800613c:	f7fa fba6 	bl	800088c <__aeabi_ddiv>
 8006140:	f007 070f 	and.w	r7, r7, #15
 8006144:	4682      	mov	sl, r0
 8006146:	468b      	mov	fp, r1
 8006148:	2503      	movs	r5, #3
 800614a:	4eac      	ldr	r6, [pc, #688]	; (80063fc <_dtoa_r+0x61c>)
 800614c:	b957      	cbnz	r7, 8006164 <_dtoa_r+0x384>
 800614e:	4642      	mov	r2, r8
 8006150:	464b      	mov	r3, r9
 8006152:	4650      	mov	r0, sl
 8006154:	4659      	mov	r1, fp
 8006156:	f7fa fb99 	bl	800088c <__aeabi_ddiv>
 800615a:	4682      	mov	sl, r0
 800615c:	468b      	mov	fp, r1
 800615e:	e028      	b.n	80061b2 <_dtoa_r+0x3d2>
 8006160:	2502      	movs	r5, #2
 8006162:	e7f2      	b.n	800614a <_dtoa_r+0x36a>
 8006164:	07f9      	lsls	r1, r7, #31
 8006166:	d508      	bpl.n	800617a <_dtoa_r+0x39a>
 8006168:	4640      	mov	r0, r8
 800616a:	4649      	mov	r1, r9
 800616c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006170:	f7fa fa62 	bl	8000638 <__aeabi_dmul>
 8006174:	3501      	adds	r5, #1
 8006176:	4680      	mov	r8, r0
 8006178:	4689      	mov	r9, r1
 800617a:	107f      	asrs	r7, r7, #1
 800617c:	3608      	adds	r6, #8
 800617e:	e7e5      	b.n	800614c <_dtoa_r+0x36c>
 8006180:	f000 809b 	beq.w	80062ba <_dtoa_r+0x4da>
 8006184:	9b00      	ldr	r3, [sp, #0]
 8006186:	4f9d      	ldr	r7, [pc, #628]	; (80063fc <_dtoa_r+0x61c>)
 8006188:	425e      	negs	r6, r3
 800618a:	4b9b      	ldr	r3, [pc, #620]	; (80063f8 <_dtoa_r+0x618>)
 800618c:	f006 020f 	and.w	r2, r6, #15
 8006190:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006198:	ec51 0b19 	vmov	r0, r1, d9
 800619c:	f7fa fa4c 	bl	8000638 <__aeabi_dmul>
 80061a0:	1136      	asrs	r6, r6, #4
 80061a2:	4682      	mov	sl, r0
 80061a4:	468b      	mov	fp, r1
 80061a6:	2300      	movs	r3, #0
 80061a8:	2502      	movs	r5, #2
 80061aa:	2e00      	cmp	r6, #0
 80061ac:	d17a      	bne.n	80062a4 <_dtoa_r+0x4c4>
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d1d3      	bne.n	800615a <_dtoa_r+0x37a>
 80061b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f000 8082 	beq.w	80062be <_dtoa_r+0x4de>
 80061ba:	4b91      	ldr	r3, [pc, #580]	; (8006400 <_dtoa_r+0x620>)
 80061bc:	2200      	movs	r2, #0
 80061be:	4650      	mov	r0, sl
 80061c0:	4659      	mov	r1, fp
 80061c2:	f7fa fcab 	bl	8000b1c <__aeabi_dcmplt>
 80061c6:	2800      	cmp	r0, #0
 80061c8:	d079      	beq.n	80062be <_dtoa_r+0x4de>
 80061ca:	9b03      	ldr	r3, [sp, #12]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d076      	beq.n	80062be <_dtoa_r+0x4de>
 80061d0:	9b02      	ldr	r3, [sp, #8]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	dd36      	ble.n	8006244 <_dtoa_r+0x464>
 80061d6:	9b00      	ldr	r3, [sp, #0]
 80061d8:	4650      	mov	r0, sl
 80061da:	4659      	mov	r1, fp
 80061dc:	1e5f      	subs	r7, r3, #1
 80061de:	2200      	movs	r2, #0
 80061e0:	4b88      	ldr	r3, [pc, #544]	; (8006404 <_dtoa_r+0x624>)
 80061e2:	f7fa fa29 	bl	8000638 <__aeabi_dmul>
 80061e6:	9e02      	ldr	r6, [sp, #8]
 80061e8:	4682      	mov	sl, r0
 80061ea:	468b      	mov	fp, r1
 80061ec:	3501      	adds	r5, #1
 80061ee:	4628      	mov	r0, r5
 80061f0:	f7fa f9b8 	bl	8000564 <__aeabi_i2d>
 80061f4:	4652      	mov	r2, sl
 80061f6:	465b      	mov	r3, fp
 80061f8:	f7fa fa1e 	bl	8000638 <__aeabi_dmul>
 80061fc:	4b82      	ldr	r3, [pc, #520]	; (8006408 <_dtoa_r+0x628>)
 80061fe:	2200      	movs	r2, #0
 8006200:	f7fa f864 	bl	80002cc <__adddf3>
 8006204:	46d0      	mov	r8, sl
 8006206:	46d9      	mov	r9, fp
 8006208:	4682      	mov	sl, r0
 800620a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800620e:	2e00      	cmp	r6, #0
 8006210:	d158      	bne.n	80062c4 <_dtoa_r+0x4e4>
 8006212:	4b7e      	ldr	r3, [pc, #504]	; (800640c <_dtoa_r+0x62c>)
 8006214:	2200      	movs	r2, #0
 8006216:	4640      	mov	r0, r8
 8006218:	4649      	mov	r1, r9
 800621a:	f7fa f855 	bl	80002c8 <__aeabi_dsub>
 800621e:	4652      	mov	r2, sl
 8006220:	465b      	mov	r3, fp
 8006222:	4680      	mov	r8, r0
 8006224:	4689      	mov	r9, r1
 8006226:	f7fa fc97 	bl	8000b58 <__aeabi_dcmpgt>
 800622a:	2800      	cmp	r0, #0
 800622c:	f040 8295 	bne.w	800675a <_dtoa_r+0x97a>
 8006230:	4652      	mov	r2, sl
 8006232:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006236:	4640      	mov	r0, r8
 8006238:	4649      	mov	r1, r9
 800623a:	f7fa fc6f 	bl	8000b1c <__aeabi_dcmplt>
 800623e:	2800      	cmp	r0, #0
 8006240:	f040 8289 	bne.w	8006756 <_dtoa_r+0x976>
 8006244:	ec5b ab19 	vmov	sl, fp, d9
 8006248:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800624a:	2b00      	cmp	r3, #0
 800624c:	f2c0 8148 	blt.w	80064e0 <_dtoa_r+0x700>
 8006250:	9a00      	ldr	r2, [sp, #0]
 8006252:	2a0e      	cmp	r2, #14
 8006254:	f300 8144 	bgt.w	80064e0 <_dtoa_r+0x700>
 8006258:	4b67      	ldr	r3, [pc, #412]	; (80063f8 <_dtoa_r+0x618>)
 800625a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800625e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006262:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006264:	2b00      	cmp	r3, #0
 8006266:	f280 80d5 	bge.w	8006414 <_dtoa_r+0x634>
 800626a:	9b03      	ldr	r3, [sp, #12]
 800626c:	2b00      	cmp	r3, #0
 800626e:	f300 80d1 	bgt.w	8006414 <_dtoa_r+0x634>
 8006272:	f040 826f 	bne.w	8006754 <_dtoa_r+0x974>
 8006276:	4b65      	ldr	r3, [pc, #404]	; (800640c <_dtoa_r+0x62c>)
 8006278:	2200      	movs	r2, #0
 800627a:	4640      	mov	r0, r8
 800627c:	4649      	mov	r1, r9
 800627e:	f7fa f9db 	bl	8000638 <__aeabi_dmul>
 8006282:	4652      	mov	r2, sl
 8006284:	465b      	mov	r3, fp
 8006286:	f7fa fc5d 	bl	8000b44 <__aeabi_dcmpge>
 800628a:	9e03      	ldr	r6, [sp, #12]
 800628c:	4637      	mov	r7, r6
 800628e:	2800      	cmp	r0, #0
 8006290:	f040 8245 	bne.w	800671e <_dtoa_r+0x93e>
 8006294:	9d01      	ldr	r5, [sp, #4]
 8006296:	2331      	movs	r3, #49	; 0x31
 8006298:	f805 3b01 	strb.w	r3, [r5], #1
 800629c:	9b00      	ldr	r3, [sp, #0]
 800629e:	3301      	adds	r3, #1
 80062a0:	9300      	str	r3, [sp, #0]
 80062a2:	e240      	b.n	8006726 <_dtoa_r+0x946>
 80062a4:	07f2      	lsls	r2, r6, #31
 80062a6:	d505      	bpl.n	80062b4 <_dtoa_r+0x4d4>
 80062a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062ac:	f7fa f9c4 	bl	8000638 <__aeabi_dmul>
 80062b0:	3501      	adds	r5, #1
 80062b2:	2301      	movs	r3, #1
 80062b4:	1076      	asrs	r6, r6, #1
 80062b6:	3708      	adds	r7, #8
 80062b8:	e777      	b.n	80061aa <_dtoa_r+0x3ca>
 80062ba:	2502      	movs	r5, #2
 80062bc:	e779      	b.n	80061b2 <_dtoa_r+0x3d2>
 80062be:	9f00      	ldr	r7, [sp, #0]
 80062c0:	9e03      	ldr	r6, [sp, #12]
 80062c2:	e794      	b.n	80061ee <_dtoa_r+0x40e>
 80062c4:	9901      	ldr	r1, [sp, #4]
 80062c6:	4b4c      	ldr	r3, [pc, #304]	; (80063f8 <_dtoa_r+0x618>)
 80062c8:	4431      	add	r1, r6
 80062ca:	910d      	str	r1, [sp, #52]	; 0x34
 80062cc:	9908      	ldr	r1, [sp, #32]
 80062ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80062d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80062d6:	2900      	cmp	r1, #0
 80062d8:	d043      	beq.n	8006362 <_dtoa_r+0x582>
 80062da:	494d      	ldr	r1, [pc, #308]	; (8006410 <_dtoa_r+0x630>)
 80062dc:	2000      	movs	r0, #0
 80062de:	f7fa fad5 	bl	800088c <__aeabi_ddiv>
 80062e2:	4652      	mov	r2, sl
 80062e4:	465b      	mov	r3, fp
 80062e6:	f7f9 ffef 	bl	80002c8 <__aeabi_dsub>
 80062ea:	9d01      	ldr	r5, [sp, #4]
 80062ec:	4682      	mov	sl, r0
 80062ee:	468b      	mov	fp, r1
 80062f0:	4649      	mov	r1, r9
 80062f2:	4640      	mov	r0, r8
 80062f4:	f7fa fc50 	bl	8000b98 <__aeabi_d2iz>
 80062f8:	4606      	mov	r6, r0
 80062fa:	f7fa f933 	bl	8000564 <__aeabi_i2d>
 80062fe:	4602      	mov	r2, r0
 8006300:	460b      	mov	r3, r1
 8006302:	4640      	mov	r0, r8
 8006304:	4649      	mov	r1, r9
 8006306:	f7f9 ffdf 	bl	80002c8 <__aeabi_dsub>
 800630a:	3630      	adds	r6, #48	; 0x30
 800630c:	f805 6b01 	strb.w	r6, [r5], #1
 8006310:	4652      	mov	r2, sl
 8006312:	465b      	mov	r3, fp
 8006314:	4680      	mov	r8, r0
 8006316:	4689      	mov	r9, r1
 8006318:	f7fa fc00 	bl	8000b1c <__aeabi_dcmplt>
 800631c:	2800      	cmp	r0, #0
 800631e:	d163      	bne.n	80063e8 <_dtoa_r+0x608>
 8006320:	4642      	mov	r2, r8
 8006322:	464b      	mov	r3, r9
 8006324:	4936      	ldr	r1, [pc, #216]	; (8006400 <_dtoa_r+0x620>)
 8006326:	2000      	movs	r0, #0
 8006328:	f7f9 ffce 	bl	80002c8 <__aeabi_dsub>
 800632c:	4652      	mov	r2, sl
 800632e:	465b      	mov	r3, fp
 8006330:	f7fa fbf4 	bl	8000b1c <__aeabi_dcmplt>
 8006334:	2800      	cmp	r0, #0
 8006336:	f040 80b5 	bne.w	80064a4 <_dtoa_r+0x6c4>
 800633a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800633c:	429d      	cmp	r5, r3
 800633e:	d081      	beq.n	8006244 <_dtoa_r+0x464>
 8006340:	4b30      	ldr	r3, [pc, #192]	; (8006404 <_dtoa_r+0x624>)
 8006342:	2200      	movs	r2, #0
 8006344:	4650      	mov	r0, sl
 8006346:	4659      	mov	r1, fp
 8006348:	f7fa f976 	bl	8000638 <__aeabi_dmul>
 800634c:	4b2d      	ldr	r3, [pc, #180]	; (8006404 <_dtoa_r+0x624>)
 800634e:	4682      	mov	sl, r0
 8006350:	468b      	mov	fp, r1
 8006352:	4640      	mov	r0, r8
 8006354:	4649      	mov	r1, r9
 8006356:	2200      	movs	r2, #0
 8006358:	f7fa f96e 	bl	8000638 <__aeabi_dmul>
 800635c:	4680      	mov	r8, r0
 800635e:	4689      	mov	r9, r1
 8006360:	e7c6      	b.n	80062f0 <_dtoa_r+0x510>
 8006362:	4650      	mov	r0, sl
 8006364:	4659      	mov	r1, fp
 8006366:	f7fa f967 	bl	8000638 <__aeabi_dmul>
 800636a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800636c:	9d01      	ldr	r5, [sp, #4]
 800636e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006370:	4682      	mov	sl, r0
 8006372:	468b      	mov	fp, r1
 8006374:	4649      	mov	r1, r9
 8006376:	4640      	mov	r0, r8
 8006378:	f7fa fc0e 	bl	8000b98 <__aeabi_d2iz>
 800637c:	4606      	mov	r6, r0
 800637e:	f7fa f8f1 	bl	8000564 <__aeabi_i2d>
 8006382:	3630      	adds	r6, #48	; 0x30
 8006384:	4602      	mov	r2, r0
 8006386:	460b      	mov	r3, r1
 8006388:	4640      	mov	r0, r8
 800638a:	4649      	mov	r1, r9
 800638c:	f7f9 ff9c 	bl	80002c8 <__aeabi_dsub>
 8006390:	f805 6b01 	strb.w	r6, [r5], #1
 8006394:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006396:	429d      	cmp	r5, r3
 8006398:	4680      	mov	r8, r0
 800639a:	4689      	mov	r9, r1
 800639c:	f04f 0200 	mov.w	r2, #0
 80063a0:	d124      	bne.n	80063ec <_dtoa_r+0x60c>
 80063a2:	4b1b      	ldr	r3, [pc, #108]	; (8006410 <_dtoa_r+0x630>)
 80063a4:	4650      	mov	r0, sl
 80063a6:	4659      	mov	r1, fp
 80063a8:	f7f9 ff90 	bl	80002cc <__adddf3>
 80063ac:	4602      	mov	r2, r0
 80063ae:	460b      	mov	r3, r1
 80063b0:	4640      	mov	r0, r8
 80063b2:	4649      	mov	r1, r9
 80063b4:	f7fa fbd0 	bl	8000b58 <__aeabi_dcmpgt>
 80063b8:	2800      	cmp	r0, #0
 80063ba:	d173      	bne.n	80064a4 <_dtoa_r+0x6c4>
 80063bc:	4652      	mov	r2, sl
 80063be:	465b      	mov	r3, fp
 80063c0:	4913      	ldr	r1, [pc, #76]	; (8006410 <_dtoa_r+0x630>)
 80063c2:	2000      	movs	r0, #0
 80063c4:	f7f9 ff80 	bl	80002c8 <__aeabi_dsub>
 80063c8:	4602      	mov	r2, r0
 80063ca:	460b      	mov	r3, r1
 80063cc:	4640      	mov	r0, r8
 80063ce:	4649      	mov	r1, r9
 80063d0:	f7fa fba4 	bl	8000b1c <__aeabi_dcmplt>
 80063d4:	2800      	cmp	r0, #0
 80063d6:	f43f af35 	beq.w	8006244 <_dtoa_r+0x464>
 80063da:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80063dc:	1e6b      	subs	r3, r5, #1
 80063de:	930f      	str	r3, [sp, #60]	; 0x3c
 80063e0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80063e4:	2b30      	cmp	r3, #48	; 0x30
 80063e6:	d0f8      	beq.n	80063da <_dtoa_r+0x5fa>
 80063e8:	9700      	str	r7, [sp, #0]
 80063ea:	e049      	b.n	8006480 <_dtoa_r+0x6a0>
 80063ec:	4b05      	ldr	r3, [pc, #20]	; (8006404 <_dtoa_r+0x624>)
 80063ee:	f7fa f923 	bl	8000638 <__aeabi_dmul>
 80063f2:	4680      	mov	r8, r0
 80063f4:	4689      	mov	r9, r1
 80063f6:	e7bd      	b.n	8006374 <_dtoa_r+0x594>
 80063f8:	08008040 	.word	0x08008040
 80063fc:	08008018 	.word	0x08008018
 8006400:	3ff00000 	.word	0x3ff00000
 8006404:	40240000 	.word	0x40240000
 8006408:	401c0000 	.word	0x401c0000
 800640c:	40140000 	.word	0x40140000
 8006410:	3fe00000 	.word	0x3fe00000
 8006414:	9d01      	ldr	r5, [sp, #4]
 8006416:	4656      	mov	r6, sl
 8006418:	465f      	mov	r7, fp
 800641a:	4642      	mov	r2, r8
 800641c:	464b      	mov	r3, r9
 800641e:	4630      	mov	r0, r6
 8006420:	4639      	mov	r1, r7
 8006422:	f7fa fa33 	bl	800088c <__aeabi_ddiv>
 8006426:	f7fa fbb7 	bl	8000b98 <__aeabi_d2iz>
 800642a:	4682      	mov	sl, r0
 800642c:	f7fa f89a 	bl	8000564 <__aeabi_i2d>
 8006430:	4642      	mov	r2, r8
 8006432:	464b      	mov	r3, r9
 8006434:	f7fa f900 	bl	8000638 <__aeabi_dmul>
 8006438:	4602      	mov	r2, r0
 800643a:	460b      	mov	r3, r1
 800643c:	4630      	mov	r0, r6
 800643e:	4639      	mov	r1, r7
 8006440:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006444:	f7f9 ff40 	bl	80002c8 <__aeabi_dsub>
 8006448:	f805 6b01 	strb.w	r6, [r5], #1
 800644c:	9e01      	ldr	r6, [sp, #4]
 800644e:	9f03      	ldr	r7, [sp, #12]
 8006450:	1bae      	subs	r6, r5, r6
 8006452:	42b7      	cmp	r7, r6
 8006454:	4602      	mov	r2, r0
 8006456:	460b      	mov	r3, r1
 8006458:	d135      	bne.n	80064c6 <_dtoa_r+0x6e6>
 800645a:	f7f9 ff37 	bl	80002cc <__adddf3>
 800645e:	4642      	mov	r2, r8
 8006460:	464b      	mov	r3, r9
 8006462:	4606      	mov	r6, r0
 8006464:	460f      	mov	r7, r1
 8006466:	f7fa fb77 	bl	8000b58 <__aeabi_dcmpgt>
 800646a:	b9d0      	cbnz	r0, 80064a2 <_dtoa_r+0x6c2>
 800646c:	4642      	mov	r2, r8
 800646e:	464b      	mov	r3, r9
 8006470:	4630      	mov	r0, r6
 8006472:	4639      	mov	r1, r7
 8006474:	f7fa fb48 	bl	8000b08 <__aeabi_dcmpeq>
 8006478:	b110      	cbz	r0, 8006480 <_dtoa_r+0x6a0>
 800647a:	f01a 0f01 	tst.w	sl, #1
 800647e:	d110      	bne.n	80064a2 <_dtoa_r+0x6c2>
 8006480:	4620      	mov	r0, r4
 8006482:	ee18 1a10 	vmov	r1, s16
 8006486:	f000 fbed 	bl	8006c64 <_Bfree>
 800648a:	2300      	movs	r3, #0
 800648c:	9800      	ldr	r0, [sp, #0]
 800648e:	702b      	strb	r3, [r5, #0]
 8006490:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006492:	3001      	adds	r0, #1
 8006494:	6018      	str	r0, [r3, #0]
 8006496:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006498:	2b00      	cmp	r3, #0
 800649a:	f43f acf1 	beq.w	8005e80 <_dtoa_r+0xa0>
 800649e:	601d      	str	r5, [r3, #0]
 80064a0:	e4ee      	b.n	8005e80 <_dtoa_r+0xa0>
 80064a2:	9f00      	ldr	r7, [sp, #0]
 80064a4:	462b      	mov	r3, r5
 80064a6:	461d      	mov	r5, r3
 80064a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064ac:	2a39      	cmp	r2, #57	; 0x39
 80064ae:	d106      	bne.n	80064be <_dtoa_r+0x6de>
 80064b0:	9a01      	ldr	r2, [sp, #4]
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d1f7      	bne.n	80064a6 <_dtoa_r+0x6c6>
 80064b6:	9901      	ldr	r1, [sp, #4]
 80064b8:	2230      	movs	r2, #48	; 0x30
 80064ba:	3701      	adds	r7, #1
 80064bc:	700a      	strb	r2, [r1, #0]
 80064be:	781a      	ldrb	r2, [r3, #0]
 80064c0:	3201      	adds	r2, #1
 80064c2:	701a      	strb	r2, [r3, #0]
 80064c4:	e790      	b.n	80063e8 <_dtoa_r+0x608>
 80064c6:	4ba6      	ldr	r3, [pc, #664]	; (8006760 <_dtoa_r+0x980>)
 80064c8:	2200      	movs	r2, #0
 80064ca:	f7fa f8b5 	bl	8000638 <__aeabi_dmul>
 80064ce:	2200      	movs	r2, #0
 80064d0:	2300      	movs	r3, #0
 80064d2:	4606      	mov	r6, r0
 80064d4:	460f      	mov	r7, r1
 80064d6:	f7fa fb17 	bl	8000b08 <__aeabi_dcmpeq>
 80064da:	2800      	cmp	r0, #0
 80064dc:	d09d      	beq.n	800641a <_dtoa_r+0x63a>
 80064de:	e7cf      	b.n	8006480 <_dtoa_r+0x6a0>
 80064e0:	9a08      	ldr	r2, [sp, #32]
 80064e2:	2a00      	cmp	r2, #0
 80064e4:	f000 80d7 	beq.w	8006696 <_dtoa_r+0x8b6>
 80064e8:	9a06      	ldr	r2, [sp, #24]
 80064ea:	2a01      	cmp	r2, #1
 80064ec:	f300 80ba 	bgt.w	8006664 <_dtoa_r+0x884>
 80064f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80064f2:	2a00      	cmp	r2, #0
 80064f4:	f000 80b2 	beq.w	800665c <_dtoa_r+0x87c>
 80064f8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80064fc:	9e07      	ldr	r6, [sp, #28]
 80064fe:	9d04      	ldr	r5, [sp, #16]
 8006500:	9a04      	ldr	r2, [sp, #16]
 8006502:	441a      	add	r2, r3
 8006504:	9204      	str	r2, [sp, #16]
 8006506:	9a05      	ldr	r2, [sp, #20]
 8006508:	2101      	movs	r1, #1
 800650a:	441a      	add	r2, r3
 800650c:	4620      	mov	r0, r4
 800650e:	9205      	str	r2, [sp, #20]
 8006510:	f000 fc60 	bl	8006dd4 <__i2b>
 8006514:	4607      	mov	r7, r0
 8006516:	2d00      	cmp	r5, #0
 8006518:	dd0c      	ble.n	8006534 <_dtoa_r+0x754>
 800651a:	9b05      	ldr	r3, [sp, #20]
 800651c:	2b00      	cmp	r3, #0
 800651e:	dd09      	ble.n	8006534 <_dtoa_r+0x754>
 8006520:	42ab      	cmp	r3, r5
 8006522:	9a04      	ldr	r2, [sp, #16]
 8006524:	bfa8      	it	ge
 8006526:	462b      	movge	r3, r5
 8006528:	1ad2      	subs	r2, r2, r3
 800652a:	9204      	str	r2, [sp, #16]
 800652c:	9a05      	ldr	r2, [sp, #20]
 800652e:	1aed      	subs	r5, r5, r3
 8006530:	1ad3      	subs	r3, r2, r3
 8006532:	9305      	str	r3, [sp, #20]
 8006534:	9b07      	ldr	r3, [sp, #28]
 8006536:	b31b      	cbz	r3, 8006580 <_dtoa_r+0x7a0>
 8006538:	9b08      	ldr	r3, [sp, #32]
 800653a:	2b00      	cmp	r3, #0
 800653c:	f000 80af 	beq.w	800669e <_dtoa_r+0x8be>
 8006540:	2e00      	cmp	r6, #0
 8006542:	dd13      	ble.n	800656c <_dtoa_r+0x78c>
 8006544:	4639      	mov	r1, r7
 8006546:	4632      	mov	r2, r6
 8006548:	4620      	mov	r0, r4
 800654a:	f000 fd03 	bl	8006f54 <__pow5mult>
 800654e:	ee18 2a10 	vmov	r2, s16
 8006552:	4601      	mov	r1, r0
 8006554:	4607      	mov	r7, r0
 8006556:	4620      	mov	r0, r4
 8006558:	f000 fc52 	bl	8006e00 <__multiply>
 800655c:	ee18 1a10 	vmov	r1, s16
 8006560:	4680      	mov	r8, r0
 8006562:	4620      	mov	r0, r4
 8006564:	f000 fb7e 	bl	8006c64 <_Bfree>
 8006568:	ee08 8a10 	vmov	s16, r8
 800656c:	9b07      	ldr	r3, [sp, #28]
 800656e:	1b9a      	subs	r2, r3, r6
 8006570:	d006      	beq.n	8006580 <_dtoa_r+0x7a0>
 8006572:	ee18 1a10 	vmov	r1, s16
 8006576:	4620      	mov	r0, r4
 8006578:	f000 fcec 	bl	8006f54 <__pow5mult>
 800657c:	ee08 0a10 	vmov	s16, r0
 8006580:	2101      	movs	r1, #1
 8006582:	4620      	mov	r0, r4
 8006584:	f000 fc26 	bl	8006dd4 <__i2b>
 8006588:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800658a:	2b00      	cmp	r3, #0
 800658c:	4606      	mov	r6, r0
 800658e:	f340 8088 	ble.w	80066a2 <_dtoa_r+0x8c2>
 8006592:	461a      	mov	r2, r3
 8006594:	4601      	mov	r1, r0
 8006596:	4620      	mov	r0, r4
 8006598:	f000 fcdc 	bl	8006f54 <__pow5mult>
 800659c:	9b06      	ldr	r3, [sp, #24]
 800659e:	2b01      	cmp	r3, #1
 80065a0:	4606      	mov	r6, r0
 80065a2:	f340 8081 	ble.w	80066a8 <_dtoa_r+0x8c8>
 80065a6:	f04f 0800 	mov.w	r8, #0
 80065aa:	6933      	ldr	r3, [r6, #16]
 80065ac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80065b0:	6918      	ldr	r0, [r3, #16]
 80065b2:	f000 fbbf 	bl	8006d34 <__hi0bits>
 80065b6:	f1c0 0020 	rsb	r0, r0, #32
 80065ba:	9b05      	ldr	r3, [sp, #20]
 80065bc:	4418      	add	r0, r3
 80065be:	f010 001f 	ands.w	r0, r0, #31
 80065c2:	f000 8092 	beq.w	80066ea <_dtoa_r+0x90a>
 80065c6:	f1c0 0320 	rsb	r3, r0, #32
 80065ca:	2b04      	cmp	r3, #4
 80065cc:	f340 808a 	ble.w	80066e4 <_dtoa_r+0x904>
 80065d0:	f1c0 001c 	rsb	r0, r0, #28
 80065d4:	9b04      	ldr	r3, [sp, #16]
 80065d6:	4403      	add	r3, r0
 80065d8:	9304      	str	r3, [sp, #16]
 80065da:	9b05      	ldr	r3, [sp, #20]
 80065dc:	4403      	add	r3, r0
 80065de:	4405      	add	r5, r0
 80065e0:	9305      	str	r3, [sp, #20]
 80065e2:	9b04      	ldr	r3, [sp, #16]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	dd07      	ble.n	80065f8 <_dtoa_r+0x818>
 80065e8:	ee18 1a10 	vmov	r1, s16
 80065ec:	461a      	mov	r2, r3
 80065ee:	4620      	mov	r0, r4
 80065f0:	f000 fd0a 	bl	8007008 <__lshift>
 80065f4:	ee08 0a10 	vmov	s16, r0
 80065f8:	9b05      	ldr	r3, [sp, #20]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	dd05      	ble.n	800660a <_dtoa_r+0x82a>
 80065fe:	4631      	mov	r1, r6
 8006600:	461a      	mov	r2, r3
 8006602:	4620      	mov	r0, r4
 8006604:	f000 fd00 	bl	8007008 <__lshift>
 8006608:	4606      	mov	r6, r0
 800660a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800660c:	2b00      	cmp	r3, #0
 800660e:	d06e      	beq.n	80066ee <_dtoa_r+0x90e>
 8006610:	ee18 0a10 	vmov	r0, s16
 8006614:	4631      	mov	r1, r6
 8006616:	f000 fd67 	bl	80070e8 <__mcmp>
 800661a:	2800      	cmp	r0, #0
 800661c:	da67      	bge.n	80066ee <_dtoa_r+0x90e>
 800661e:	9b00      	ldr	r3, [sp, #0]
 8006620:	3b01      	subs	r3, #1
 8006622:	ee18 1a10 	vmov	r1, s16
 8006626:	9300      	str	r3, [sp, #0]
 8006628:	220a      	movs	r2, #10
 800662a:	2300      	movs	r3, #0
 800662c:	4620      	mov	r0, r4
 800662e:	f000 fb3b 	bl	8006ca8 <__multadd>
 8006632:	9b08      	ldr	r3, [sp, #32]
 8006634:	ee08 0a10 	vmov	s16, r0
 8006638:	2b00      	cmp	r3, #0
 800663a:	f000 81b1 	beq.w	80069a0 <_dtoa_r+0xbc0>
 800663e:	2300      	movs	r3, #0
 8006640:	4639      	mov	r1, r7
 8006642:	220a      	movs	r2, #10
 8006644:	4620      	mov	r0, r4
 8006646:	f000 fb2f 	bl	8006ca8 <__multadd>
 800664a:	9b02      	ldr	r3, [sp, #8]
 800664c:	2b00      	cmp	r3, #0
 800664e:	4607      	mov	r7, r0
 8006650:	f300 808e 	bgt.w	8006770 <_dtoa_r+0x990>
 8006654:	9b06      	ldr	r3, [sp, #24]
 8006656:	2b02      	cmp	r3, #2
 8006658:	dc51      	bgt.n	80066fe <_dtoa_r+0x91e>
 800665a:	e089      	b.n	8006770 <_dtoa_r+0x990>
 800665c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800665e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006662:	e74b      	b.n	80064fc <_dtoa_r+0x71c>
 8006664:	9b03      	ldr	r3, [sp, #12]
 8006666:	1e5e      	subs	r6, r3, #1
 8006668:	9b07      	ldr	r3, [sp, #28]
 800666a:	42b3      	cmp	r3, r6
 800666c:	bfbf      	itttt	lt
 800666e:	9b07      	ldrlt	r3, [sp, #28]
 8006670:	9607      	strlt	r6, [sp, #28]
 8006672:	1af2      	sublt	r2, r6, r3
 8006674:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006676:	bfb6      	itet	lt
 8006678:	189b      	addlt	r3, r3, r2
 800667a:	1b9e      	subge	r6, r3, r6
 800667c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800667e:	9b03      	ldr	r3, [sp, #12]
 8006680:	bfb8      	it	lt
 8006682:	2600      	movlt	r6, #0
 8006684:	2b00      	cmp	r3, #0
 8006686:	bfb7      	itett	lt
 8006688:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800668c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006690:	1a9d      	sublt	r5, r3, r2
 8006692:	2300      	movlt	r3, #0
 8006694:	e734      	b.n	8006500 <_dtoa_r+0x720>
 8006696:	9e07      	ldr	r6, [sp, #28]
 8006698:	9d04      	ldr	r5, [sp, #16]
 800669a:	9f08      	ldr	r7, [sp, #32]
 800669c:	e73b      	b.n	8006516 <_dtoa_r+0x736>
 800669e:	9a07      	ldr	r2, [sp, #28]
 80066a0:	e767      	b.n	8006572 <_dtoa_r+0x792>
 80066a2:	9b06      	ldr	r3, [sp, #24]
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	dc18      	bgt.n	80066da <_dtoa_r+0x8fa>
 80066a8:	f1ba 0f00 	cmp.w	sl, #0
 80066ac:	d115      	bne.n	80066da <_dtoa_r+0x8fa>
 80066ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80066b2:	b993      	cbnz	r3, 80066da <_dtoa_r+0x8fa>
 80066b4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80066b8:	0d1b      	lsrs	r3, r3, #20
 80066ba:	051b      	lsls	r3, r3, #20
 80066bc:	b183      	cbz	r3, 80066e0 <_dtoa_r+0x900>
 80066be:	9b04      	ldr	r3, [sp, #16]
 80066c0:	3301      	adds	r3, #1
 80066c2:	9304      	str	r3, [sp, #16]
 80066c4:	9b05      	ldr	r3, [sp, #20]
 80066c6:	3301      	adds	r3, #1
 80066c8:	9305      	str	r3, [sp, #20]
 80066ca:	f04f 0801 	mov.w	r8, #1
 80066ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	f47f af6a 	bne.w	80065aa <_dtoa_r+0x7ca>
 80066d6:	2001      	movs	r0, #1
 80066d8:	e76f      	b.n	80065ba <_dtoa_r+0x7da>
 80066da:	f04f 0800 	mov.w	r8, #0
 80066de:	e7f6      	b.n	80066ce <_dtoa_r+0x8ee>
 80066e0:	4698      	mov	r8, r3
 80066e2:	e7f4      	b.n	80066ce <_dtoa_r+0x8ee>
 80066e4:	f43f af7d 	beq.w	80065e2 <_dtoa_r+0x802>
 80066e8:	4618      	mov	r0, r3
 80066ea:	301c      	adds	r0, #28
 80066ec:	e772      	b.n	80065d4 <_dtoa_r+0x7f4>
 80066ee:	9b03      	ldr	r3, [sp, #12]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	dc37      	bgt.n	8006764 <_dtoa_r+0x984>
 80066f4:	9b06      	ldr	r3, [sp, #24]
 80066f6:	2b02      	cmp	r3, #2
 80066f8:	dd34      	ble.n	8006764 <_dtoa_r+0x984>
 80066fa:	9b03      	ldr	r3, [sp, #12]
 80066fc:	9302      	str	r3, [sp, #8]
 80066fe:	9b02      	ldr	r3, [sp, #8]
 8006700:	b96b      	cbnz	r3, 800671e <_dtoa_r+0x93e>
 8006702:	4631      	mov	r1, r6
 8006704:	2205      	movs	r2, #5
 8006706:	4620      	mov	r0, r4
 8006708:	f000 face 	bl	8006ca8 <__multadd>
 800670c:	4601      	mov	r1, r0
 800670e:	4606      	mov	r6, r0
 8006710:	ee18 0a10 	vmov	r0, s16
 8006714:	f000 fce8 	bl	80070e8 <__mcmp>
 8006718:	2800      	cmp	r0, #0
 800671a:	f73f adbb 	bgt.w	8006294 <_dtoa_r+0x4b4>
 800671e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006720:	9d01      	ldr	r5, [sp, #4]
 8006722:	43db      	mvns	r3, r3
 8006724:	9300      	str	r3, [sp, #0]
 8006726:	f04f 0800 	mov.w	r8, #0
 800672a:	4631      	mov	r1, r6
 800672c:	4620      	mov	r0, r4
 800672e:	f000 fa99 	bl	8006c64 <_Bfree>
 8006732:	2f00      	cmp	r7, #0
 8006734:	f43f aea4 	beq.w	8006480 <_dtoa_r+0x6a0>
 8006738:	f1b8 0f00 	cmp.w	r8, #0
 800673c:	d005      	beq.n	800674a <_dtoa_r+0x96a>
 800673e:	45b8      	cmp	r8, r7
 8006740:	d003      	beq.n	800674a <_dtoa_r+0x96a>
 8006742:	4641      	mov	r1, r8
 8006744:	4620      	mov	r0, r4
 8006746:	f000 fa8d 	bl	8006c64 <_Bfree>
 800674a:	4639      	mov	r1, r7
 800674c:	4620      	mov	r0, r4
 800674e:	f000 fa89 	bl	8006c64 <_Bfree>
 8006752:	e695      	b.n	8006480 <_dtoa_r+0x6a0>
 8006754:	2600      	movs	r6, #0
 8006756:	4637      	mov	r7, r6
 8006758:	e7e1      	b.n	800671e <_dtoa_r+0x93e>
 800675a:	9700      	str	r7, [sp, #0]
 800675c:	4637      	mov	r7, r6
 800675e:	e599      	b.n	8006294 <_dtoa_r+0x4b4>
 8006760:	40240000 	.word	0x40240000
 8006764:	9b08      	ldr	r3, [sp, #32]
 8006766:	2b00      	cmp	r3, #0
 8006768:	f000 80ca 	beq.w	8006900 <_dtoa_r+0xb20>
 800676c:	9b03      	ldr	r3, [sp, #12]
 800676e:	9302      	str	r3, [sp, #8]
 8006770:	2d00      	cmp	r5, #0
 8006772:	dd05      	ble.n	8006780 <_dtoa_r+0x9a0>
 8006774:	4639      	mov	r1, r7
 8006776:	462a      	mov	r2, r5
 8006778:	4620      	mov	r0, r4
 800677a:	f000 fc45 	bl	8007008 <__lshift>
 800677e:	4607      	mov	r7, r0
 8006780:	f1b8 0f00 	cmp.w	r8, #0
 8006784:	d05b      	beq.n	800683e <_dtoa_r+0xa5e>
 8006786:	6879      	ldr	r1, [r7, #4]
 8006788:	4620      	mov	r0, r4
 800678a:	f000 fa2b 	bl	8006be4 <_Balloc>
 800678e:	4605      	mov	r5, r0
 8006790:	b928      	cbnz	r0, 800679e <_dtoa_r+0x9be>
 8006792:	4b87      	ldr	r3, [pc, #540]	; (80069b0 <_dtoa_r+0xbd0>)
 8006794:	4602      	mov	r2, r0
 8006796:	f240 21ea 	movw	r1, #746	; 0x2ea
 800679a:	f7ff bb3b 	b.w	8005e14 <_dtoa_r+0x34>
 800679e:	693a      	ldr	r2, [r7, #16]
 80067a0:	3202      	adds	r2, #2
 80067a2:	0092      	lsls	r2, r2, #2
 80067a4:	f107 010c 	add.w	r1, r7, #12
 80067a8:	300c      	adds	r0, #12
 80067aa:	f000 fa0d 	bl	8006bc8 <memcpy>
 80067ae:	2201      	movs	r2, #1
 80067b0:	4629      	mov	r1, r5
 80067b2:	4620      	mov	r0, r4
 80067b4:	f000 fc28 	bl	8007008 <__lshift>
 80067b8:	9b01      	ldr	r3, [sp, #4]
 80067ba:	f103 0901 	add.w	r9, r3, #1
 80067be:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80067c2:	4413      	add	r3, r2
 80067c4:	9305      	str	r3, [sp, #20]
 80067c6:	f00a 0301 	and.w	r3, sl, #1
 80067ca:	46b8      	mov	r8, r7
 80067cc:	9304      	str	r3, [sp, #16]
 80067ce:	4607      	mov	r7, r0
 80067d0:	4631      	mov	r1, r6
 80067d2:	ee18 0a10 	vmov	r0, s16
 80067d6:	f7ff fa75 	bl	8005cc4 <quorem>
 80067da:	4641      	mov	r1, r8
 80067dc:	9002      	str	r0, [sp, #8]
 80067de:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80067e2:	ee18 0a10 	vmov	r0, s16
 80067e6:	f000 fc7f 	bl	80070e8 <__mcmp>
 80067ea:	463a      	mov	r2, r7
 80067ec:	9003      	str	r0, [sp, #12]
 80067ee:	4631      	mov	r1, r6
 80067f0:	4620      	mov	r0, r4
 80067f2:	f000 fc95 	bl	8007120 <__mdiff>
 80067f6:	68c2      	ldr	r2, [r0, #12]
 80067f8:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 80067fc:	4605      	mov	r5, r0
 80067fe:	bb02      	cbnz	r2, 8006842 <_dtoa_r+0xa62>
 8006800:	4601      	mov	r1, r0
 8006802:	ee18 0a10 	vmov	r0, s16
 8006806:	f000 fc6f 	bl	80070e8 <__mcmp>
 800680a:	4602      	mov	r2, r0
 800680c:	4629      	mov	r1, r5
 800680e:	4620      	mov	r0, r4
 8006810:	9207      	str	r2, [sp, #28]
 8006812:	f000 fa27 	bl	8006c64 <_Bfree>
 8006816:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800681a:	ea43 0102 	orr.w	r1, r3, r2
 800681e:	9b04      	ldr	r3, [sp, #16]
 8006820:	430b      	orrs	r3, r1
 8006822:	464d      	mov	r5, r9
 8006824:	d10f      	bne.n	8006846 <_dtoa_r+0xa66>
 8006826:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800682a:	d02a      	beq.n	8006882 <_dtoa_r+0xaa2>
 800682c:	9b03      	ldr	r3, [sp, #12]
 800682e:	2b00      	cmp	r3, #0
 8006830:	dd02      	ble.n	8006838 <_dtoa_r+0xa58>
 8006832:	9b02      	ldr	r3, [sp, #8]
 8006834:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006838:	f88b a000 	strb.w	sl, [fp]
 800683c:	e775      	b.n	800672a <_dtoa_r+0x94a>
 800683e:	4638      	mov	r0, r7
 8006840:	e7ba      	b.n	80067b8 <_dtoa_r+0x9d8>
 8006842:	2201      	movs	r2, #1
 8006844:	e7e2      	b.n	800680c <_dtoa_r+0xa2c>
 8006846:	9b03      	ldr	r3, [sp, #12]
 8006848:	2b00      	cmp	r3, #0
 800684a:	db04      	blt.n	8006856 <_dtoa_r+0xa76>
 800684c:	9906      	ldr	r1, [sp, #24]
 800684e:	430b      	orrs	r3, r1
 8006850:	9904      	ldr	r1, [sp, #16]
 8006852:	430b      	orrs	r3, r1
 8006854:	d122      	bne.n	800689c <_dtoa_r+0xabc>
 8006856:	2a00      	cmp	r2, #0
 8006858:	ddee      	ble.n	8006838 <_dtoa_r+0xa58>
 800685a:	ee18 1a10 	vmov	r1, s16
 800685e:	2201      	movs	r2, #1
 8006860:	4620      	mov	r0, r4
 8006862:	f000 fbd1 	bl	8007008 <__lshift>
 8006866:	4631      	mov	r1, r6
 8006868:	ee08 0a10 	vmov	s16, r0
 800686c:	f000 fc3c 	bl	80070e8 <__mcmp>
 8006870:	2800      	cmp	r0, #0
 8006872:	dc03      	bgt.n	800687c <_dtoa_r+0xa9c>
 8006874:	d1e0      	bne.n	8006838 <_dtoa_r+0xa58>
 8006876:	f01a 0f01 	tst.w	sl, #1
 800687a:	d0dd      	beq.n	8006838 <_dtoa_r+0xa58>
 800687c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006880:	d1d7      	bne.n	8006832 <_dtoa_r+0xa52>
 8006882:	2339      	movs	r3, #57	; 0x39
 8006884:	f88b 3000 	strb.w	r3, [fp]
 8006888:	462b      	mov	r3, r5
 800688a:	461d      	mov	r5, r3
 800688c:	3b01      	subs	r3, #1
 800688e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006892:	2a39      	cmp	r2, #57	; 0x39
 8006894:	d071      	beq.n	800697a <_dtoa_r+0xb9a>
 8006896:	3201      	adds	r2, #1
 8006898:	701a      	strb	r2, [r3, #0]
 800689a:	e746      	b.n	800672a <_dtoa_r+0x94a>
 800689c:	2a00      	cmp	r2, #0
 800689e:	dd07      	ble.n	80068b0 <_dtoa_r+0xad0>
 80068a0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80068a4:	d0ed      	beq.n	8006882 <_dtoa_r+0xaa2>
 80068a6:	f10a 0301 	add.w	r3, sl, #1
 80068aa:	f88b 3000 	strb.w	r3, [fp]
 80068ae:	e73c      	b.n	800672a <_dtoa_r+0x94a>
 80068b0:	9b05      	ldr	r3, [sp, #20]
 80068b2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80068b6:	4599      	cmp	r9, r3
 80068b8:	d047      	beq.n	800694a <_dtoa_r+0xb6a>
 80068ba:	ee18 1a10 	vmov	r1, s16
 80068be:	2300      	movs	r3, #0
 80068c0:	220a      	movs	r2, #10
 80068c2:	4620      	mov	r0, r4
 80068c4:	f000 f9f0 	bl	8006ca8 <__multadd>
 80068c8:	45b8      	cmp	r8, r7
 80068ca:	ee08 0a10 	vmov	s16, r0
 80068ce:	f04f 0300 	mov.w	r3, #0
 80068d2:	f04f 020a 	mov.w	r2, #10
 80068d6:	4641      	mov	r1, r8
 80068d8:	4620      	mov	r0, r4
 80068da:	d106      	bne.n	80068ea <_dtoa_r+0xb0a>
 80068dc:	f000 f9e4 	bl	8006ca8 <__multadd>
 80068e0:	4680      	mov	r8, r0
 80068e2:	4607      	mov	r7, r0
 80068e4:	f109 0901 	add.w	r9, r9, #1
 80068e8:	e772      	b.n	80067d0 <_dtoa_r+0x9f0>
 80068ea:	f000 f9dd 	bl	8006ca8 <__multadd>
 80068ee:	4639      	mov	r1, r7
 80068f0:	4680      	mov	r8, r0
 80068f2:	2300      	movs	r3, #0
 80068f4:	220a      	movs	r2, #10
 80068f6:	4620      	mov	r0, r4
 80068f8:	f000 f9d6 	bl	8006ca8 <__multadd>
 80068fc:	4607      	mov	r7, r0
 80068fe:	e7f1      	b.n	80068e4 <_dtoa_r+0xb04>
 8006900:	9b03      	ldr	r3, [sp, #12]
 8006902:	9302      	str	r3, [sp, #8]
 8006904:	9d01      	ldr	r5, [sp, #4]
 8006906:	ee18 0a10 	vmov	r0, s16
 800690a:	4631      	mov	r1, r6
 800690c:	f7ff f9da 	bl	8005cc4 <quorem>
 8006910:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006914:	9b01      	ldr	r3, [sp, #4]
 8006916:	f805 ab01 	strb.w	sl, [r5], #1
 800691a:	1aea      	subs	r2, r5, r3
 800691c:	9b02      	ldr	r3, [sp, #8]
 800691e:	4293      	cmp	r3, r2
 8006920:	dd09      	ble.n	8006936 <_dtoa_r+0xb56>
 8006922:	ee18 1a10 	vmov	r1, s16
 8006926:	2300      	movs	r3, #0
 8006928:	220a      	movs	r2, #10
 800692a:	4620      	mov	r0, r4
 800692c:	f000 f9bc 	bl	8006ca8 <__multadd>
 8006930:	ee08 0a10 	vmov	s16, r0
 8006934:	e7e7      	b.n	8006906 <_dtoa_r+0xb26>
 8006936:	9b02      	ldr	r3, [sp, #8]
 8006938:	2b00      	cmp	r3, #0
 800693a:	bfc8      	it	gt
 800693c:	461d      	movgt	r5, r3
 800693e:	9b01      	ldr	r3, [sp, #4]
 8006940:	bfd8      	it	le
 8006942:	2501      	movle	r5, #1
 8006944:	441d      	add	r5, r3
 8006946:	f04f 0800 	mov.w	r8, #0
 800694a:	ee18 1a10 	vmov	r1, s16
 800694e:	2201      	movs	r2, #1
 8006950:	4620      	mov	r0, r4
 8006952:	f000 fb59 	bl	8007008 <__lshift>
 8006956:	4631      	mov	r1, r6
 8006958:	ee08 0a10 	vmov	s16, r0
 800695c:	f000 fbc4 	bl	80070e8 <__mcmp>
 8006960:	2800      	cmp	r0, #0
 8006962:	dc91      	bgt.n	8006888 <_dtoa_r+0xaa8>
 8006964:	d102      	bne.n	800696c <_dtoa_r+0xb8c>
 8006966:	f01a 0f01 	tst.w	sl, #1
 800696a:	d18d      	bne.n	8006888 <_dtoa_r+0xaa8>
 800696c:	462b      	mov	r3, r5
 800696e:	461d      	mov	r5, r3
 8006970:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006974:	2a30      	cmp	r2, #48	; 0x30
 8006976:	d0fa      	beq.n	800696e <_dtoa_r+0xb8e>
 8006978:	e6d7      	b.n	800672a <_dtoa_r+0x94a>
 800697a:	9a01      	ldr	r2, [sp, #4]
 800697c:	429a      	cmp	r2, r3
 800697e:	d184      	bne.n	800688a <_dtoa_r+0xaaa>
 8006980:	9b00      	ldr	r3, [sp, #0]
 8006982:	3301      	adds	r3, #1
 8006984:	9300      	str	r3, [sp, #0]
 8006986:	2331      	movs	r3, #49	; 0x31
 8006988:	7013      	strb	r3, [r2, #0]
 800698a:	e6ce      	b.n	800672a <_dtoa_r+0x94a>
 800698c:	4b09      	ldr	r3, [pc, #36]	; (80069b4 <_dtoa_r+0xbd4>)
 800698e:	f7ff ba95 	b.w	8005ebc <_dtoa_r+0xdc>
 8006992:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006994:	2b00      	cmp	r3, #0
 8006996:	f47f aa6e 	bne.w	8005e76 <_dtoa_r+0x96>
 800699a:	4b07      	ldr	r3, [pc, #28]	; (80069b8 <_dtoa_r+0xbd8>)
 800699c:	f7ff ba8e 	b.w	8005ebc <_dtoa_r+0xdc>
 80069a0:	9b02      	ldr	r3, [sp, #8]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	dcae      	bgt.n	8006904 <_dtoa_r+0xb24>
 80069a6:	9b06      	ldr	r3, [sp, #24]
 80069a8:	2b02      	cmp	r3, #2
 80069aa:	f73f aea8 	bgt.w	80066fe <_dtoa_r+0x91e>
 80069ae:	e7a9      	b.n	8006904 <_dtoa_r+0xb24>
 80069b0:	08007f47 	.word	0x08007f47
 80069b4:	08007ea4 	.word	0x08007ea4
 80069b8:	08007ec8 	.word	0x08007ec8

080069bc <std>:
 80069bc:	2300      	movs	r3, #0
 80069be:	b510      	push	{r4, lr}
 80069c0:	4604      	mov	r4, r0
 80069c2:	e9c0 3300 	strd	r3, r3, [r0]
 80069c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80069ca:	6083      	str	r3, [r0, #8]
 80069cc:	8181      	strh	r1, [r0, #12]
 80069ce:	6643      	str	r3, [r0, #100]	; 0x64
 80069d0:	81c2      	strh	r2, [r0, #14]
 80069d2:	6183      	str	r3, [r0, #24]
 80069d4:	4619      	mov	r1, r3
 80069d6:	2208      	movs	r2, #8
 80069d8:	305c      	adds	r0, #92	; 0x5c
 80069da:	f7fe fce9 	bl	80053b0 <memset>
 80069de:	4b05      	ldr	r3, [pc, #20]	; (80069f4 <std+0x38>)
 80069e0:	6263      	str	r3, [r4, #36]	; 0x24
 80069e2:	4b05      	ldr	r3, [pc, #20]	; (80069f8 <std+0x3c>)
 80069e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80069e6:	4b05      	ldr	r3, [pc, #20]	; (80069fc <std+0x40>)
 80069e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80069ea:	4b05      	ldr	r3, [pc, #20]	; (8006a00 <std+0x44>)
 80069ec:	6224      	str	r4, [r4, #32]
 80069ee:	6323      	str	r3, [r4, #48]	; 0x30
 80069f0:	bd10      	pop	{r4, pc}
 80069f2:	bf00      	nop
 80069f4:	080077ad 	.word	0x080077ad
 80069f8:	080077cf 	.word	0x080077cf
 80069fc:	08007807 	.word	0x08007807
 8006a00:	0800782b 	.word	0x0800782b

08006a04 <_cleanup_r>:
 8006a04:	4901      	ldr	r1, [pc, #4]	; (8006a0c <_cleanup_r+0x8>)
 8006a06:	f000 b8af 	b.w	8006b68 <_fwalk_reent>
 8006a0a:	bf00      	nop
 8006a0c:	08007b41 	.word	0x08007b41

08006a10 <__sfmoreglue>:
 8006a10:	b570      	push	{r4, r5, r6, lr}
 8006a12:	2268      	movs	r2, #104	; 0x68
 8006a14:	1e4d      	subs	r5, r1, #1
 8006a16:	4355      	muls	r5, r2
 8006a18:	460e      	mov	r6, r1
 8006a1a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006a1e:	f000 fce7 	bl	80073f0 <_malloc_r>
 8006a22:	4604      	mov	r4, r0
 8006a24:	b140      	cbz	r0, 8006a38 <__sfmoreglue+0x28>
 8006a26:	2100      	movs	r1, #0
 8006a28:	e9c0 1600 	strd	r1, r6, [r0]
 8006a2c:	300c      	adds	r0, #12
 8006a2e:	60a0      	str	r0, [r4, #8]
 8006a30:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006a34:	f7fe fcbc 	bl	80053b0 <memset>
 8006a38:	4620      	mov	r0, r4
 8006a3a:	bd70      	pop	{r4, r5, r6, pc}

08006a3c <__sfp_lock_acquire>:
 8006a3c:	4801      	ldr	r0, [pc, #4]	; (8006a44 <__sfp_lock_acquire+0x8>)
 8006a3e:	f000 b8b8 	b.w	8006bb2 <__retarget_lock_acquire_recursive>
 8006a42:	bf00      	nop
 8006a44:	20000375 	.word	0x20000375

08006a48 <__sfp_lock_release>:
 8006a48:	4801      	ldr	r0, [pc, #4]	; (8006a50 <__sfp_lock_release+0x8>)
 8006a4a:	f000 b8b3 	b.w	8006bb4 <__retarget_lock_release_recursive>
 8006a4e:	bf00      	nop
 8006a50:	20000375 	.word	0x20000375

08006a54 <__sinit_lock_acquire>:
 8006a54:	4801      	ldr	r0, [pc, #4]	; (8006a5c <__sinit_lock_acquire+0x8>)
 8006a56:	f000 b8ac 	b.w	8006bb2 <__retarget_lock_acquire_recursive>
 8006a5a:	bf00      	nop
 8006a5c:	20000376 	.word	0x20000376

08006a60 <__sinit_lock_release>:
 8006a60:	4801      	ldr	r0, [pc, #4]	; (8006a68 <__sinit_lock_release+0x8>)
 8006a62:	f000 b8a7 	b.w	8006bb4 <__retarget_lock_release_recursive>
 8006a66:	bf00      	nop
 8006a68:	20000376 	.word	0x20000376

08006a6c <__sinit>:
 8006a6c:	b510      	push	{r4, lr}
 8006a6e:	4604      	mov	r4, r0
 8006a70:	f7ff fff0 	bl	8006a54 <__sinit_lock_acquire>
 8006a74:	69a3      	ldr	r3, [r4, #24]
 8006a76:	b11b      	cbz	r3, 8006a80 <__sinit+0x14>
 8006a78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a7c:	f7ff bff0 	b.w	8006a60 <__sinit_lock_release>
 8006a80:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006a84:	6523      	str	r3, [r4, #80]	; 0x50
 8006a86:	4b13      	ldr	r3, [pc, #76]	; (8006ad4 <__sinit+0x68>)
 8006a88:	4a13      	ldr	r2, [pc, #76]	; (8006ad8 <__sinit+0x6c>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	62a2      	str	r2, [r4, #40]	; 0x28
 8006a8e:	42a3      	cmp	r3, r4
 8006a90:	bf04      	itt	eq
 8006a92:	2301      	moveq	r3, #1
 8006a94:	61a3      	streq	r3, [r4, #24]
 8006a96:	4620      	mov	r0, r4
 8006a98:	f000 f820 	bl	8006adc <__sfp>
 8006a9c:	6060      	str	r0, [r4, #4]
 8006a9e:	4620      	mov	r0, r4
 8006aa0:	f000 f81c 	bl	8006adc <__sfp>
 8006aa4:	60a0      	str	r0, [r4, #8]
 8006aa6:	4620      	mov	r0, r4
 8006aa8:	f000 f818 	bl	8006adc <__sfp>
 8006aac:	2200      	movs	r2, #0
 8006aae:	60e0      	str	r0, [r4, #12]
 8006ab0:	2104      	movs	r1, #4
 8006ab2:	6860      	ldr	r0, [r4, #4]
 8006ab4:	f7ff ff82 	bl	80069bc <std>
 8006ab8:	68a0      	ldr	r0, [r4, #8]
 8006aba:	2201      	movs	r2, #1
 8006abc:	2109      	movs	r1, #9
 8006abe:	f7ff ff7d 	bl	80069bc <std>
 8006ac2:	68e0      	ldr	r0, [r4, #12]
 8006ac4:	2202      	movs	r2, #2
 8006ac6:	2112      	movs	r1, #18
 8006ac8:	f7ff ff78 	bl	80069bc <std>
 8006acc:	2301      	movs	r3, #1
 8006ace:	61a3      	str	r3, [r4, #24]
 8006ad0:	e7d2      	b.n	8006a78 <__sinit+0xc>
 8006ad2:	bf00      	nop
 8006ad4:	08007e90 	.word	0x08007e90
 8006ad8:	08006a05 	.word	0x08006a05

08006adc <__sfp>:
 8006adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ade:	4607      	mov	r7, r0
 8006ae0:	f7ff ffac 	bl	8006a3c <__sfp_lock_acquire>
 8006ae4:	4b1e      	ldr	r3, [pc, #120]	; (8006b60 <__sfp+0x84>)
 8006ae6:	681e      	ldr	r6, [r3, #0]
 8006ae8:	69b3      	ldr	r3, [r6, #24]
 8006aea:	b913      	cbnz	r3, 8006af2 <__sfp+0x16>
 8006aec:	4630      	mov	r0, r6
 8006aee:	f7ff ffbd 	bl	8006a6c <__sinit>
 8006af2:	3648      	adds	r6, #72	; 0x48
 8006af4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006af8:	3b01      	subs	r3, #1
 8006afa:	d503      	bpl.n	8006b04 <__sfp+0x28>
 8006afc:	6833      	ldr	r3, [r6, #0]
 8006afe:	b30b      	cbz	r3, 8006b44 <__sfp+0x68>
 8006b00:	6836      	ldr	r6, [r6, #0]
 8006b02:	e7f7      	b.n	8006af4 <__sfp+0x18>
 8006b04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006b08:	b9d5      	cbnz	r5, 8006b40 <__sfp+0x64>
 8006b0a:	4b16      	ldr	r3, [pc, #88]	; (8006b64 <__sfp+0x88>)
 8006b0c:	60e3      	str	r3, [r4, #12]
 8006b0e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006b12:	6665      	str	r5, [r4, #100]	; 0x64
 8006b14:	f000 f84c 	bl	8006bb0 <__retarget_lock_init_recursive>
 8006b18:	f7ff ff96 	bl	8006a48 <__sfp_lock_release>
 8006b1c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006b20:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006b24:	6025      	str	r5, [r4, #0]
 8006b26:	61a5      	str	r5, [r4, #24]
 8006b28:	2208      	movs	r2, #8
 8006b2a:	4629      	mov	r1, r5
 8006b2c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006b30:	f7fe fc3e 	bl	80053b0 <memset>
 8006b34:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006b38:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006b3c:	4620      	mov	r0, r4
 8006b3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b40:	3468      	adds	r4, #104	; 0x68
 8006b42:	e7d9      	b.n	8006af8 <__sfp+0x1c>
 8006b44:	2104      	movs	r1, #4
 8006b46:	4638      	mov	r0, r7
 8006b48:	f7ff ff62 	bl	8006a10 <__sfmoreglue>
 8006b4c:	4604      	mov	r4, r0
 8006b4e:	6030      	str	r0, [r6, #0]
 8006b50:	2800      	cmp	r0, #0
 8006b52:	d1d5      	bne.n	8006b00 <__sfp+0x24>
 8006b54:	f7ff ff78 	bl	8006a48 <__sfp_lock_release>
 8006b58:	230c      	movs	r3, #12
 8006b5a:	603b      	str	r3, [r7, #0]
 8006b5c:	e7ee      	b.n	8006b3c <__sfp+0x60>
 8006b5e:	bf00      	nop
 8006b60:	08007e90 	.word	0x08007e90
 8006b64:	ffff0001 	.word	0xffff0001

08006b68 <_fwalk_reent>:
 8006b68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b6c:	4606      	mov	r6, r0
 8006b6e:	4688      	mov	r8, r1
 8006b70:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006b74:	2700      	movs	r7, #0
 8006b76:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006b7a:	f1b9 0901 	subs.w	r9, r9, #1
 8006b7e:	d505      	bpl.n	8006b8c <_fwalk_reent+0x24>
 8006b80:	6824      	ldr	r4, [r4, #0]
 8006b82:	2c00      	cmp	r4, #0
 8006b84:	d1f7      	bne.n	8006b76 <_fwalk_reent+0xe>
 8006b86:	4638      	mov	r0, r7
 8006b88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b8c:	89ab      	ldrh	r3, [r5, #12]
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d907      	bls.n	8006ba2 <_fwalk_reent+0x3a>
 8006b92:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b96:	3301      	adds	r3, #1
 8006b98:	d003      	beq.n	8006ba2 <_fwalk_reent+0x3a>
 8006b9a:	4629      	mov	r1, r5
 8006b9c:	4630      	mov	r0, r6
 8006b9e:	47c0      	blx	r8
 8006ba0:	4307      	orrs	r7, r0
 8006ba2:	3568      	adds	r5, #104	; 0x68
 8006ba4:	e7e9      	b.n	8006b7a <_fwalk_reent+0x12>
	...

08006ba8 <_localeconv_r>:
 8006ba8:	4800      	ldr	r0, [pc, #0]	; (8006bac <_localeconv_r+0x4>)
 8006baa:	4770      	bx	lr
 8006bac:	20000160 	.word	0x20000160

08006bb0 <__retarget_lock_init_recursive>:
 8006bb0:	4770      	bx	lr

08006bb2 <__retarget_lock_acquire_recursive>:
 8006bb2:	4770      	bx	lr

08006bb4 <__retarget_lock_release_recursive>:
 8006bb4:	4770      	bx	lr
	...

08006bb8 <malloc>:
 8006bb8:	4b02      	ldr	r3, [pc, #8]	; (8006bc4 <malloc+0xc>)
 8006bba:	4601      	mov	r1, r0
 8006bbc:	6818      	ldr	r0, [r3, #0]
 8006bbe:	f000 bc17 	b.w	80073f0 <_malloc_r>
 8006bc2:	bf00      	nop
 8006bc4:	2000000c 	.word	0x2000000c

08006bc8 <memcpy>:
 8006bc8:	440a      	add	r2, r1
 8006bca:	4291      	cmp	r1, r2
 8006bcc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006bd0:	d100      	bne.n	8006bd4 <memcpy+0xc>
 8006bd2:	4770      	bx	lr
 8006bd4:	b510      	push	{r4, lr}
 8006bd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bda:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006bde:	4291      	cmp	r1, r2
 8006be0:	d1f9      	bne.n	8006bd6 <memcpy+0xe>
 8006be2:	bd10      	pop	{r4, pc}

08006be4 <_Balloc>:
 8006be4:	b570      	push	{r4, r5, r6, lr}
 8006be6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006be8:	4604      	mov	r4, r0
 8006bea:	460d      	mov	r5, r1
 8006bec:	b976      	cbnz	r6, 8006c0c <_Balloc+0x28>
 8006bee:	2010      	movs	r0, #16
 8006bf0:	f7ff ffe2 	bl	8006bb8 <malloc>
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	6260      	str	r0, [r4, #36]	; 0x24
 8006bf8:	b920      	cbnz	r0, 8006c04 <_Balloc+0x20>
 8006bfa:	4b18      	ldr	r3, [pc, #96]	; (8006c5c <_Balloc+0x78>)
 8006bfc:	4818      	ldr	r0, [pc, #96]	; (8006c60 <_Balloc+0x7c>)
 8006bfe:	2166      	movs	r1, #102	; 0x66
 8006c00:	f000 feea 	bl	80079d8 <__assert_func>
 8006c04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c08:	6006      	str	r6, [r0, #0]
 8006c0a:	60c6      	str	r6, [r0, #12]
 8006c0c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006c0e:	68f3      	ldr	r3, [r6, #12]
 8006c10:	b183      	cbz	r3, 8006c34 <_Balloc+0x50>
 8006c12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006c1a:	b9b8      	cbnz	r0, 8006c4c <_Balloc+0x68>
 8006c1c:	2101      	movs	r1, #1
 8006c1e:	fa01 f605 	lsl.w	r6, r1, r5
 8006c22:	1d72      	adds	r2, r6, #5
 8006c24:	0092      	lsls	r2, r2, #2
 8006c26:	4620      	mov	r0, r4
 8006c28:	f000 fb60 	bl	80072ec <_calloc_r>
 8006c2c:	b160      	cbz	r0, 8006c48 <_Balloc+0x64>
 8006c2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006c32:	e00e      	b.n	8006c52 <_Balloc+0x6e>
 8006c34:	2221      	movs	r2, #33	; 0x21
 8006c36:	2104      	movs	r1, #4
 8006c38:	4620      	mov	r0, r4
 8006c3a:	f000 fb57 	bl	80072ec <_calloc_r>
 8006c3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c40:	60f0      	str	r0, [r6, #12]
 8006c42:	68db      	ldr	r3, [r3, #12]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d1e4      	bne.n	8006c12 <_Balloc+0x2e>
 8006c48:	2000      	movs	r0, #0
 8006c4a:	bd70      	pop	{r4, r5, r6, pc}
 8006c4c:	6802      	ldr	r2, [r0, #0]
 8006c4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c52:	2300      	movs	r3, #0
 8006c54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c58:	e7f7      	b.n	8006c4a <_Balloc+0x66>
 8006c5a:	bf00      	nop
 8006c5c:	08007ed5 	.word	0x08007ed5
 8006c60:	08007fb8 	.word	0x08007fb8

08006c64 <_Bfree>:
 8006c64:	b570      	push	{r4, r5, r6, lr}
 8006c66:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006c68:	4605      	mov	r5, r0
 8006c6a:	460c      	mov	r4, r1
 8006c6c:	b976      	cbnz	r6, 8006c8c <_Bfree+0x28>
 8006c6e:	2010      	movs	r0, #16
 8006c70:	f7ff ffa2 	bl	8006bb8 <malloc>
 8006c74:	4602      	mov	r2, r0
 8006c76:	6268      	str	r0, [r5, #36]	; 0x24
 8006c78:	b920      	cbnz	r0, 8006c84 <_Bfree+0x20>
 8006c7a:	4b09      	ldr	r3, [pc, #36]	; (8006ca0 <_Bfree+0x3c>)
 8006c7c:	4809      	ldr	r0, [pc, #36]	; (8006ca4 <_Bfree+0x40>)
 8006c7e:	218a      	movs	r1, #138	; 0x8a
 8006c80:	f000 feaa 	bl	80079d8 <__assert_func>
 8006c84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c88:	6006      	str	r6, [r0, #0]
 8006c8a:	60c6      	str	r6, [r0, #12]
 8006c8c:	b13c      	cbz	r4, 8006c9e <_Bfree+0x3a>
 8006c8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006c90:	6862      	ldr	r2, [r4, #4]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c98:	6021      	str	r1, [r4, #0]
 8006c9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c9e:	bd70      	pop	{r4, r5, r6, pc}
 8006ca0:	08007ed5 	.word	0x08007ed5
 8006ca4:	08007fb8 	.word	0x08007fb8

08006ca8 <__multadd>:
 8006ca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cac:	690d      	ldr	r5, [r1, #16]
 8006cae:	4607      	mov	r7, r0
 8006cb0:	460c      	mov	r4, r1
 8006cb2:	461e      	mov	r6, r3
 8006cb4:	f101 0c14 	add.w	ip, r1, #20
 8006cb8:	2000      	movs	r0, #0
 8006cba:	f8dc 3000 	ldr.w	r3, [ip]
 8006cbe:	b299      	uxth	r1, r3
 8006cc0:	fb02 6101 	mla	r1, r2, r1, r6
 8006cc4:	0c1e      	lsrs	r6, r3, #16
 8006cc6:	0c0b      	lsrs	r3, r1, #16
 8006cc8:	fb02 3306 	mla	r3, r2, r6, r3
 8006ccc:	b289      	uxth	r1, r1
 8006cce:	3001      	adds	r0, #1
 8006cd0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006cd4:	4285      	cmp	r5, r0
 8006cd6:	f84c 1b04 	str.w	r1, [ip], #4
 8006cda:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006cde:	dcec      	bgt.n	8006cba <__multadd+0x12>
 8006ce0:	b30e      	cbz	r6, 8006d26 <__multadd+0x7e>
 8006ce2:	68a3      	ldr	r3, [r4, #8]
 8006ce4:	42ab      	cmp	r3, r5
 8006ce6:	dc19      	bgt.n	8006d1c <__multadd+0x74>
 8006ce8:	6861      	ldr	r1, [r4, #4]
 8006cea:	4638      	mov	r0, r7
 8006cec:	3101      	adds	r1, #1
 8006cee:	f7ff ff79 	bl	8006be4 <_Balloc>
 8006cf2:	4680      	mov	r8, r0
 8006cf4:	b928      	cbnz	r0, 8006d02 <__multadd+0x5a>
 8006cf6:	4602      	mov	r2, r0
 8006cf8:	4b0c      	ldr	r3, [pc, #48]	; (8006d2c <__multadd+0x84>)
 8006cfa:	480d      	ldr	r0, [pc, #52]	; (8006d30 <__multadd+0x88>)
 8006cfc:	21b5      	movs	r1, #181	; 0xb5
 8006cfe:	f000 fe6b 	bl	80079d8 <__assert_func>
 8006d02:	6922      	ldr	r2, [r4, #16]
 8006d04:	3202      	adds	r2, #2
 8006d06:	f104 010c 	add.w	r1, r4, #12
 8006d0a:	0092      	lsls	r2, r2, #2
 8006d0c:	300c      	adds	r0, #12
 8006d0e:	f7ff ff5b 	bl	8006bc8 <memcpy>
 8006d12:	4621      	mov	r1, r4
 8006d14:	4638      	mov	r0, r7
 8006d16:	f7ff ffa5 	bl	8006c64 <_Bfree>
 8006d1a:	4644      	mov	r4, r8
 8006d1c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006d20:	3501      	adds	r5, #1
 8006d22:	615e      	str	r6, [r3, #20]
 8006d24:	6125      	str	r5, [r4, #16]
 8006d26:	4620      	mov	r0, r4
 8006d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d2c:	08007f47 	.word	0x08007f47
 8006d30:	08007fb8 	.word	0x08007fb8

08006d34 <__hi0bits>:
 8006d34:	0c03      	lsrs	r3, r0, #16
 8006d36:	041b      	lsls	r3, r3, #16
 8006d38:	b9d3      	cbnz	r3, 8006d70 <__hi0bits+0x3c>
 8006d3a:	0400      	lsls	r0, r0, #16
 8006d3c:	2310      	movs	r3, #16
 8006d3e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006d42:	bf04      	itt	eq
 8006d44:	0200      	lsleq	r0, r0, #8
 8006d46:	3308      	addeq	r3, #8
 8006d48:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006d4c:	bf04      	itt	eq
 8006d4e:	0100      	lsleq	r0, r0, #4
 8006d50:	3304      	addeq	r3, #4
 8006d52:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006d56:	bf04      	itt	eq
 8006d58:	0080      	lsleq	r0, r0, #2
 8006d5a:	3302      	addeq	r3, #2
 8006d5c:	2800      	cmp	r0, #0
 8006d5e:	db05      	blt.n	8006d6c <__hi0bits+0x38>
 8006d60:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006d64:	f103 0301 	add.w	r3, r3, #1
 8006d68:	bf08      	it	eq
 8006d6a:	2320      	moveq	r3, #32
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	4770      	bx	lr
 8006d70:	2300      	movs	r3, #0
 8006d72:	e7e4      	b.n	8006d3e <__hi0bits+0xa>

08006d74 <__lo0bits>:
 8006d74:	6803      	ldr	r3, [r0, #0]
 8006d76:	f013 0207 	ands.w	r2, r3, #7
 8006d7a:	4601      	mov	r1, r0
 8006d7c:	d00b      	beq.n	8006d96 <__lo0bits+0x22>
 8006d7e:	07da      	lsls	r2, r3, #31
 8006d80:	d423      	bmi.n	8006dca <__lo0bits+0x56>
 8006d82:	0798      	lsls	r0, r3, #30
 8006d84:	bf49      	itett	mi
 8006d86:	085b      	lsrmi	r3, r3, #1
 8006d88:	089b      	lsrpl	r3, r3, #2
 8006d8a:	2001      	movmi	r0, #1
 8006d8c:	600b      	strmi	r3, [r1, #0]
 8006d8e:	bf5c      	itt	pl
 8006d90:	600b      	strpl	r3, [r1, #0]
 8006d92:	2002      	movpl	r0, #2
 8006d94:	4770      	bx	lr
 8006d96:	b298      	uxth	r0, r3
 8006d98:	b9a8      	cbnz	r0, 8006dc6 <__lo0bits+0x52>
 8006d9a:	0c1b      	lsrs	r3, r3, #16
 8006d9c:	2010      	movs	r0, #16
 8006d9e:	b2da      	uxtb	r2, r3
 8006da0:	b90a      	cbnz	r2, 8006da6 <__lo0bits+0x32>
 8006da2:	3008      	adds	r0, #8
 8006da4:	0a1b      	lsrs	r3, r3, #8
 8006da6:	071a      	lsls	r2, r3, #28
 8006da8:	bf04      	itt	eq
 8006daa:	091b      	lsreq	r3, r3, #4
 8006dac:	3004      	addeq	r0, #4
 8006dae:	079a      	lsls	r2, r3, #30
 8006db0:	bf04      	itt	eq
 8006db2:	089b      	lsreq	r3, r3, #2
 8006db4:	3002      	addeq	r0, #2
 8006db6:	07da      	lsls	r2, r3, #31
 8006db8:	d403      	bmi.n	8006dc2 <__lo0bits+0x4e>
 8006dba:	085b      	lsrs	r3, r3, #1
 8006dbc:	f100 0001 	add.w	r0, r0, #1
 8006dc0:	d005      	beq.n	8006dce <__lo0bits+0x5a>
 8006dc2:	600b      	str	r3, [r1, #0]
 8006dc4:	4770      	bx	lr
 8006dc6:	4610      	mov	r0, r2
 8006dc8:	e7e9      	b.n	8006d9e <__lo0bits+0x2a>
 8006dca:	2000      	movs	r0, #0
 8006dcc:	4770      	bx	lr
 8006dce:	2020      	movs	r0, #32
 8006dd0:	4770      	bx	lr
	...

08006dd4 <__i2b>:
 8006dd4:	b510      	push	{r4, lr}
 8006dd6:	460c      	mov	r4, r1
 8006dd8:	2101      	movs	r1, #1
 8006dda:	f7ff ff03 	bl	8006be4 <_Balloc>
 8006dde:	4602      	mov	r2, r0
 8006de0:	b928      	cbnz	r0, 8006dee <__i2b+0x1a>
 8006de2:	4b05      	ldr	r3, [pc, #20]	; (8006df8 <__i2b+0x24>)
 8006de4:	4805      	ldr	r0, [pc, #20]	; (8006dfc <__i2b+0x28>)
 8006de6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006dea:	f000 fdf5 	bl	80079d8 <__assert_func>
 8006dee:	2301      	movs	r3, #1
 8006df0:	6144      	str	r4, [r0, #20]
 8006df2:	6103      	str	r3, [r0, #16]
 8006df4:	bd10      	pop	{r4, pc}
 8006df6:	bf00      	nop
 8006df8:	08007f47 	.word	0x08007f47
 8006dfc:	08007fb8 	.word	0x08007fb8

08006e00 <__multiply>:
 8006e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e04:	4691      	mov	r9, r2
 8006e06:	690a      	ldr	r2, [r1, #16]
 8006e08:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006e0c:	429a      	cmp	r2, r3
 8006e0e:	bfb8      	it	lt
 8006e10:	460b      	movlt	r3, r1
 8006e12:	460c      	mov	r4, r1
 8006e14:	bfbc      	itt	lt
 8006e16:	464c      	movlt	r4, r9
 8006e18:	4699      	movlt	r9, r3
 8006e1a:	6927      	ldr	r7, [r4, #16]
 8006e1c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006e20:	68a3      	ldr	r3, [r4, #8]
 8006e22:	6861      	ldr	r1, [r4, #4]
 8006e24:	eb07 060a 	add.w	r6, r7, sl
 8006e28:	42b3      	cmp	r3, r6
 8006e2a:	b085      	sub	sp, #20
 8006e2c:	bfb8      	it	lt
 8006e2e:	3101      	addlt	r1, #1
 8006e30:	f7ff fed8 	bl	8006be4 <_Balloc>
 8006e34:	b930      	cbnz	r0, 8006e44 <__multiply+0x44>
 8006e36:	4602      	mov	r2, r0
 8006e38:	4b44      	ldr	r3, [pc, #272]	; (8006f4c <__multiply+0x14c>)
 8006e3a:	4845      	ldr	r0, [pc, #276]	; (8006f50 <__multiply+0x150>)
 8006e3c:	f240 115d 	movw	r1, #349	; 0x15d
 8006e40:	f000 fdca 	bl	80079d8 <__assert_func>
 8006e44:	f100 0514 	add.w	r5, r0, #20
 8006e48:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006e4c:	462b      	mov	r3, r5
 8006e4e:	2200      	movs	r2, #0
 8006e50:	4543      	cmp	r3, r8
 8006e52:	d321      	bcc.n	8006e98 <__multiply+0x98>
 8006e54:	f104 0314 	add.w	r3, r4, #20
 8006e58:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006e5c:	f109 0314 	add.w	r3, r9, #20
 8006e60:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006e64:	9202      	str	r2, [sp, #8]
 8006e66:	1b3a      	subs	r2, r7, r4
 8006e68:	3a15      	subs	r2, #21
 8006e6a:	f022 0203 	bic.w	r2, r2, #3
 8006e6e:	3204      	adds	r2, #4
 8006e70:	f104 0115 	add.w	r1, r4, #21
 8006e74:	428f      	cmp	r7, r1
 8006e76:	bf38      	it	cc
 8006e78:	2204      	movcc	r2, #4
 8006e7a:	9201      	str	r2, [sp, #4]
 8006e7c:	9a02      	ldr	r2, [sp, #8]
 8006e7e:	9303      	str	r3, [sp, #12]
 8006e80:	429a      	cmp	r2, r3
 8006e82:	d80c      	bhi.n	8006e9e <__multiply+0x9e>
 8006e84:	2e00      	cmp	r6, #0
 8006e86:	dd03      	ble.n	8006e90 <__multiply+0x90>
 8006e88:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d05a      	beq.n	8006f46 <__multiply+0x146>
 8006e90:	6106      	str	r6, [r0, #16]
 8006e92:	b005      	add	sp, #20
 8006e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e98:	f843 2b04 	str.w	r2, [r3], #4
 8006e9c:	e7d8      	b.n	8006e50 <__multiply+0x50>
 8006e9e:	f8b3 a000 	ldrh.w	sl, [r3]
 8006ea2:	f1ba 0f00 	cmp.w	sl, #0
 8006ea6:	d024      	beq.n	8006ef2 <__multiply+0xf2>
 8006ea8:	f104 0e14 	add.w	lr, r4, #20
 8006eac:	46a9      	mov	r9, r5
 8006eae:	f04f 0c00 	mov.w	ip, #0
 8006eb2:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006eb6:	f8d9 1000 	ldr.w	r1, [r9]
 8006eba:	fa1f fb82 	uxth.w	fp, r2
 8006ebe:	b289      	uxth	r1, r1
 8006ec0:	fb0a 110b 	mla	r1, sl, fp, r1
 8006ec4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006ec8:	f8d9 2000 	ldr.w	r2, [r9]
 8006ecc:	4461      	add	r1, ip
 8006ece:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006ed2:	fb0a c20b 	mla	r2, sl, fp, ip
 8006ed6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006eda:	b289      	uxth	r1, r1
 8006edc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006ee0:	4577      	cmp	r7, lr
 8006ee2:	f849 1b04 	str.w	r1, [r9], #4
 8006ee6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006eea:	d8e2      	bhi.n	8006eb2 <__multiply+0xb2>
 8006eec:	9a01      	ldr	r2, [sp, #4]
 8006eee:	f845 c002 	str.w	ip, [r5, r2]
 8006ef2:	9a03      	ldr	r2, [sp, #12]
 8006ef4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006ef8:	3304      	adds	r3, #4
 8006efa:	f1b9 0f00 	cmp.w	r9, #0
 8006efe:	d020      	beq.n	8006f42 <__multiply+0x142>
 8006f00:	6829      	ldr	r1, [r5, #0]
 8006f02:	f104 0c14 	add.w	ip, r4, #20
 8006f06:	46ae      	mov	lr, r5
 8006f08:	f04f 0a00 	mov.w	sl, #0
 8006f0c:	f8bc b000 	ldrh.w	fp, [ip]
 8006f10:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006f14:	fb09 220b 	mla	r2, r9, fp, r2
 8006f18:	4492      	add	sl, r2
 8006f1a:	b289      	uxth	r1, r1
 8006f1c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006f20:	f84e 1b04 	str.w	r1, [lr], #4
 8006f24:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006f28:	f8be 1000 	ldrh.w	r1, [lr]
 8006f2c:	0c12      	lsrs	r2, r2, #16
 8006f2e:	fb09 1102 	mla	r1, r9, r2, r1
 8006f32:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006f36:	4567      	cmp	r7, ip
 8006f38:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006f3c:	d8e6      	bhi.n	8006f0c <__multiply+0x10c>
 8006f3e:	9a01      	ldr	r2, [sp, #4]
 8006f40:	50a9      	str	r1, [r5, r2]
 8006f42:	3504      	adds	r5, #4
 8006f44:	e79a      	b.n	8006e7c <__multiply+0x7c>
 8006f46:	3e01      	subs	r6, #1
 8006f48:	e79c      	b.n	8006e84 <__multiply+0x84>
 8006f4a:	bf00      	nop
 8006f4c:	08007f47 	.word	0x08007f47
 8006f50:	08007fb8 	.word	0x08007fb8

08006f54 <__pow5mult>:
 8006f54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f58:	4615      	mov	r5, r2
 8006f5a:	f012 0203 	ands.w	r2, r2, #3
 8006f5e:	4606      	mov	r6, r0
 8006f60:	460f      	mov	r7, r1
 8006f62:	d007      	beq.n	8006f74 <__pow5mult+0x20>
 8006f64:	4c25      	ldr	r4, [pc, #148]	; (8006ffc <__pow5mult+0xa8>)
 8006f66:	3a01      	subs	r2, #1
 8006f68:	2300      	movs	r3, #0
 8006f6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006f6e:	f7ff fe9b 	bl	8006ca8 <__multadd>
 8006f72:	4607      	mov	r7, r0
 8006f74:	10ad      	asrs	r5, r5, #2
 8006f76:	d03d      	beq.n	8006ff4 <__pow5mult+0xa0>
 8006f78:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006f7a:	b97c      	cbnz	r4, 8006f9c <__pow5mult+0x48>
 8006f7c:	2010      	movs	r0, #16
 8006f7e:	f7ff fe1b 	bl	8006bb8 <malloc>
 8006f82:	4602      	mov	r2, r0
 8006f84:	6270      	str	r0, [r6, #36]	; 0x24
 8006f86:	b928      	cbnz	r0, 8006f94 <__pow5mult+0x40>
 8006f88:	4b1d      	ldr	r3, [pc, #116]	; (8007000 <__pow5mult+0xac>)
 8006f8a:	481e      	ldr	r0, [pc, #120]	; (8007004 <__pow5mult+0xb0>)
 8006f8c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006f90:	f000 fd22 	bl	80079d8 <__assert_func>
 8006f94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f98:	6004      	str	r4, [r0, #0]
 8006f9a:	60c4      	str	r4, [r0, #12]
 8006f9c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006fa0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006fa4:	b94c      	cbnz	r4, 8006fba <__pow5mult+0x66>
 8006fa6:	f240 2171 	movw	r1, #625	; 0x271
 8006faa:	4630      	mov	r0, r6
 8006fac:	f7ff ff12 	bl	8006dd4 <__i2b>
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	f8c8 0008 	str.w	r0, [r8, #8]
 8006fb6:	4604      	mov	r4, r0
 8006fb8:	6003      	str	r3, [r0, #0]
 8006fba:	f04f 0900 	mov.w	r9, #0
 8006fbe:	07eb      	lsls	r3, r5, #31
 8006fc0:	d50a      	bpl.n	8006fd8 <__pow5mult+0x84>
 8006fc2:	4639      	mov	r1, r7
 8006fc4:	4622      	mov	r2, r4
 8006fc6:	4630      	mov	r0, r6
 8006fc8:	f7ff ff1a 	bl	8006e00 <__multiply>
 8006fcc:	4639      	mov	r1, r7
 8006fce:	4680      	mov	r8, r0
 8006fd0:	4630      	mov	r0, r6
 8006fd2:	f7ff fe47 	bl	8006c64 <_Bfree>
 8006fd6:	4647      	mov	r7, r8
 8006fd8:	106d      	asrs	r5, r5, #1
 8006fda:	d00b      	beq.n	8006ff4 <__pow5mult+0xa0>
 8006fdc:	6820      	ldr	r0, [r4, #0]
 8006fde:	b938      	cbnz	r0, 8006ff0 <__pow5mult+0x9c>
 8006fe0:	4622      	mov	r2, r4
 8006fe2:	4621      	mov	r1, r4
 8006fe4:	4630      	mov	r0, r6
 8006fe6:	f7ff ff0b 	bl	8006e00 <__multiply>
 8006fea:	6020      	str	r0, [r4, #0]
 8006fec:	f8c0 9000 	str.w	r9, [r0]
 8006ff0:	4604      	mov	r4, r0
 8006ff2:	e7e4      	b.n	8006fbe <__pow5mult+0x6a>
 8006ff4:	4638      	mov	r0, r7
 8006ff6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ffa:	bf00      	nop
 8006ffc:	08008108 	.word	0x08008108
 8007000:	08007ed5 	.word	0x08007ed5
 8007004:	08007fb8 	.word	0x08007fb8

08007008 <__lshift>:
 8007008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800700c:	460c      	mov	r4, r1
 800700e:	6849      	ldr	r1, [r1, #4]
 8007010:	6923      	ldr	r3, [r4, #16]
 8007012:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007016:	68a3      	ldr	r3, [r4, #8]
 8007018:	4607      	mov	r7, r0
 800701a:	4691      	mov	r9, r2
 800701c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007020:	f108 0601 	add.w	r6, r8, #1
 8007024:	42b3      	cmp	r3, r6
 8007026:	db0b      	blt.n	8007040 <__lshift+0x38>
 8007028:	4638      	mov	r0, r7
 800702a:	f7ff fddb 	bl	8006be4 <_Balloc>
 800702e:	4605      	mov	r5, r0
 8007030:	b948      	cbnz	r0, 8007046 <__lshift+0x3e>
 8007032:	4602      	mov	r2, r0
 8007034:	4b2a      	ldr	r3, [pc, #168]	; (80070e0 <__lshift+0xd8>)
 8007036:	482b      	ldr	r0, [pc, #172]	; (80070e4 <__lshift+0xdc>)
 8007038:	f240 11d9 	movw	r1, #473	; 0x1d9
 800703c:	f000 fccc 	bl	80079d8 <__assert_func>
 8007040:	3101      	adds	r1, #1
 8007042:	005b      	lsls	r3, r3, #1
 8007044:	e7ee      	b.n	8007024 <__lshift+0x1c>
 8007046:	2300      	movs	r3, #0
 8007048:	f100 0114 	add.w	r1, r0, #20
 800704c:	f100 0210 	add.w	r2, r0, #16
 8007050:	4618      	mov	r0, r3
 8007052:	4553      	cmp	r3, sl
 8007054:	db37      	blt.n	80070c6 <__lshift+0xbe>
 8007056:	6920      	ldr	r0, [r4, #16]
 8007058:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800705c:	f104 0314 	add.w	r3, r4, #20
 8007060:	f019 091f 	ands.w	r9, r9, #31
 8007064:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007068:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800706c:	d02f      	beq.n	80070ce <__lshift+0xc6>
 800706e:	f1c9 0e20 	rsb	lr, r9, #32
 8007072:	468a      	mov	sl, r1
 8007074:	f04f 0c00 	mov.w	ip, #0
 8007078:	681a      	ldr	r2, [r3, #0]
 800707a:	fa02 f209 	lsl.w	r2, r2, r9
 800707e:	ea42 020c 	orr.w	r2, r2, ip
 8007082:	f84a 2b04 	str.w	r2, [sl], #4
 8007086:	f853 2b04 	ldr.w	r2, [r3], #4
 800708a:	4298      	cmp	r0, r3
 800708c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007090:	d8f2      	bhi.n	8007078 <__lshift+0x70>
 8007092:	1b03      	subs	r3, r0, r4
 8007094:	3b15      	subs	r3, #21
 8007096:	f023 0303 	bic.w	r3, r3, #3
 800709a:	3304      	adds	r3, #4
 800709c:	f104 0215 	add.w	r2, r4, #21
 80070a0:	4290      	cmp	r0, r2
 80070a2:	bf38      	it	cc
 80070a4:	2304      	movcc	r3, #4
 80070a6:	f841 c003 	str.w	ip, [r1, r3]
 80070aa:	f1bc 0f00 	cmp.w	ip, #0
 80070ae:	d001      	beq.n	80070b4 <__lshift+0xac>
 80070b0:	f108 0602 	add.w	r6, r8, #2
 80070b4:	3e01      	subs	r6, #1
 80070b6:	4638      	mov	r0, r7
 80070b8:	612e      	str	r6, [r5, #16]
 80070ba:	4621      	mov	r1, r4
 80070bc:	f7ff fdd2 	bl	8006c64 <_Bfree>
 80070c0:	4628      	mov	r0, r5
 80070c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070c6:	f842 0f04 	str.w	r0, [r2, #4]!
 80070ca:	3301      	adds	r3, #1
 80070cc:	e7c1      	b.n	8007052 <__lshift+0x4a>
 80070ce:	3904      	subs	r1, #4
 80070d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80070d4:	f841 2f04 	str.w	r2, [r1, #4]!
 80070d8:	4298      	cmp	r0, r3
 80070da:	d8f9      	bhi.n	80070d0 <__lshift+0xc8>
 80070dc:	e7ea      	b.n	80070b4 <__lshift+0xac>
 80070de:	bf00      	nop
 80070e0:	08007f47 	.word	0x08007f47
 80070e4:	08007fb8 	.word	0x08007fb8

080070e8 <__mcmp>:
 80070e8:	b530      	push	{r4, r5, lr}
 80070ea:	6902      	ldr	r2, [r0, #16]
 80070ec:	690c      	ldr	r4, [r1, #16]
 80070ee:	1b12      	subs	r2, r2, r4
 80070f0:	d10e      	bne.n	8007110 <__mcmp+0x28>
 80070f2:	f100 0314 	add.w	r3, r0, #20
 80070f6:	3114      	adds	r1, #20
 80070f8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80070fc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007100:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007104:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007108:	42a5      	cmp	r5, r4
 800710a:	d003      	beq.n	8007114 <__mcmp+0x2c>
 800710c:	d305      	bcc.n	800711a <__mcmp+0x32>
 800710e:	2201      	movs	r2, #1
 8007110:	4610      	mov	r0, r2
 8007112:	bd30      	pop	{r4, r5, pc}
 8007114:	4283      	cmp	r3, r0
 8007116:	d3f3      	bcc.n	8007100 <__mcmp+0x18>
 8007118:	e7fa      	b.n	8007110 <__mcmp+0x28>
 800711a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800711e:	e7f7      	b.n	8007110 <__mcmp+0x28>

08007120 <__mdiff>:
 8007120:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007124:	460c      	mov	r4, r1
 8007126:	4606      	mov	r6, r0
 8007128:	4611      	mov	r1, r2
 800712a:	4620      	mov	r0, r4
 800712c:	4690      	mov	r8, r2
 800712e:	f7ff ffdb 	bl	80070e8 <__mcmp>
 8007132:	1e05      	subs	r5, r0, #0
 8007134:	d110      	bne.n	8007158 <__mdiff+0x38>
 8007136:	4629      	mov	r1, r5
 8007138:	4630      	mov	r0, r6
 800713a:	f7ff fd53 	bl	8006be4 <_Balloc>
 800713e:	b930      	cbnz	r0, 800714e <__mdiff+0x2e>
 8007140:	4b3a      	ldr	r3, [pc, #232]	; (800722c <__mdiff+0x10c>)
 8007142:	4602      	mov	r2, r0
 8007144:	f240 2132 	movw	r1, #562	; 0x232
 8007148:	4839      	ldr	r0, [pc, #228]	; (8007230 <__mdiff+0x110>)
 800714a:	f000 fc45 	bl	80079d8 <__assert_func>
 800714e:	2301      	movs	r3, #1
 8007150:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007154:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007158:	bfa4      	itt	ge
 800715a:	4643      	movge	r3, r8
 800715c:	46a0      	movge	r8, r4
 800715e:	4630      	mov	r0, r6
 8007160:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007164:	bfa6      	itte	ge
 8007166:	461c      	movge	r4, r3
 8007168:	2500      	movge	r5, #0
 800716a:	2501      	movlt	r5, #1
 800716c:	f7ff fd3a 	bl	8006be4 <_Balloc>
 8007170:	b920      	cbnz	r0, 800717c <__mdiff+0x5c>
 8007172:	4b2e      	ldr	r3, [pc, #184]	; (800722c <__mdiff+0x10c>)
 8007174:	4602      	mov	r2, r0
 8007176:	f44f 7110 	mov.w	r1, #576	; 0x240
 800717a:	e7e5      	b.n	8007148 <__mdiff+0x28>
 800717c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007180:	6926      	ldr	r6, [r4, #16]
 8007182:	60c5      	str	r5, [r0, #12]
 8007184:	f104 0914 	add.w	r9, r4, #20
 8007188:	f108 0514 	add.w	r5, r8, #20
 800718c:	f100 0e14 	add.w	lr, r0, #20
 8007190:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007194:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007198:	f108 0210 	add.w	r2, r8, #16
 800719c:	46f2      	mov	sl, lr
 800719e:	2100      	movs	r1, #0
 80071a0:	f859 3b04 	ldr.w	r3, [r9], #4
 80071a4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80071a8:	fa1f f883 	uxth.w	r8, r3
 80071ac:	fa11 f18b 	uxtah	r1, r1, fp
 80071b0:	0c1b      	lsrs	r3, r3, #16
 80071b2:	eba1 0808 	sub.w	r8, r1, r8
 80071b6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80071ba:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80071be:	fa1f f888 	uxth.w	r8, r8
 80071c2:	1419      	asrs	r1, r3, #16
 80071c4:	454e      	cmp	r6, r9
 80071c6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80071ca:	f84a 3b04 	str.w	r3, [sl], #4
 80071ce:	d8e7      	bhi.n	80071a0 <__mdiff+0x80>
 80071d0:	1b33      	subs	r3, r6, r4
 80071d2:	3b15      	subs	r3, #21
 80071d4:	f023 0303 	bic.w	r3, r3, #3
 80071d8:	3304      	adds	r3, #4
 80071da:	3415      	adds	r4, #21
 80071dc:	42a6      	cmp	r6, r4
 80071de:	bf38      	it	cc
 80071e0:	2304      	movcc	r3, #4
 80071e2:	441d      	add	r5, r3
 80071e4:	4473      	add	r3, lr
 80071e6:	469e      	mov	lr, r3
 80071e8:	462e      	mov	r6, r5
 80071ea:	4566      	cmp	r6, ip
 80071ec:	d30e      	bcc.n	800720c <__mdiff+0xec>
 80071ee:	f10c 0203 	add.w	r2, ip, #3
 80071f2:	1b52      	subs	r2, r2, r5
 80071f4:	f022 0203 	bic.w	r2, r2, #3
 80071f8:	3d03      	subs	r5, #3
 80071fa:	45ac      	cmp	ip, r5
 80071fc:	bf38      	it	cc
 80071fe:	2200      	movcc	r2, #0
 8007200:	441a      	add	r2, r3
 8007202:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007206:	b17b      	cbz	r3, 8007228 <__mdiff+0x108>
 8007208:	6107      	str	r7, [r0, #16]
 800720a:	e7a3      	b.n	8007154 <__mdiff+0x34>
 800720c:	f856 8b04 	ldr.w	r8, [r6], #4
 8007210:	fa11 f288 	uxtah	r2, r1, r8
 8007214:	1414      	asrs	r4, r2, #16
 8007216:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800721a:	b292      	uxth	r2, r2
 800721c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007220:	f84e 2b04 	str.w	r2, [lr], #4
 8007224:	1421      	asrs	r1, r4, #16
 8007226:	e7e0      	b.n	80071ea <__mdiff+0xca>
 8007228:	3f01      	subs	r7, #1
 800722a:	e7ea      	b.n	8007202 <__mdiff+0xe2>
 800722c:	08007f47 	.word	0x08007f47
 8007230:	08007fb8 	.word	0x08007fb8

08007234 <__d2b>:
 8007234:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007238:	4689      	mov	r9, r1
 800723a:	2101      	movs	r1, #1
 800723c:	ec57 6b10 	vmov	r6, r7, d0
 8007240:	4690      	mov	r8, r2
 8007242:	f7ff fccf 	bl	8006be4 <_Balloc>
 8007246:	4604      	mov	r4, r0
 8007248:	b930      	cbnz	r0, 8007258 <__d2b+0x24>
 800724a:	4602      	mov	r2, r0
 800724c:	4b25      	ldr	r3, [pc, #148]	; (80072e4 <__d2b+0xb0>)
 800724e:	4826      	ldr	r0, [pc, #152]	; (80072e8 <__d2b+0xb4>)
 8007250:	f240 310a 	movw	r1, #778	; 0x30a
 8007254:	f000 fbc0 	bl	80079d8 <__assert_func>
 8007258:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800725c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007260:	bb35      	cbnz	r5, 80072b0 <__d2b+0x7c>
 8007262:	2e00      	cmp	r6, #0
 8007264:	9301      	str	r3, [sp, #4]
 8007266:	d028      	beq.n	80072ba <__d2b+0x86>
 8007268:	4668      	mov	r0, sp
 800726a:	9600      	str	r6, [sp, #0]
 800726c:	f7ff fd82 	bl	8006d74 <__lo0bits>
 8007270:	9900      	ldr	r1, [sp, #0]
 8007272:	b300      	cbz	r0, 80072b6 <__d2b+0x82>
 8007274:	9a01      	ldr	r2, [sp, #4]
 8007276:	f1c0 0320 	rsb	r3, r0, #32
 800727a:	fa02 f303 	lsl.w	r3, r2, r3
 800727e:	430b      	orrs	r3, r1
 8007280:	40c2      	lsrs	r2, r0
 8007282:	6163      	str	r3, [r4, #20]
 8007284:	9201      	str	r2, [sp, #4]
 8007286:	9b01      	ldr	r3, [sp, #4]
 8007288:	61a3      	str	r3, [r4, #24]
 800728a:	2b00      	cmp	r3, #0
 800728c:	bf14      	ite	ne
 800728e:	2202      	movne	r2, #2
 8007290:	2201      	moveq	r2, #1
 8007292:	6122      	str	r2, [r4, #16]
 8007294:	b1d5      	cbz	r5, 80072cc <__d2b+0x98>
 8007296:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800729a:	4405      	add	r5, r0
 800729c:	f8c9 5000 	str.w	r5, [r9]
 80072a0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80072a4:	f8c8 0000 	str.w	r0, [r8]
 80072a8:	4620      	mov	r0, r4
 80072aa:	b003      	add	sp, #12
 80072ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80072b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80072b4:	e7d5      	b.n	8007262 <__d2b+0x2e>
 80072b6:	6161      	str	r1, [r4, #20]
 80072b8:	e7e5      	b.n	8007286 <__d2b+0x52>
 80072ba:	a801      	add	r0, sp, #4
 80072bc:	f7ff fd5a 	bl	8006d74 <__lo0bits>
 80072c0:	9b01      	ldr	r3, [sp, #4]
 80072c2:	6163      	str	r3, [r4, #20]
 80072c4:	2201      	movs	r2, #1
 80072c6:	6122      	str	r2, [r4, #16]
 80072c8:	3020      	adds	r0, #32
 80072ca:	e7e3      	b.n	8007294 <__d2b+0x60>
 80072cc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80072d0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80072d4:	f8c9 0000 	str.w	r0, [r9]
 80072d8:	6918      	ldr	r0, [r3, #16]
 80072da:	f7ff fd2b 	bl	8006d34 <__hi0bits>
 80072de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80072e2:	e7df      	b.n	80072a4 <__d2b+0x70>
 80072e4:	08007f47 	.word	0x08007f47
 80072e8:	08007fb8 	.word	0x08007fb8

080072ec <_calloc_r>:
 80072ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80072ee:	fba1 2402 	umull	r2, r4, r1, r2
 80072f2:	b94c      	cbnz	r4, 8007308 <_calloc_r+0x1c>
 80072f4:	4611      	mov	r1, r2
 80072f6:	9201      	str	r2, [sp, #4]
 80072f8:	f000 f87a 	bl	80073f0 <_malloc_r>
 80072fc:	9a01      	ldr	r2, [sp, #4]
 80072fe:	4605      	mov	r5, r0
 8007300:	b930      	cbnz	r0, 8007310 <_calloc_r+0x24>
 8007302:	4628      	mov	r0, r5
 8007304:	b003      	add	sp, #12
 8007306:	bd30      	pop	{r4, r5, pc}
 8007308:	220c      	movs	r2, #12
 800730a:	6002      	str	r2, [r0, #0]
 800730c:	2500      	movs	r5, #0
 800730e:	e7f8      	b.n	8007302 <_calloc_r+0x16>
 8007310:	4621      	mov	r1, r4
 8007312:	f7fe f84d 	bl	80053b0 <memset>
 8007316:	e7f4      	b.n	8007302 <_calloc_r+0x16>

08007318 <_free_r>:
 8007318:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800731a:	2900      	cmp	r1, #0
 800731c:	d044      	beq.n	80073a8 <_free_r+0x90>
 800731e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007322:	9001      	str	r0, [sp, #4]
 8007324:	2b00      	cmp	r3, #0
 8007326:	f1a1 0404 	sub.w	r4, r1, #4
 800732a:	bfb8      	it	lt
 800732c:	18e4      	addlt	r4, r4, r3
 800732e:	f000 fcdf 	bl	8007cf0 <__malloc_lock>
 8007332:	4a1e      	ldr	r2, [pc, #120]	; (80073ac <_free_r+0x94>)
 8007334:	9801      	ldr	r0, [sp, #4]
 8007336:	6813      	ldr	r3, [r2, #0]
 8007338:	b933      	cbnz	r3, 8007348 <_free_r+0x30>
 800733a:	6063      	str	r3, [r4, #4]
 800733c:	6014      	str	r4, [r2, #0]
 800733e:	b003      	add	sp, #12
 8007340:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007344:	f000 bcda 	b.w	8007cfc <__malloc_unlock>
 8007348:	42a3      	cmp	r3, r4
 800734a:	d908      	bls.n	800735e <_free_r+0x46>
 800734c:	6825      	ldr	r5, [r4, #0]
 800734e:	1961      	adds	r1, r4, r5
 8007350:	428b      	cmp	r3, r1
 8007352:	bf01      	itttt	eq
 8007354:	6819      	ldreq	r1, [r3, #0]
 8007356:	685b      	ldreq	r3, [r3, #4]
 8007358:	1949      	addeq	r1, r1, r5
 800735a:	6021      	streq	r1, [r4, #0]
 800735c:	e7ed      	b.n	800733a <_free_r+0x22>
 800735e:	461a      	mov	r2, r3
 8007360:	685b      	ldr	r3, [r3, #4]
 8007362:	b10b      	cbz	r3, 8007368 <_free_r+0x50>
 8007364:	42a3      	cmp	r3, r4
 8007366:	d9fa      	bls.n	800735e <_free_r+0x46>
 8007368:	6811      	ldr	r1, [r2, #0]
 800736a:	1855      	adds	r5, r2, r1
 800736c:	42a5      	cmp	r5, r4
 800736e:	d10b      	bne.n	8007388 <_free_r+0x70>
 8007370:	6824      	ldr	r4, [r4, #0]
 8007372:	4421      	add	r1, r4
 8007374:	1854      	adds	r4, r2, r1
 8007376:	42a3      	cmp	r3, r4
 8007378:	6011      	str	r1, [r2, #0]
 800737a:	d1e0      	bne.n	800733e <_free_r+0x26>
 800737c:	681c      	ldr	r4, [r3, #0]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	6053      	str	r3, [r2, #4]
 8007382:	4421      	add	r1, r4
 8007384:	6011      	str	r1, [r2, #0]
 8007386:	e7da      	b.n	800733e <_free_r+0x26>
 8007388:	d902      	bls.n	8007390 <_free_r+0x78>
 800738a:	230c      	movs	r3, #12
 800738c:	6003      	str	r3, [r0, #0]
 800738e:	e7d6      	b.n	800733e <_free_r+0x26>
 8007390:	6825      	ldr	r5, [r4, #0]
 8007392:	1961      	adds	r1, r4, r5
 8007394:	428b      	cmp	r3, r1
 8007396:	bf04      	itt	eq
 8007398:	6819      	ldreq	r1, [r3, #0]
 800739a:	685b      	ldreq	r3, [r3, #4]
 800739c:	6063      	str	r3, [r4, #4]
 800739e:	bf04      	itt	eq
 80073a0:	1949      	addeq	r1, r1, r5
 80073a2:	6021      	streq	r1, [r4, #0]
 80073a4:	6054      	str	r4, [r2, #4]
 80073a6:	e7ca      	b.n	800733e <_free_r+0x26>
 80073a8:	b003      	add	sp, #12
 80073aa:	bd30      	pop	{r4, r5, pc}
 80073ac:	20000378 	.word	0x20000378

080073b0 <sbrk_aligned>:
 80073b0:	b570      	push	{r4, r5, r6, lr}
 80073b2:	4e0e      	ldr	r6, [pc, #56]	; (80073ec <sbrk_aligned+0x3c>)
 80073b4:	460c      	mov	r4, r1
 80073b6:	6831      	ldr	r1, [r6, #0]
 80073b8:	4605      	mov	r5, r0
 80073ba:	b911      	cbnz	r1, 80073c2 <sbrk_aligned+0x12>
 80073bc:	f000 f9e6 	bl	800778c <_sbrk_r>
 80073c0:	6030      	str	r0, [r6, #0]
 80073c2:	4621      	mov	r1, r4
 80073c4:	4628      	mov	r0, r5
 80073c6:	f000 f9e1 	bl	800778c <_sbrk_r>
 80073ca:	1c43      	adds	r3, r0, #1
 80073cc:	d00a      	beq.n	80073e4 <sbrk_aligned+0x34>
 80073ce:	1cc4      	adds	r4, r0, #3
 80073d0:	f024 0403 	bic.w	r4, r4, #3
 80073d4:	42a0      	cmp	r0, r4
 80073d6:	d007      	beq.n	80073e8 <sbrk_aligned+0x38>
 80073d8:	1a21      	subs	r1, r4, r0
 80073da:	4628      	mov	r0, r5
 80073dc:	f000 f9d6 	bl	800778c <_sbrk_r>
 80073e0:	3001      	adds	r0, #1
 80073e2:	d101      	bne.n	80073e8 <sbrk_aligned+0x38>
 80073e4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80073e8:	4620      	mov	r0, r4
 80073ea:	bd70      	pop	{r4, r5, r6, pc}
 80073ec:	2000037c 	.word	0x2000037c

080073f0 <_malloc_r>:
 80073f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073f4:	1ccd      	adds	r5, r1, #3
 80073f6:	f025 0503 	bic.w	r5, r5, #3
 80073fa:	3508      	adds	r5, #8
 80073fc:	2d0c      	cmp	r5, #12
 80073fe:	bf38      	it	cc
 8007400:	250c      	movcc	r5, #12
 8007402:	2d00      	cmp	r5, #0
 8007404:	4607      	mov	r7, r0
 8007406:	db01      	blt.n	800740c <_malloc_r+0x1c>
 8007408:	42a9      	cmp	r1, r5
 800740a:	d905      	bls.n	8007418 <_malloc_r+0x28>
 800740c:	230c      	movs	r3, #12
 800740e:	603b      	str	r3, [r7, #0]
 8007410:	2600      	movs	r6, #0
 8007412:	4630      	mov	r0, r6
 8007414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007418:	4e2e      	ldr	r6, [pc, #184]	; (80074d4 <_malloc_r+0xe4>)
 800741a:	f000 fc69 	bl	8007cf0 <__malloc_lock>
 800741e:	6833      	ldr	r3, [r6, #0]
 8007420:	461c      	mov	r4, r3
 8007422:	bb34      	cbnz	r4, 8007472 <_malloc_r+0x82>
 8007424:	4629      	mov	r1, r5
 8007426:	4638      	mov	r0, r7
 8007428:	f7ff ffc2 	bl	80073b0 <sbrk_aligned>
 800742c:	1c43      	adds	r3, r0, #1
 800742e:	4604      	mov	r4, r0
 8007430:	d14d      	bne.n	80074ce <_malloc_r+0xde>
 8007432:	6834      	ldr	r4, [r6, #0]
 8007434:	4626      	mov	r6, r4
 8007436:	2e00      	cmp	r6, #0
 8007438:	d140      	bne.n	80074bc <_malloc_r+0xcc>
 800743a:	6823      	ldr	r3, [r4, #0]
 800743c:	4631      	mov	r1, r6
 800743e:	4638      	mov	r0, r7
 8007440:	eb04 0803 	add.w	r8, r4, r3
 8007444:	f000 f9a2 	bl	800778c <_sbrk_r>
 8007448:	4580      	cmp	r8, r0
 800744a:	d13a      	bne.n	80074c2 <_malloc_r+0xd2>
 800744c:	6821      	ldr	r1, [r4, #0]
 800744e:	3503      	adds	r5, #3
 8007450:	1a6d      	subs	r5, r5, r1
 8007452:	f025 0503 	bic.w	r5, r5, #3
 8007456:	3508      	adds	r5, #8
 8007458:	2d0c      	cmp	r5, #12
 800745a:	bf38      	it	cc
 800745c:	250c      	movcc	r5, #12
 800745e:	4629      	mov	r1, r5
 8007460:	4638      	mov	r0, r7
 8007462:	f7ff ffa5 	bl	80073b0 <sbrk_aligned>
 8007466:	3001      	adds	r0, #1
 8007468:	d02b      	beq.n	80074c2 <_malloc_r+0xd2>
 800746a:	6823      	ldr	r3, [r4, #0]
 800746c:	442b      	add	r3, r5
 800746e:	6023      	str	r3, [r4, #0]
 8007470:	e00e      	b.n	8007490 <_malloc_r+0xa0>
 8007472:	6822      	ldr	r2, [r4, #0]
 8007474:	1b52      	subs	r2, r2, r5
 8007476:	d41e      	bmi.n	80074b6 <_malloc_r+0xc6>
 8007478:	2a0b      	cmp	r2, #11
 800747a:	d916      	bls.n	80074aa <_malloc_r+0xba>
 800747c:	1961      	adds	r1, r4, r5
 800747e:	42a3      	cmp	r3, r4
 8007480:	6025      	str	r5, [r4, #0]
 8007482:	bf18      	it	ne
 8007484:	6059      	strne	r1, [r3, #4]
 8007486:	6863      	ldr	r3, [r4, #4]
 8007488:	bf08      	it	eq
 800748a:	6031      	streq	r1, [r6, #0]
 800748c:	5162      	str	r2, [r4, r5]
 800748e:	604b      	str	r3, [r1, #4]
 8007490:	4638      	mov	r0, r7
 8007492:	f104 060b 	add.w	r6, r4, #11
 8007496:	f000 fc31 	bl	8007cfc <__malloc_unlock>
 800749a:	f026 0607 	bic.w	r6, r6, #7
 800749e:	1d23      	adds	r3, r4, #4
 80074a0:	1af2      	subs	r2, r6, r3
 80074a2:	d0b6      	beq.n	8007412 <_malloc_r+0x22>
 80074a4:	1b9b      	subs	r3, r3, r6
 80074a6:	50a3      	str	r3, [r4, r2]
 80074a8:	e7b3      	b.n	8007412 <_malloc_r+0x22>
 80074aa:	6862      	ldr	r2, [r4, #4]
 80074ac:	42a3      	cmp	r3, r4
 80074ae:	bf0c      	ite	eq
 80074b0:	6032      	streq	r2, [r6, #0]
 80074b2:	605a      	strne	r2, [r3, #4]
 80074b4:	e7ec      	b.n	8007490 <_malloc_r+0xa0>
 80074b6:	4623      	mov	r3, r4
 80074b8:	6864      	ldr	r4, [r4, #4]
 80074ba:	e7b2      	b.n	8007422 <_malloc_r+0x32>
 80074bc:	4634      	mov	r4, r6
 80074be:	6876      	ldr	r6, [r6, #4]
 80074c0:	e7b9      	b.n	8007436 <_malloc_r+0x46>
 80074c2:	230c      	movs	r3, #12
 80074c4:	603b      	str	r3, [r7, #0]
 80074c6:	4638      	mov	r0, r7
 80074c8:	f000 fc18 	bl	8007cfc <__malloc_unlock>
 80074cc:	e7a1      	b.n	8007412 <_malloc_r+0x22>
 80074ce:	6025      	str	r5, [r4, #0]
 80074d0:	e7de      	b.n	8007490 <_malloc_r+0xa0>
 80074d2:	bf00      	nop
 80074d4:	20000378 	.word	0x20000378

080074d8 <__sfputc_r>:
 80074d8:	6893      	ldr	r3, [r2, #8]
 80074da:	3b01      	subs	r3, #1
 80074dc:	2b00      	cmp	r3, #0
 80074de:	b410      	push	{r4}
 80074e0:	6093      	str	r3, [r2, #8]
 80074e2:	da08      	bge.n	80074f6 <__sfputc_r+0x1e>
 80074e4:	6994      	ldr	r4, [r2, #24]
 80074e6:	42a3      	cmp	r3, r4
 80074e8:	db01      	blt.n	80074ee <__sfputc_r+0x16>
 80074ea:	290a      	cmp	r1, #10
 80074ec:	d103      	bne.n	80074f6 <__sfputc_r+0x1e>
 80074ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074f2:	f000 b99f 	b.w	8007834 <__swbuf_r>
 80074f6:	6813      	ldr	r3, [r2, #0]
 80074f8:	1c58      	adds	r0, r3, #1
 80074fa:	6010      	str	r0, [r2, #0]
 80074fc:	7019      	strb	r1, [r3, #0]
 80074fe:	4608      	mov	r0, r1
 8007500:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007504:	4770      	bx	lr

08007506 <__sfputs_r>:
 8007506:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007508:	4606      	mov	r6, r0
 800750a:	460f      	mov	r7, r1
 800750c:	4614      	mov	r4, r2
 800750e:	18d5      	adds	r5, r2, r3
 8007510:	42ac      	cmp	r4, r5
 8007512:	d101      	bne.n	8007518 <__sfputs_r+0x12>
 8007514:	2000      	movs	r0, #0
 8007516:	e007      	b.n	8007528 <__sfputs_r+0x22>
 8007518:	f814 1b01 	ldrb.w	r1, [r4], #1
 800751c:	463a      	mov	r2, r7
 800751e:	4630      	mov	r0, r6
 8007520:	f7ff ffda 	bl	80074d8 <__sfputc_r>
 8007524:	1c43      	adds	r3, r0, #1
 8007526:	d1f3      	bne.n	8007510 <__sfputs_r+0xa>
 8007528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800752c <_vfiprintf_r>:
 800752c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007530:	460d      	mov	r5, r1
 8007532:	b09d      	sub	sp, #116	; 0x74
 8007534:	4614      	mov	r4, r2
 8007536:	4698      	mov	r8, r3
 8007538:	4606      	mov	r6, r0
 800753a:	b118      	cbz	r0, 8007544 <_vfiprintf_r+0x18>
 800753c:	6983      	ldr	r3, [r0, #24]
 800753e:	b90b      	cbnz	r3, 8007544 <_vfiprintf_r+0x18>
 8007540:	f7ff fa94 	bl	8006a6c <__sinit>
 8007544:	4b89      	ldr	r3, [pc, #548]	; (800776c <_vfiprintf_r+0x240>)
 8007546:	429d      	cmp	r5, r3
 8007548:	d11b      	bne.n	8007582 <_vfiprintf_r+0x56>
 800754a:	6875      	ldr	r5, [r6, #4]
 800754c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800754e:	07d9      	lsls	r1, r3, #31
 8007550:	d405      	bmi.n	800755e <_vfiprintf_r+0x32>
 8007552:	89ab      	ldrh	r3, [r5, #12]
 8007554:	059a      	lsls	r2, r3, #22
 8007556:	d402      	bmi.n	800755e <_vfiprintf_r+0x32>
 8007558:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800755a:	f7ff fb2a 	bl	8006bb2 <__retarget_lock_acquire_recursive>
 800755e:	89ab      	ldrh	r3, [r5, #12]
 8007560:	071b      	lsls	r3, r3, #28
 8007562:	d501      	bpl.n	8007568 <_vfiprintf_r+0x3c>
 8007564:	692b      	ldr	r3, [r5, #16]
 8007566:	b9eb      	cbnz	r3, 80075a4 <_vfiprintf_r+0x78>
 8007568:	4629      	mov	r1, r5
 800756a:	4630      	mov	r0, r6
 800756c:	f000 f9c6 	bl	80078fc <__swsetup_r>
 8007570:	b1c0      	cbz	r0, 80075a4 <_vfiprintf_r+0x78>
 8007572:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007574:	07dc      	lsls	r4, r3, #31
 8007576:	d50e      	bpl.n	8007596 <_vfiprintf_r+0x6a>
 8007578:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800757c:	b01d      	add	sp, #116	; 0x74
 800757e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007582:	4b7b      	ldr	r3, [pc, #492]	; (8007770 <_vfiprintf_r+0x244>)
 8007584:	429d      	cmp	r5, r3
 8007586:	d101      	bne.n	800758c <_vfiprintf_r+0x60>
 8007588:	68b5      	ldr	r5, [r6, #8]
 800758a:	e7df      	b.n	800754c <_vfiprintf_r+0x20>
 800758c:	4b79      	ldr	r3, [pc, #484]	; (8007774 <_vfiprintf_r+0x248>)
 800758e:	429d      	cmp	r5, r3
 8007590:	bf08      	it	eq
 8007592:	68f5      	ldreq	r5, [r6, #12]
 8007594:	e7da      	b.n	800754c <_vfiprintf_r+0x20>
 8007596:	89ab      	ldrh	r3, [r5, #12]
 8007598:	0598      	lsls	r0, r3, #22
 800759a:	d4ed      	bmi.n	8007578 <_vfiprintf_r+0x4c>
 800759c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800759e:	f7ff fb09 	bl	8006bb4 <__retarget_lock_release_recursive>
 80075a2:	e7e9      	b.n	8007578 <_vfiprintf_r+0x4c>
 80075a4:	2300      	movs	r3, #0
 80075a6:	9309      	str	r3, [sp, #36]	; 0x24
 80075a8:	2320      	movs	r3, #32
 80075aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80075ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80075b2:	2330      	movs	r3, #48	; 0x30
 80075b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007778 <_vfiprintf_r+0x24c>
 80075b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80075bc:	f04f 0901 	mov.w	r9, #1
 80075c0:	4623      	mov	r3, r4
 80075c2:	469a      	mov	sl, r3
 80075c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075c8:	b10a      	cbz	r2, 80075ce <_vfiprintf_r+0xa2>
 80075ca:	2a25      	cmp	r2, #37	; 0x25
 80075cc:	d1f9      	bne.n	80075c2 <_vfiprintf_r+0x96>
 80075ce:	ebba 0b04 	subs.w	fp, sl, r4
 80075d2:	d00b      	beq.n	80075ec <_vfiprintf_r+0xc0>
 80075d4:	465b      	mov	r3, fp
 80075d6:	4622      	mov	r2, r4
 80075d8:	4629      	mov	r1, r5
 80075da:	4630      	mov	r0, r6
 80075dc:	f7ff ff93 	bl	8007506 <__sfputs_r>
 80075e0:	3001      	adds	r0, #1
 80075e2:	f000 80aa 	beq.w	800773a <_vfiprintf_r+0x20e>
 80075e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075e8:	445a      	add	r2, fp
 80075ea:	9209      	str	r2, [sp, #36]	; 0x24
 80075ec:	f89a 3000 	ldrb.w	r3, [sl]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f000 80a2 	beq.w	800773a <_vfiprintf_r+0x20e>
 80075f6:	2300      	movs	r3, #0
 80075f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80075fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007600:	f10a 0a01 	add.w	sl, sl, #1
 8007604:	9304      	str	r3, [sp, #16]
 8007606:	9307      	str	r3, [sp, #28]
 8007608:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800760c:	931a      	str	r3, [sp, #104]	; 0x68
 800760e:	4654      	mov	r4, sl
 8007610:	2205      	movs	r2, #5
 8007612:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007616:	4858      	ldr	r0, [pc, #352]	; (8007778 <_vfiprintf_r+0x24c>)
 8007618:	f7f8 fe02 	bl	8000220 <memchr>
 800761c:	9a04      	ldr	r2, [sp, #16]
 800761e:	b9d8      	cbnz	r0, 8007658 <_vfiprintf_r+0x12c>
 8007620:	06d1      	lsls	r1, r2, #27
 8007622:	bf44      	itt	mi
 8007624:	2320      	movmi	r3, #32
 8007626:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800762a:	0713      	lsls	r3, r2, #28
 800762c:	bf44      	itt	mi
 800762e:	232b      	movmi	r3, #43	; 0x2b
 8007630:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007634:	f89a 3000 	ldrb.w	r3, [sl]
 8007638:	2b2a      	cmp	r3, #42	; 0x2a
 800763a:	d015      	beq.n	8007668 <_vfiprintf_r+0x13c>
 800763c:	9a07      	ldr	r2, [sp, #28]
 800763e:	4654      	mov	r4, sl
 8007640:	2000      	movs	r0, #0
 8007642:	f04f 0c0a 	mov.w	ip, #10
 8007646:	4621      	mov	r1, r4
 8007648:	f811 3b01 	ldrb.w	r3, [r1], #1
 800764c:	3b30      	subs	r3, #48	; 0x30
 800764e:	2b09      	cmp	r3, #9
 8007650:	d94e      	bls.n	80076f0 <_vfiprintf_r+0x1c4>
 8007652:	b1b0      	cbz	r0, 8007682 <_vfiprintf_r+0x156>
 8007654:	9207      	str	r2, [sp, #28]
 8007656:	e014      	b.n	8007682 <_vfiprintf_r+0x156>
 8007658:	eba0 0308 	sub.w	r3, r0, r8
 800765c:	fa09 f303 	lsl.w	r3, r9, r3
 8007660:	4313      	orrs	r3, r2
 8007662:	9304      	str	r3, [sp, #16]
 8007664:	46a2      	mov	sl, r4
 8007666:	e7d2      	b.n	800760e <_vfiprintf_r+0xe2>
 8007668:	9b03      	ldr	r3, [sp, #12]
 800766a:	1d19      	adds	r1, r3, #4
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	9103      	str	r1, [sp, #12]
 8007670:	2b00      	cmp	r3, #0
 8007672:	bfbb      	ittet	lt
 8007674:	425b      	neglt	r3, r3
 8007676:	f042 0202 	orrlt.w	r2, r2, #2
 800767a:	9307      	strge	r3, [sp, #28]
 800767c:	9307      	strlt	r3, [sp, #28]
 800767e:	bfb8      	it	lt
 8007680:	9204      	strlt	r2, [sp, #16]
 8007682:	7823      	ldrb	r3, [r4, #0]
 8007684:	2b2e      	cmp	r3, #46	; 0x2e
 8007686:	d10c      	bne.n	80076a2 <_vfiprintf_r+0x176>
 8007688:	7863      	ldrb	r3, [r4, #1]
 800768a:	2b2a      	cmp	r3, #42	; 0x2a
 800768c:	d135      	bne.n	80076fa <_vfiprintf_r+0x1ce>
 800768e:	9b03      	ldr	r3, [sp, #12]
 8007690:	1d1a      	adds	r2, r3, #4
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	9203      	str	r2, [sp, #12]
 8007696:	2b00      	cmp	r3, #0
 8007698:	bfb8      	it	lt
 800769a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800769e:	3402      	adds	r4, #2
 80076a0:	9305      	str	r3, [sp, #20]
 80076a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007788 <_vfiprintf_r+0x25c>
 80076a6:	7821      	ldrb	r1, [r4, #0]
 80076a8:	2203      	movs	r2, #3
 80076aa:	4650      	mov	r0, sl
 80076ac:	f7f8 fdb8 	bl	8000220 <memchr>
 80076b0:	b140      	cbz	r0, 80076c4 <_vfiprintf_r+0x198>
 80076b2:	2340      	movs	r3, #64	; 0x40
 80076b4:	eba0 000a 	sub.w	r0, r0, sl
 80076b8:	fa03 f000 	lsl.w	r0, r3, r0
 80076bc:	9b04      	ldr	r3, [sp, #16]
 80076be:	4303      	orrs	r3, r0
 80076c0:	3401      	adds	r4, #1
 80076c2:	9304      	str	r3, [sp, #16]
 80076c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076c8:	482c      	ldr	r0, [pc, #176]	; (800777c <_vfiprintf_r+0x250>)
 80076ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80076ce:	2206      	movs	r2, #6
 80076d0:	f7f8 fda6 	bl	8000220 <memchr>
 80076d4:	2800      	cmp	r0, #0
 80076d6:	d03f      	beq.n	8007758 <_vfiprintf_r+0x22c>
 80076d8:	4b29      	ldr	r3, [pc, #164]	; (8007780 <_vfiprintf_r+0x254>)
 80076da:	bb1b      	cbnz	r3, 8007724 <_vfiprintf_r+0x1f8>
 80076dc:	9b03      	ldr	r3, [sp, #12]
 80076de:	3307      	adds	r3, #7
 80076e0:	f023 0307 	bic.w	r3, r3, #7
 80076e4:	3308      	adds	r3, #8
 80076e6:	9303      	str	r3, [sp, #12]
 80076e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076ea:	443b      	add	r3, r7
 80076ec:	9309      	str	r3, [sp, #36]	; 0x24
 80076ee:	e767      	b.n	80075c0 <_vfiprintf_r+0x94>
 80076f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80076f4:	460c      	mov	r4, r1
 80076f6:	2001      	movs	r0, #1
 80076f8:	e7a5      	b.n	8007646 <_vfiprintf_r+0x11a>
 80076fa:	2300      	movs	r3, #0
 80076fc:	3401      	adds	r4, #1
 80076fe:	9305      	str	r3, [sp, #20]
 8007700:	4619      	mov	r1, r3
 8007702:	f04f 0c0a 	mov.w	ip, #10
 8007706:	4620      	mov	r0, r4
 8007708:	f810 2b01 	ldrb.w	r2, [r0], #1
 800770c:	3a30      	subs	r2, #48	; 0x30
 800770e:	2a09      	cmp	r2, #9
 8007710:	d903      	bls.n	800771a <_vfiprintf_r+0x1ee>
 8007712:	2b00      	cmp	r3, #0
 8007714:	d0c5      	beq.n	80076a2 <_vfiprintf_r+0x176>
 8007716:	9105      	str	r1, [sp, #20]
 8007718:	e7c3      	b.n	80076a2 <_vfiprintf_r+0x176>
 800771a:	fb0c 2101 	mla	r1, ip, r1, r2
 800771e:	4604      	mov	r4, r0
 8007720:	2301      	movs	r3, #1
 8007722:	e7f0      	b.n	8007706 <_vfiprintf_r+0x1da>
 8007724:	ab03      	add	r3, sp, #12
 8007726:	9300      	str	r3, [sp, #0]
 8007728:	462a      	mov	r2, r5
 800772a:	4b16      	ldr	r3, [pc, #88]	; (8007784 <_vfiprintf_r+0x258>)
 800772c:	a904      	add	r1, sp, #16
 800772e:	4630      	mov	r0, r6
 8007730:	f7fd fee6 	bl	8005500 <_printf_float>
 8007734:	4607      	mov	r7, r0
 8007736:	1c78      	adds	r0, r7, #1
 8007738:	d1d6      	bne.n	80076e8 <_vfiprintf_r+0x1bc>
 800773a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800773c:	07d9      	lsls	r1, r3, #31
 800773e:	d405      	bmi.n	800774c <_vfiprintf_r+0x220>
 8007740:	89ab      	ldrh	r3, [r5, #12]
 8007742:	059a      	lsls	r2, r3, #22
 8007744:	d402      	bmi.n	800774c <_vfiprintf_r+0x220>
 8007746:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007748:	f7ff fa34 	bl	8006bb4 <__retarget_lock_release_recursive>
 800774c:	89ab      	ldrh	r3, [r5, #12]
 800774e:	065b      	lsls	r3, r3, #25
 8007750:	f53f af12 	bmi.w	8007578 <_vfiprintf_r+0x4c>
 8007754:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007756:	e711      	b.n	800757c <_vfiprintf_r+0x50>
 8007758:	ab03      	add	r3, sp, #12
 800775a:	9300      	str	r3, [sp, #0]
 800775c:	462a      	mov	r2, r5
 800775e:	4b09      	ldr	r3, [pc, #36]	; (8007784 <_vfiprintf_r+0x258>)
 8007760:	a904      	add	r1, sp, #16
 8007762:	4630      	mov	r0, r6
 8007764:	f7fe f970 	bl	8005a48 <_printf_i>
 8007768:	e7e4      	b.n	8007734 <_vfiprintf_r+0x208>
 800776a:	bf00      	nop
 800776c:	08007f78 	.word	0x08007f78
 8007770:	08007f98 	.word	0x08007f98
 8007774:	08007f58 	.word	0x08007f58
 8007778:	08008114 	.word	0x08008114
 800777c:	0800811e 	.word	0x0800811e
 8007780:	08005501 	.word	0x08005501
 8007784:	08007507 	.word	0x08007507
 8007788:	0800811a 	.word	0x0800811a

0800778c <_sbrk_r>:
 800778c:	b538      	push	{r3, r4, r5, lr}
 800778e:	4d06      	ldr	r5, [pc, #24]	; (80077a8 <_sbrk_r+0x1c>)
 8007790:	2300      	movs	r3, #0
 8007792:	4604      	mov	r4, r0
 8007794:	4608      	mov	r0, r1
 8007796:	602b      	str	r3, [r5, #0]
 8007798:	f7f9 ff8e 	bl	80016b8 <_sbrk>
 800779c:	1c43      	adds	r3, r0, #1
 800779e:	d102      	bne.n	80077a6 <_sbrk_r+0x1a>
 80077a0:	682b      	ldr	r3, [r5, #0]
 80077a2:	b103      	cbz	r3, 80077a6 <_sbrk_r+0x1a>
 80077a4:	6023      	str	r3, [r4, #0]
 80077a6:	bd38      	pop	{r3, r4, r5, pc}
 80077a8:	20000380 	.word	0x20000380

080077ac <__sread>:
 80077ac:	b510      	push	{r4, lr}
 80077ae:	460c      	mov	r4, r1
 80077b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077b4:	f000 faa8 	bl	8007d08 <_read_r>
 80077b8:	2800      	cmp	r0, #0
 80077ba:	bfab      	itete	ge
 80077bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80077be:	89a3      	ldrhlt	r3, [r4, #12]
 80077c0:	181b      	addge	r3, r3, r0
 80077c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80077c6:	bfac      	ite	ge
 80077c8:	6563      	strge	r3, [r4, #84]	; 0x54
 80077ca:	81a3      	strhlt	r3, [r4, #12]
 80077cc:	bd10      	pop	{r4, pc}

080077ce <__swrite>:
 80077ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077d2:	461f      	mov	r7, r3
 80077d4:	898b      	ldrh	r3, [r1, #12]
 80077d6:	05db      	lsls	r3, r3, #23
 80077d8:	4605      	mov	r5, r0
 80077da:	460c      	mov	r4, r1
 80077dc:	4616      	mov	r6, r2
 80077de:	d505      	bpl.n	80077ec <__swrite+0x1e>
 80077e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077e4:	2302      	movs	r3, #2
 80077e6:	2200      	movs	r2, #0
 80077e8:	f000 f9f8 	bl	8007bdc <_lseek_r>
 80077ec:	89a3      	ldrh	r3, [r4, #12]
 80077ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80077f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80077f6:	81a3      	strh	r3, [r4, #12]
 80077f8:	4632      	mov	r2, r6
 80077fa:	463b      	mov	r3, r7
 80077fc:	4628      	mov	r0, r5
 80077fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007802:	f000 b869 	b.w	80078d8 <_write_r>

08007806 <__sseek>:
 8007806:	b510      	push	{r4, lr}
 8007808:	460c      	mov	r4, r1
 800780a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800780e:	f000 f9e5 	bl	8007bdc <_lseek_r>
 8007812:	1c43      	adds	r3, r0, #1
 8007814:	89a3      	ldrh	r3, [r4, #12]
 8007816:	bf15      	itete	ne
 8007818:	6560      	strne	r0, [r4, #84]	; 0x54
 800781a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800781e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007822:	81a3      	strheq	r3, [r4, #12]
 8007824:	bf18      	it	ne
 8007826:	81a3      	strhne	r3, [r4, #12]
 8007828:	bd10      	pop	{r4, pc}

0800782a <__sclose>:
 800782a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800782e:	f000 b8f1 	b.w	8007a14 <_close_r>
	...

08007834 <__swbuf_r>:
 8007834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007836:	460e      	mov	r6, r1
 8007838:	4614      	mov	r4, r2
 800783a:	4605      	mov	r5, r0
 800783c:	b118      	cbz	r0, 8007846 <__swbuf_r+0x12>
 800783e:	6983      	ldr	r3, [r0, #24]
 8007840:	b90b      	cbnz	r3, 8007846 <__swbuf_r+0x12>
 8007842:	f7ff f913 	bl	8006a6c <__sinit>
 8007846:	4b21      	ldr	r3, [pc, #132]	; (80078cc <__swbuf_r+0x98>)
 8007848:	429c      	cmp	r4, r3
 800784a:	d12b      	bne.n	80078a4 <__swbuf_r+0x70>
 800784c:	686c      	ldr	r4, [r5, #4]
 800784e:	69a3      	ldr	r3, [r4, #24]
 8007850:	60a3      	str	r3, [r4, #8]
 8007852:	89a3      	ldrh	r3, [r4, #12]
 8007854:	071a      	lsls	r2, r3, #28
 8007856:	d52f      	bpl.n	80078b8 <__swbuf_r+0x84>
 8007858:	6923      	ldr	r3, [r4, #16]
 800785a:	b36b      	cbz	r3, 80078b8 <__swbuf_r+0x84>
 800785c:	6923      	ldr	r3, [r4, #16]
 800785e:	6820      	ldr	r0, [r4, #0]
 8007860:	1ac0      	subs	r0, r0, r3
 8007862:	6963      	ldr	r3, [r4, #20]
 8007864:	b2f6      	uxtb	r6, r6
 8007866:	4283      	cmp	r3, r0
 8007868:	4637      	mov	r7, r6
 800786a:	dc04      	bgt.n	8007876 <__swbuf_r+0x42>
 800786c:	4621      	mov	r1, r4
 800786e:	4628      	mov	r0, r5
 8007870:	f000 f966 	bl	8007b40 <_fflush_r>
 8007874:	bb30      	cbnz	r0, 80078c4 <__swbuf_r+0x90>
 8007876:	68a3      	ldr	r3, [r4, #8]
 8007878:	3b01      	subs	r3, #1
 800787a:	60a3      	str	r3, [r4, #8]
 800787c:	6823      	ldr	r3, [r4, #0]
 800787e:	1c5a      	adds	r2, r3, #1
 8007880:	6022      	str	r2, [r4, #0]
 8007882:	701e      	strb	r6, [r3, #0]
 8007884:	6963      	ldr	r3, [r4, #20]
 8007886:	3001      	adds	r0, #1
 8007888:	4283      	cmp	r3, r0
 800788a:	d004      	beq.n	8007896 <__swbuf_r+0x62>
 800788c:	89a3      	ldrh	r3, [r4, #12]
 800788e:	07db      	lsls	r3, r3, #31
 8007890:	d506      	bpl.n	80078a0 <__swbuf_r+0x6c>
 8007892:	2e0a      	cmp	r6, #10
 8007894:	d104      	bne.n	80078a0 <__swbuf_r+0x6c>
 8007896:	4621      	mov	r1, r4
 8007898:	4628      	mov	r0, r5
 800789a:	f000 f951 	bl	8007b40 <_fflush_r>
 800789e:	b988      	cbnz	r0, 80078c4 <__swbuf_r+0x90>
 80078a0:	4638      	mov	r0, r7
 80078a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078a4:	4b0a      	ldr	r3, [pc, #40]	; (80078d0 <__swbuf_r+0x9c>)
 80078a6:	429c      	cmp	r4, r3
 80078a8:	d101      	bne.n	80078ae <__swbuf_r+0x7a>
 80078aa:	68ac      	ldr	r4, [r5, #8]
 80078ac:	e7cf      	b.n	800784e <__swbuf_r+0x1a>
 80078ae:	4b09      	ldr	r3, [pc, #36]	; (80078d4 <__swbuf_r+0xa0>)
 80078b0:	429c      	cmp	r4, r3
 80078b2:	bf08      	it	eq
 80078b4:	68ec      	ldreq	r4, [r5, #12]
 80078b6:	e7ca      	b.n	800784e <__swbuf_r+0x1a>
 80078b8:	4621      	mov	r1, r4
 80078ba:	4628      	mov	r0, r5
 80078bc:	f000 f81e 	bl	80078fc <__swsetup_r>
 80078c0:	2800      	cmp	r0, #0
 80078c2:	d0cb      	beq.n	800785c <__swbuf_r+0x28>
 80078c4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80078c8:	e7ea      	b.n	80078a0 <__swbuf_r+0x6c>
 80078ca:	bf00      	nop
 80078cc:	08007f78 	.word	0x08007f78
 80078d0:	08007f98 	.word	0x08007f98
 80078d4:	08007f58 	.word	0x08007f58

080078d8 <_write_r>:
 80078d8:	b538      	push	{r3, r4, r5, lr}
 80078da:	4d07      	ldr	r5, [pc, #28]	; (80078f8 <_write_r+0x20>)
 80078dc:	4604      	mov	r4, r0
 80078de:	4608      	mov	r0, r1
 80078e0:	4611      	mov	r1, r2
 80078e2:	2200      	movs	r2, #0
 80078e4:	602a      	str	r2, [r5, #0]
 80078e6:	461a      	mov	r2, r3
 80078e8:	f7f9 fe95 	bl	8001616 <_write>
 80078ec:	1c43      	adds	r3, r0, #1
 80078ee:	d102      	bne.n	80078f6 <_write_r+0x1e>
 80078f0:	682b      	ldr	r3, [r5, #0]
 80078f2:	b103      	cbz	r3, 80078f6 <_write_r+0x1e>
 80078f4:	6023      	str	r3, [r4, #0]
 80078f6:	bd38      	pop	{r3, r4, r5, pc}
 80078f8:	20000380 	.word	0x20000380

080078fc <__swsetup_r>:
 80078fc:	4b32      	ldr	r3, [pc, #200]	; (80079c8 <__swsetup_r+0xcc>)
 80078fe:	b570      	push	{r4, r5, r6, lr}
 8007900:	681d      	ldr	r5, [r3, #0]
 8007902:	4606      	mov	r6, r0
 8007904:	460c      	mov	r4, r1
 8007906:	b125      	cbz	r5, 8007912 <__swsetup_r+0x16>
 8007908:	69ab      	ldr	r3, [r5, #24]
 800790a:	b913      	cbnz	r3, 8007912 <__swsetup_r+0x16>
 800790c:	4628      	mov	r0, r5
 800790e:	f7ff f8ad 	bl	8006a6c <__sinit>
 8007912:	4b2e      	ldr	r3, [pc, #184]	; (80079cc <__swsetup_r+0xd0>)
 8007914:	429c      	cmp	r4, r3
 8007916:	d10f      	bne.n	8007938 <__swsetup_r+0x3c>
 8007918:	686c      	ldr	r4, [r5, #4]
 800791a:	89a3      	ldrh	r3, [r4, #12]
 800791c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007920:	0719      	lsls	r1, r3, #28
 8007922:	d42c      	bmi.n	800797e <__swsetup_r+0x82>
 8007924:	06dd      	lsls	r5, r3, #27
 8007926:	d411      	bmi.n	800794c <__swsetup_r+0x50>
 8007928:	2309      	movs	r3, #9
 800792a:	6033      	str	r3, [r6, #0]
 800792c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007930:	81a3      	strh	r3, [r4, #12]
 8007932:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007936:	e03e      	b.n	80079b6 <__swsetup_r+0xba>
 8007938:	4b25      	ldr	r3, [pc, #148]	; (80079d0 <__swsetup_r+0xd4>)
 800793a:	429c      	cmp	r4, r3
 800793c:	d101      	bne.n	8007942 <__swsetup_r+0x46>
 800793e:	68ac      	ldr	r4, [r5, #8]
 8007940:	e7eb      	b.n	800791a <__swsetup_r+0x1e>
 8007942:	4b24      	ldr	r3, [pc, #144]	; (80079d4 <__swsetup_r+0xd8>)
 8007944:	429c      	cmp	r4, r3
 8007946:	bf08      	it	eq
 8007948:	68ec      	ldreq	r4, [r5, #12]
 800794a:	e7e6      	b.n	800791a <__swsetup_r+0x1e>
 800794c:	0758      	lsls	r0, r3, #29
 800794e:	d512      	bpl.n	8007976 <__swsetup_r+0x7a>
 8007950:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007952:	b141      	cbz	r1, 8007966 <__swsetup_r+0x6a>
 8007954:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007958:	4299      	cmp	r1, r3
 800795a:	d002      	beq.n	8007962 <__swsetup_r+0x66>
 800795c:	4630      	mov	r0, r6
 800795e:	f7ff fcdb 	bl	8007318 <_free_r>
 8007962:	2300      	movs	r3, #0
 8007964:	6363      	str	r3, [r4, #52]	; 0x34
 8007966:	89a3      	ldrh	r3, [r4, #12]
 8007968:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800796c:	81a3      	strh	r3, [r4, #12]
 800796e:	2300      	movs	r3, #0
 8007970:	6063      	str	r3, [r4, #4]
 8007972:	6923      	ldr	r3, [r4, #16]
 8007974:	6023      	str	r3, [r4, #0]
 8007976:	89a3      	ldrh	r3, [r4, #12]
 8007978:	f043 0308 	orr.w	r3, r3, #8
 800797c:	81a3      	strh	r3, [r4, #12]
 800797e:	6923      	ldr	r3, [r4, #16]
 8007980:	b94b      	cbnz	r3, 8007996 <__swsetup_r+0x9a>
 8007982:	89a3      	ldrh	r3, [r4, #12]
 8007984:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007988:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800798c:	d003      	beq.n	8007996 <__swsetup_r+0x9a>
 800798e:	4621      	mov	r1, r4
 8007990:	4630      	mov	r0, r6
 8007992:	f000 f95b 	bl	8007c4c <__smakebuf_r>
 8007996:	89a0      	ldrh	r0, [r4, #12]
 8007998:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800799c:	f010 0301 	ands.w	r3, r0, #1
 80079a0:	d00a      	beq.n	80079b8 <__swsetup_r+0xbc>
 80079a2:	2300      	movs	r3, #0
 80079a4:	60a3      	str	r3, [r4, #8]
 80079a6:	6963      	ldr	r3, [r4, #20]
 80079a8:	425b      	negs	r3, r3
 80079aa:	61a3      	str	r3, [r4, #24]
 80079ac:	6923      	ldr	r3, [r4, #16]
 80079ae:	b943      	cbnz	r3, 80079c2 <__swsetup_r+0xc6>
 80079b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80079b4:	d1ba      	bne.n	800792c <__swsetup_r+0x30>
 80079b6:	bd70      	pop	{r4, r5, r6, pc}
 80079b8:	0781      	lsls	r1, r0, #30
 80079ba:	bf58      	it	pl
 80079bc:	6963      	ldrpl	r3, [r4, #20]
 80079be:	60a3      	str	r3, [r4, #8]
 80079c0:	e7f4      	b.n	80079ac <__swsetup_r+0xb0>
 80079c2:	2000      	movs	r0, #0
 80079c4:	e7f7      	b.n	80079b6 <__swsetup_r+0xba>
 80079c6:	bf00      	nop
 80079c8:	2000000c 	.word	0x2000000c
 80079cc:	08007f78 	.word	0x08007f78
 80079d0:	08007f98 	.word	0x08007f98
 80079d4:	08007f58 	.word	0x08007f58

080079d8 <__assert_func>:
 80079d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80079da:	4614      	mov	r4, r2
 80079dc:	461a      	mov	r2, r3
 80079de:	4b09      	ldr	r3, [pc, #36]	; (8007a04 <__assert_func+0x2c>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4605      	mov	r5, r0
 80079e4:	68d8      	ldr	r0, [r3, #12]
 80079e6:	b14c      	cbz	r4, 80079fc <__assert_func+0x24>
 80079e8:	4b07      	ldr	r3, [pc, #28]	; (8007a08 <__assert_func+0x30>)
 80079ea:	9100      	str	r1, [sp, #0]
 80079ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80079f0:	4906      	ldr	r1, [pc, #24]	; (8007a0c <__assert_func+0x34>)
 80079f2:	462b      	mov	r3, r5
 80079f4:	f000 f8e0 	bl	8007bb8 <fiprintf>
 80079f8:	f000 f9a5 	bl	8007d46 <abort>
 80079fc:	4b04      	ldr	r3, [pc, #16]	; (8007a10 <__assert_func+0x38>)
 80079fe:	461c      	mov	r4, r3
 8007a00:	e7f3      	b.n	80079ea <__assert_func+0x12>
 8007a02:	bf00      	nop
 8007a04:	2000000c 	.word	0x2000000c
 8007a08:	08008125 	.word	0x08008125
 8007a0c:	08008132 	.word	0x08008132
 8007a10:	08008160 	.word	0x08008160

08007a14 <_close_r>:
 8007a14:	b538      	push	{r3, r4, r5, lr}
 8007a16:	4d06      	ldr	r5, [pc, #24]	; (8007a30 <_close_r+0x1c>)
 8007a18:	2300      	movs	r3, #0
 8007a1a:	4604      	mov	r4, r0
 8007a1c:	4608      	mov	r0, r1
 8007a1e:	602b      	str	r3, [r5, #0]
 8007a20:	f7f9 fe15 	bl	800164e <_close>
 8007a24:	1c43      	adds	r3, r0, #1
 8007a26:	d102      	bne.n	8007a2e <_close_r+0x1a>
 8007a28:	682b      	ldr	r3, [r5, #0]
 8007a2a:	b103      	cbz	r3, 8007a2e <_close_r+0x1a>
 8007a2c:	6023      	str	r3, [r4, #0]
 8007a2e:	bd38      	pop	{r3, r4, r5, pc}
 8007a30:	20000380 	.word	0x20000380

08007a34 <__sflush_r>:
 8007a34:	898a      	ldrh	r2, [r1, #12]
 8007a36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a3a:	4605      	mov	r5, r0
 8007a3c:	0710      	lsls	r0, r2, #28
 8007a3e:	460c      	mov	r4, r1
 8007a40:	d458      	bmi.n	8007af4 <__sflush_r+0xc0>
 8007a42:	684b      	ldr	r3, [r1, #4]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	dc05      	bgt.n	8007a54 <__sflush_r+0x20>
 8007a48:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	dc02      	bgt.n	8007a54 <__sflush_r+0x20>
 8007a4e:	2000      	movs	r0, #0
 8007a50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007a56:	2e00      	cmp	r6, #0
 8007a58:	d0f9      	beq.n	8007a4e <__sflush_r+0x1a>
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007a60:	682f      	ldr	r7, [r5, #0]
 8007a62:	602b      	str	r3, [r5, #0]
 8007a64:	d032      	beq.n	8007acc <__sflush_r+0x98>
 8007a66:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007a68:	89a3      	ldrh	r3, [r4, #12]
 8007a6a:	075a      	lsls	r2, r3, #29
 8007a6c:	d505      	bpl.n	8007a7a <__sflush_r+0x46>
 8007a6e:	6863      	ldr	r3, [r4, #4]
 8007a70:	1ac0      	subs	r0, r0, r3
 8007a72:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007a74:	b10b      	cbz	r3, 8007a7a <__sflush_r+0x46>
 8007a76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007a78:	1ac0      	subs	r0, r0, r3
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007a80:	6a21      	ldr	r1, [r4, #32]
 8007a82:	4628      	mov	r0, r5
 8007a84:	47b0      	blx	r6
 8007a86:	1c43      	adds	r3, r0, #1
 8007a88:	89a3      	ldrh	r3, [r4, #12]
 8007a8a:	d106      	bne.n	8007a9a <__sflush_r+0x66>
 8007a8c:	6829      	ldr	r1, [r5, #0]
 8007a8e:	291d      	cmp	r1, #29
 8007a90:	d82c      	bhi.n	8007aec <__sflush_r+0xb8>
 8007a92:	4a2a      	ldr	r2, [pc, #168]	; (8007b3c <__sflush_r+0x108>)
 8007a94:	40ca      	lsrs	r2, r1
 8007a96:	07d6      	lsls	r6, r2, #31
 8007a98:	d528      	bpl.n	8007aec <__sflush_r+0xb8>
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	6062      	str	r2, [r4, #4]
 8007a9e:	04d9      	lsls	r1, r3, #19
 8007aa0:	6922      	ldr	r2, [r4, #16]
 8007aa2:	6022      	str	r2, [r4, #0]
 8007aa4:	d504      	bpl.n	8007ab0 <__sflush_r+0x7c>
 8007aa6:	1c42      	adds	r2, r0, #1
 8007aa8:	d101      	bne.n	8007aae <__sflush_r+0x7a>
 8007aaa:	682b      	ldr	r3, [r5, #0]
 8007aac:	b903      	cbnz	r3, 8007ab0 <__sflush_r+0x7c>
 8007aae:	6560      	str	r0, [r4, #84]	; 0x54
 8007ab0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ab2:	602f      	str	r7, [r5, #0]
 8007ab4:	2900      	cmp	r1, #0
 8007ab6:	d0ca      	beq.n	8007a4e <__sflush_r+0x1a>
 8007ab8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007abc:	4299      	cmp	r1, r3
 8007abe:	d002      	beq.n	8007ac6 <__sflush_r+0x92>
 8007ac0:	4628      	mov	r0, r5
 8007ac2:	f7ff fc29 	bl	8007318 <_free_r>
 8007ac6:	2000      	movs	r0, #0
 8007ac8:	6360      	str	r0, [r4, #52]	; 0x34
 8007aca:	e7c1      	b.n	8007a50 <__sflush_r+0x1c>
 8007acc:	6a21      	ldr	r1, [r4, #32]
 8007ace:	2301      	movs	r3, #1
 8007ad0:	4628      	mov	r0, r5
 8007ad2:	47b0      	blx	r6
 8007ad4:	1c41      	adds	r1, r0, #1
 8007ad6:	d1c7      	bne.n	8007a68 <__sflush_r+0x34>
 8007ad8:	682b      	ldr	r3, [r5, #0]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d0c4      	beq.n	8007a68 <__sflush_r+0x34>
 8007ade:	2b1d      	cmp	r3, #29
 8007ae0:	d001      	beq.n	8007ae6 <__sflush_r+0xb2>
 8007ae2:	2b16      	cmp	r3, #22
 8007ae4:	d101      	bne.n	8007aea <__sflush_r+0xb6>
 8007ae6:	602f      	str	r7, [r5, #0]
 8007ae8:	e7b1      	b.n	8007a4e <__sflush_r+0x1a>
 8007aea:	89a3      	ldrh	r3, [r4, #12]
 8007aec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007af0:	81a3      	strh	r3, [r4, #12]
 8007af2:	e7ad      	b.n	8007a50 <__sflush_r+0x1c>
 8007af4:	690f      	ldr	r7, [r1, #16]
 8007af6:	2f00      	cmp	r7, #0
 8007af8:	d0a9      	beq.n	8007a4e <__sflush_r+0x1a>
 8007afa:	0793      	lsls	r3, r2, #30
 8007afc:	680e      	ldr	r6, [r1, #0]
 8007afe:	bf08      	it	eq
 8007b00:	694b      	ldreq	r3, [r1, #20]
 8007b02:	600f      	str	r7, [r1, #0]
 8007b04:	bf18      	it	ne
 8007b06:	2300      	movne	r3, #0
 8007b08:	eba6 0807 	sub.w	r8, r6, r7
 8007b0c:	608b      	str	r3, [r1, #8]
 8007b0e:	f1b8 0f00 	cmp.w	r8, #0
 8007b12:	dd9c      	ble.n	8007a4e <__sflush_r+0x1a>
 8007b14:	6a21      	ldr	r1, [r4, #32]
 8007b16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007b18:	4643      	mov	r3, r8
 8007b1a:	463a      	mov	r2, r7
 8007b1c:	4628      	mov	r0, r5
 8007b1e:	47b0      	blx	r6
 8007b20:	2800      	cmp	r0, #0
 8007b22:	dc06      	bgt.n	8007b32 <__sflush_r+0xfe>
 8007b24:	89a3      	ldrh	r3, [r4, #12]
 8007b26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b2a:	81a3      	strh	r3, [r4, #12]
 8007b2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b30:	e78e      	b.n	8007a50 <__sflush_r+0x1c>
 8007b32:	4407      	add	r7, r0
 8007b34:	eba8 0800 	sub.w	r8, r8, r0
 8007b38:	e7e9      	b.n	8007b0e <__sflush_r+0xda>
 8007b3a:	bf00      	nop
 8007b3c:	20400001 	.word	0x20400001

08007b40 <_fflush_r>:
 8007b40:	b538      	push	{r3, r4, r5, lr}
 8007b42:	690b      	ldr	r3, [r1, #16]
 8007b44:	4605      	mov	r5, r0
 8007b46:	460c      	mov	r4, r1
 8007b48:	b913      	cbnz	r3, 8007b50 <_fflush_r+0x10>
 8007b4a:	2500      	movs	r5, #0
 8007b4c:	4628      	mov	r0, r5
 8007b4e:	bd38      	pop	{r3, r4, r5, pc}
 8007b50:	b118      	cbz	r0, 8007b5a <_fflush_r+0x1a>
 8007b52:	6983      	ldr	r3, [r0, #24]
 8007b54:	b90b      	cbnz	r3, 8007b5a <_fflush_r+0x1a>
 8007b56:	f7fe ff89 	bl	8006a6c <__sinit>
 8007b5a:	4b14      	ldr	r3, [pc, #80]	; (8007bac <_fflush_r+0x6c>)
 8007b5c:	429c      	cmp	r4, r3
 8007b5e:	d11b      	bne.n	8007b98 <_fflush_r+0x58>
 8007b60:	686c      	ldr	r4, [r5, #4]
 8007b62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d0ef      	beq.n	8007b4a <_fflush_r+0xa>
 8007b6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007b6c:	07d0      	lsls	r0, r2, #31
 8007b6e:	d404      	bmi.n	8007b7a <_fflush_r+0x3a>
 8007b70:	0599      	lsls	r1, r3, #22
 8007b72:	d402      	bmi.n	8007b7a <_fflush_r+0x3a>
 8007b74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b76:	f7ff f81c 	bl	8006bb2 <__retarget_lock_acquire_recursive>
 8007b7a:	4628      	mov	r0, r5
 8007b7c:	4621      	mov	r1, r4
 8007b7e:	f7ff ff59 	bl	8007a34 <__sflush_r>
 8007b82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b84:	07da      	lsls	r2, r3, #31
 8007b86:	4605      	mov	r5, r0
 8007b88:	d4e0      	bmi.n	8007b4c <_fflush_r+0xc>
 8007b8a:	89a3      	ldrh	r3, [r4, #12]
 8007b8c:	059b      	lsls	r3, r3, #22
 8007b8e:	d4dd      	bmi.n	8007b4c <_fflush_r+0xc>
 8007b90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b92:	f7ff f80f 	bl	8006bb4 <__retarget_lock_release_recursive>
 8007b96:	e7d9      	b.n	8007b4c <_fflush_r+0xc>
 8007b98:	4b05      	ldr	r3, [pc, #20]	; (8007bb0 <_fflush_r+0x70>)
 8007b9a:	429c      	cmp	r4, r3
 8007b9c:	d101      	bne.n	8007ba2 <_fflush_r+0x62>
 8007b9e:	68ac      	ldr	r4, [r5, #8]
 8007ba0:	e7df      	b.n	8007b62 <_fflush_r+0x22>
 8007ba2:	4b04      	ldr	r3, [pc, #16]	; (8007bb4 <_fflush_r+0x74>)
 8007ba4:	429c      	cmp	r4, r3
 8007ba6:	bf08      	it	eq
 8007ba8:	68ec      	ldreq	r4, [r5, #12]
 8007baa:	e7da      	b.n	8007b62 <_fflush_r+0x22>
 8007bac:	08007f78 	.word	0x08007f78
 8007bb0:	08007f98 	.word	0x08007f98
 8007bb4:	08007f58 	.word	0x08007f58

08007bb8 <fiprintf>:
 8007bb8:	b40e      	push	{r1, r2, r3}
 8007bba:	b503      	push	{r0, r1, lr}
 8007bbc:	4601      	mov	r1, r0
 8007bbe:	ab03      	add	r3, sp, #12
 8007bc0:	4805      	ldr	r0, [pc, #20]	; (8007bd8 <fiprintf+0x20>)
 8007bc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bc6:	6800      	ldr	r0, [r0, #0]
 8007bc8:	9301      	str	r3, [sp, #4]
 8007bca:	f7ff fcaf 	bl	800752c <_vfiprintf_r>
 8007bce:	b002      	add	sp, #8
 8007bd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007bd4:	b003      	add	sp, #12
 8007bd6:	4770      	bx	lr
 8007bd8:	2000000c 	.word	0x2000000c

08007bdc <_lseek_r>:
 8007bdc:	b538      	push	{r3, r4, r5, lr}
 8007bde:	4d07      	ldr	r5, [pc, #28]	; (8007bfc <_lseek_r+0x20>)
 8007be0:	4604      	mov	r4, r0
 8007be2:	4608      	mov	r0, r1
 8007be4:	4611      	mov	r1, r2
 8007be6:	2200      	movs	r2, #0
 8007be8:	602a      	str	r2, [r5, #0]
 8007bea:	461a      	mov	r2, r3
 8007bec:	f7f9 fd56 	bl	800169c <_lseek>
 8007bf0:	1c43      	adds	r3, r0, #1
 8007bf2:	d102      	bne.n	8007bfa <_lseek_r+0x1e>
 8007bf4:	682b      	ldr	r3, [r5, #0]
 8007bf6:	b103      	cbz	r3, 8007bfa <_lseek_r+0x1e>
 8007bf8:	6023      	str	r3, [r4, #0]
 8007bfa:	bd38      	pop	{r3, r4, r5, pc}
 8007bfc:	20000380 	.word	0x20000380

08007c00 <__swhatbuf_r>:
 8007c00:	b570      	push	{r4, r5, r6, lr}
 8007c02:	460e      	mov	r6, r1
 8007c04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c08:	2900      	cmp	r1, #0
 8007c0a:	b096      	sub	sp, #88	; 0x58
 8007c0c:	4614      	mov	r4, r2
 8007c0e:	461d      	mov	r5, r3
 8007c10:	da08      	bge.n	8007c24 <__swhatbuf_r+0x24>
 8007c12:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007c16:	2200      	movs	r2, #0
 8007c18:	602a      	str	r2, [r5, #0]
 8007c1a:	061a      	lsls	r2, r3, #24
 8007c1c:	d410      	bmi.n	8007c40 <__swhatbuf_r+0x40>
 8007c1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c22:	e00e      	b.n	8007c42 <__swhatbuf_r+0x42>
 8007c24:	466a      	mov	r2, sp
 8007c26:	f000 f895 	bl	8007d54 <_fstat_r>
 8007c2a:	2800      	cmp	r0, #0
 8007c2c:	dbf1      	blt.n	8007c12 <__swhatbuf_r+0x12>
 8007c2e:	9a01      	ldr	r2, [sp, #4]
 8007c30:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007c34:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007c38:	425a      	negs	r2, r3
 8007c3a:	415a      	adcs	r2, r3
 8007c3c:	602a      	str	r2, [r5, #0]
 8007c3e:	e7ee      	b.n	8007c1e <__swhatbuf_r+0x1e>
 8007c40:	2340      	movs	r3, #64	; 0x40
 8007c42:	2000      	movs	r0, #0
 8007c44:	6023      	str	r3, [r4, #0]
 8007c46:	b016      	add	sp, #88	; 0x58
 8007c48:	bd70      	pop	{r4, r5, r6, pc}
	...

08007c4c <__smakebuf_r>:
 8007c4c:	898b      	ldrh	r3, [r1, #12]
 8007c4e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007c50:	079d      	lsls	r5, r3, #30
 8007c52:	4606      	mov	r6, r0
 8007c54:	460c      	mov	r4, r1
 8007c56:	d507      	bpl.n	8007c68 <__smakebuf_r+0x1c>
 8007c58:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007c5c:	6023      	str	r3, [r4, #0]
 8007c5e:	6123      	str	r3, [r4, #16]
 8007c60:	2301      	movs	r3, #1
 8007c62:	6163      	str	r3, [r4, #20]
 8007c64:	b002      	add	sp, #8
 8007c66:	bd70      	pop	{r4, r5, r6, pc}
 8007c68:	ab01      	add	r3, sp, #4
 8007c6a:	466a      	mov	r2, sp
 8007c6c:	f7ff ffc8 	bl	8007c00 <__swhatbuf_r>
 8007c70:	9900      	ldr	r1, [sp, #0]
 8007c72:	4605      	mov	r5, r0
 8007c74:	4630      	mov	r0, r6
 8007c76:	f7ff fbbb 	bl	80073f0 <_malloc_r>
 8007c7a:	b948      	cbnz	r0, 8007c90 <__smakebuf_r+0x44>
 8007c7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c80:	059a      	lsls	r2, r3, #22
 8007c82:	d4ef      	bmi.n	8007c64 <__smakebuf_r+0x18>
 8007c84:	f023 0303 	bic.w	r3, r3, #3
 8007c88:	f043 0302 	orr.w	r3, r3, #2
 8007c8c:	81a3      	strh	r3, [r4, #12]
 8007c8e:	e7e3      	b.n	8007c58 <__smakebuf_r+0xc>
 8007c90:	4b0d      	ldr	r3, [pc, #52]	; (8007cc8 <__smakebuf_r+0x7c>)
 8007c92:	62b3      	str	r3, [r6, #40]	; 0x28
 8007c94:	89a3      	ldrh	r3, [r4, #12]
 8007c96:	6020      	str	r0, [r4, #0]
 8007c98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c9c:	81a3      	strh	r3, [r4, #12]
 8007c9e:	9b00      	ldr	r3, [sp, #0]
 8007ca0:	6163      	str	r3, [r4, #20]
 8007ca2:	9b01      	ldr	r3, [sp, #4]
 8007ca4:	6120      	str	r0, [r4, #16]
 8007ca6:	b15b      	cbz	r3, 8007cc0 <__smakebuf_r+0x74>
 8007ca8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007cac:	4630      	mov	r0, r6
 8007cae:	f000 f863 	bl	8007d78 <_isatty_r>
 8007cb2:	b128      	cbz	r0, 8007cc0 <__smakebuf_r+0x74>
 8007cb4:	89a3      	ldrh	r3, [r4, #12]
 8007cb6:	f023 0303 	bic.w	r3, r3, #3
 8007cba:	f043 0301 	orr.w	r3, r3, #1
 8007cbe:	81a3      	strh	r3, [r4, #12]
 8007cc0:	89a0      	ldrh	r0, [r4, #12]
 8007cc2:	4305      	orrs	r5, r0
 8007cc4:	81a5      	strh	r5, [r4, #12]
 8007cc6:	e7cd      	b.n	8007c64 <__smakebuf_r+0x18>
 8007cc8:	08006a05 	.word	0x08006a05

08007ccc <__ascii_mbtowc>:
 8007ccc:	b082      	sub	sp, #8
 8007cce:	b901      	cbnz	r1, 8007cd2 <__ascii_mbtowc+0x6>
 8007cd0:	a901      	add	r1, sp, #4
 8007cd2:	b142      	cbz	r2, 8007ce6 <__ascii_mbtowc+0x1a>
 8007cd4:	b14b      	cbz	r3, 8007cea <__ascii_mbtowc+0x1e>
 8007cd6:	7813      	ldrb	r3, [r2, #0]
 8007cd8:	600b      	str	r3, [r1, #0]
 8007cda:	7812      	ldrb	r2, [r2, #0]
 8007cdc:	1e10      	subs	r0, r2, #0
 8007cde:	bf18      	it	ne
 8007ce0:	2001      	movne	r0, #1
 8007ce2:	b002      	add	sp, #8
 8007ce4:	4770      	bx	lr
 8007ce6:	4610      	mov	r0, r2
 8007ce8:	e7fb      	b.n	8007ce2 <__ascii_mbtowc+0x16>
 8007cea:	f06f 0001 	mvn.w	r0, #1
 8007cee:	e7f8      	b.n	8007ce2 <__ascii_mbtowc+0x16>

08007cf0 <__malloc_lock>:
 8007cf0:	4801      	ldr	r0, [pc, #4]	; (8007cf8 <__malloc_lock+0x8>)
 8007cf2:	f7fe bf5e 	b.w	8006bb2 <__retarget_lock_acquire_recursive>
 8007cf6:	bf00      	nop
 8007cf8:	20000374 	.word	0x20000374

08007cfc <__malloc_unlock>:
 8007cfc:	4801      	ldr	r0, [pc, #4]	; (8007d04 <__malloc_unlock+0x8>)
 8007cfe:	f7fe bf59 	b.w	8006bb4 <__retarget_lock_release_recursive>
 8007d02:	bf00      	nop
 8007d04:	20000374 	.word	0x20000374

08007d08 <_read_r>:
 8007d08:	b538      	push	{r3, r4, r5, lr}
 8007d0a:	4d07      	ldr	r5, [pc, #28]	; (8007d28 <_read_r+0x20>)
 8007d0c:	4604      	mov	r4, r0
 8007d0e:	4608      	mov	r0, r1
 8007d10:	4611      	mov	r1, r2
 8007d12:	2200      	movs	r2, #0
 8007d14:	602a      	str	r2, [r5, #0]
 8007d16:	461a      	mov	r2, r3
 8007d18:	f7f9 fc60 	bl	80015dc <_read>
 8007d1c:	1c43      	adds	r3, r0, #1
 8007d1e:	d102      	bne.n	8007d26 <_read_r+0x1e>
 8007d20:	682b      	ldr	r3, [r5, #0]
 8007d22:	b103      	cbz	r3, 8007d26 <_read_r+0x1e>
 8007d24:	6023      	str	r3, [r4, #0]
 8007d26:	bd38      	pop	{r3, r4, r5, pc}
 8007d28:	20000380 	.word	0x20000380

08007d2c <__ascii_wctomb>:
 8007d2c:	b149      	cbz	r1, 8007d42 <__ascii_wctomb+0x16>
 8007d2e:	2aff      	cmp	r2, #255	; 0xff
 8007d30:	bf85      	ittet	hi
 8007d32:	238a      	movhi	r3, #138	; 0x8a
 8007d34:	6003      	strhi	r3, [r0, #0]
 8007d36:	700a      	strbls	r2, [r1, #0]
 8007d38:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007d3c:	bf98      	it	ls
 8007d3e:	2001      	movls	r0, #1
 8007d40:	4770      	bx	lr
 8007d42:	4608      	mov	r0, r1
 8007d44:	4770      	bx	lr

08007d46 <abort>:
 8007d46:	b508      	push	{r3, lr}
 8007d48:	2006      	movs	r0, #6
 8007d4a:	f000 f84d 	bl	8007de8 <raise>
 8007d4e:	2001      	movs	r0, #1
 8007d50:	f7f9 fc3a 	bl	80015c8 <_exit>

08007d54 <_fstat_r>:
 8007d54:	b538      	push	{r3, r4, r5, lr}
 8007d56:	4d07      	ldr	r5, [pc, #28]	; (8007d74 <_fstat_r+0x20>)
 8007d58:	2300      	movs	r3, #0
 8007d5a:	4604      	mov	r4, r0
 8007d5c:	4608      	mov	r0, r1
 8007d5e:	4611      	mov	r1, r2
 8007d60:	602b      	str	r3, [r5, #0]
 8007d62:	f7f9 fc80 	bl	8001666 <_fstat>
 8007d66:	1c43      	adds	r3, r0, #1
 8007d68:	d102      	bne.n	8007d70 <_fstat_r+0x1c>
 8007d6a:	682b      	ldr	r3, [r5, #0]
 8007d6c:	b103      	cbz	r3, 8007d70 <_fstat_r+0x1c>
 8007d6e:	6023      	str	r3, [r4, #0]
 8007d70:	bd38      	pop	{r3, r4, r5, pc}
 8007d72:	bf00      	nop
 8007d74:	20000380 	.word	0x20000380

08007d78 <_isatty_r>:
 8007d78:	b538      	push	{r3, r4, r5, lr}
 8007d7a:	4d06      	ldr	r5, [pc, #24]	; (8007d94 <_isatty_r+0x1c>)
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	4604      	mov	r4, r0
 8007d80:	4608      	mov	r0, r1
 8007d82:	602b      	str	r3, [r5, #0]
 8007d84:	f7f9 fc7f 	bl	8001686 <_isatty>
 8007d88:	1c43      	adds	r3, r0, #1
 8007d8a:	d102      	bne.n	8007d92 <_isatty_r+0x1a>
 8007d8c:	682b      	ldr	r3, [r5, #0]
 8007d8e:	b103      	cbz	r3, 8007d92 <_isatty_r+0x1a>
 8007d90:	6023      	str	r3, [r4, #0]
 8007d92:	bd38      	pop	{r3, r4, r5, pc}
 8007d94:	20000380 	.word	0x20000380

08007d98 <_raise_r>:
 8007d98:	291f      	cmp	r1, #31
 8007d9a:	b538      	push	{r3, r4, r5, lr}
 8007d9c:	4604      	mov	r4, r0
 8007d9e:	460d      	mov	r5, r1
 8007da0:	d904      	bls.n	8007dac <_raise_r+0x14>
 8007da2:	2316      	movs	r3, #22
 8007da4:	6003      	str	r3, [r0, #0]
 8007da6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007daa:	bd38      	pop	{r3, r4, r5, pc}
 8007dac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007dae:	b112      	cbz	r2, 8007db6 <_raise_r+0x1e>
 8007db0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007db4:	b94b      	cbnz	r3, 8007dca <_raise_r+0x32>
 8007db6:	4620      	mov	r0, r4
 8007db8:	f000 f830 	bl	8007e1c <_getpid_r>
 8007dbc:	462a      	mov	r2, r5
 8007dbe:	4601      	mov	r1, r0
 8007dc0:	4620      	mov	r0, r4
 8007dc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007dc6:	f000 b817 	b.w	8007df8 <_kill_r>
 8007dca:	2b01      	cmp	r3, #1
 8007dcc:	d00a      	beq.n	8007de4 <_raise_r+0x4c>
 8007dce:	1c59      	adds	r1, r3, #1
 8007dd0:	d103      	bne.n	8007dda <_raise_r+0x42>
 8007dd2:	2316      	movs	r3, #22
 8007dd4:	6003      	str	r3, [r0, #0]
 8007dd6:	2001      	movs	r0, #1
 8007dd8:	e7e7      	b.n	8007daa <_raise_r+0x12>
 8007dda:	2400      	movs	r4, #0
 8007ddc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007de0:	4628      	mov	r0, r5
 8007de2:	4798      	blx	r3
 8007de4:	2000      	movs	r0, #0
 8007de6:	e7e0      	b.n	8007daa <_raise_r+0x12>

08007de8 <raise>:
 8007de8:	4b02      	ldr	r3, [pc, #8]	; (8007df4 <raise+0xc>)
 8007dea:	4601      	mov	r1, r0
 8007dec:	6818      	ldr	r0, [r3, #0]
 8007dee:	f7ff bfd3 	b.w	8007d98 <_raise_r>
 8007df2:	bf00      	nop
 8007df4:	2000000c 	.word	0x2000000c

08007df8 <_kill_r>:
 8007df8:	b538      	push	{r3, r4, r5, lr}
 8007dfa:	4d07      	ldr	r5, [pc, #28]	; (8007e18 <_kill_r+0x20>)
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	4604      	mov	r4, r0
 8007e00:	4608      	mov	r0, r1
 8007e02:	4611      	mov	r1, r2
 8007e04:	602b      	str	r3, [r5, #0]
 8007e06:	f7f9 fbcf 	bl	80015a8 <_kill>
 8007e0a:	1c43      	adds	r3, r0, #1
 8007e0c:	d102      	bne.n	8007e14 <_kill_r+0x1c>
 8007e0e:	682b      	ldr	r3, [r5, #0]
 8007e10:	b103      	cbz	r3, 8007e14 <_kill_r+0x1c>
 8007e12:	6023      	str	r3, [r4, #0]
 8007e14:	bd38      	pop	{r3, r4, r5, pc}
 8007e16:	bf00      	nop
 8007e18:	20000380 	.word	0x20000380

08007e1c <_getpid_r>:
 8007e1c:	f7f9 bbbc 	b.w	8001598 <_getpid>

08007e20 <_init>:
 8007e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e22:	bf00      	nop
 8007e24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e26:	bc08      	pop	{r3}
 8007e28:	469e      	mov	lr, r3
 8007e2a:	4770      	bx	lr

08007e2c <_fini>:
 8007e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e2e:	bf00      	nop
 8007e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e32:	bc08      	pop	{r3}
 8007e34:	469e      	mov	lr, r3
 8007e36:	4770      	bx	lr
