{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1494467686817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1494467686835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 09:54:46 2017 " "Processing started: Thu May 11 09:54:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1494467686835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1494467686835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_vga_gray -c sdram_ov5640_vga_gray " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_vga_gray -c sdram_ov5640_vga_gray" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1494467686835 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1 1494467687804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_ov5640_vga_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_ov5640_vga_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ov5640_vga_gray " "Found entity 1: sdram_ov5640_vga_gray" {  } { { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467687993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467687993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rgb_to_ycbcr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rgb_to_ycbcr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_to_ycbcr " "Found entity 1: rgb_to_ycbcr" {  } { { "src/rgb_to_ycbcr.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/rgb_to_ycbcr.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_i2c_ov7670/reg_config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov7670/reg_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_config " "Found entity 1: reg_config" {  } { { "../src/cmos_i2c_ov7670/reg_config.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/cmos_i2c_ov7670/reg_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688040 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 power_on_delay.v(25) " "Verilog HDL Expression warning at power_on_delay.v(25): truncated literal to match 18 bits" {  } { { "../src/cmos_i2c_ov7670/power_on_delay.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/cmos_i2c_ov7670/power_on_delay.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1494467688071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_i2c_ov7670/power_on_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov7670/power_on_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_on_delay " "Found entity 1: power_on_delay" {  } { { "../src/cmos_i2c_ov7670/power_on_delay.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/cmos_i2c_ov7670/power_on_delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_i2c_ov7670/i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov7670/i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "../src/cmos_i2c_ov7670/i2c_com.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/cmos_i2c_ov7670/i2c_com.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/system_ctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file src/system_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl " "Found entity 1: system_ctrl" {  } { { "../src/system_ctrl.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/system_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688134 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_delay " "Found entity 2: system_delay" {  } { { "../src/system_ctrl.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/system_ctrl.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_vga_top " "Found entity 1: sdram_vga_top" {  } { { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_vga_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ctrl " "Found entity 1: dcfifo_ctrl" {  } { { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdbank_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdbank_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdbank_switch " "Found entity 1: sdbank_switch" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_2fifo_top " "Found entity 1: sdram_2fifo_top" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_cmd.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdram_cmd.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_top.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdram_top.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/sdram_wr_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_data " "Found entity 1: sdram_wr_data" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/sdram_ip/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/sdram_ip/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/osd_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file core/osd_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_rom " "Found entity 1: osd_rom" {  } { { "../core/osd_rom.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/core/osd_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/lcd_ip/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_display.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/lcd_ip/lcd_display.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/lcd_ip/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_driver.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/lcd_ip/lcd_driver.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/lcd_ip/lcd_para.v 0 0 " "Found 0 design units, including 0 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_vga_ip/lcd_ip/lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_vga_ip/lcd_ip/lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_top " "Found entity 1: lcd_top" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_top.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/lcd_ip/lcd_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_i2c_ov7670/cmos_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_i2c_ov7670/cmos_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture " "Found entity 1: CMOS_Capture" {  } { { "../src/cmos_i2c_ov7670/CMOS_Capture.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/cmos_i2c_ov7670/CMOS_Capture.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467688677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467688677 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/CMOS_Capture.v " "Can't analyze file -- file ../src/cmos_i2c_ip/CMOS_Capture.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1494467688708 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/I2C_AV_Config.v " "Can't analyze file -- file ../src/cmos_i2c_ip/I2C_AV_Config.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1494467688724 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/I2C_Controller.v " "Can't analyze file -- file ../src/cmos_i2c_ip/I2C_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1494467688755 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/dcfifo_ctrl.v " "Can't analyze file -- file ../src/sdram_ip/dcfifo_ctrl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1494467688786 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/rdfifo.v " "Can't analyze file -- file ../src/sdram_ip/rdfifo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1494467688802 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_2fifo_top.v " "Can't analyze file -- file ../src/sdram_ip/sdram_2fifo_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1494467688817 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_cmd.v " "Can't analyze file -- file ../src/sdram_ip/sdram_cmd.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1494467688851 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_ctrl.v " "Can't analyze file -- file ../src/sdram_ip/sdram_ctrl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1494467688866 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_para.v " "Can't analyze file -- file ../src/sdram_ip/sdram_para.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1494467688882 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_top.v " "Can't analyze file -- file ../src/sdram_ip/sdram_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1494467688913 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_wr_data.v " "Can't analyze file -- file ../src/sdram_ip/sdram_wr_data.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1494467688929 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/wrfifo.v " "Can't analyze file -- file ../src/sdram_ip/wrfifo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1494467688960 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdbank_switch.v " "Can't analyze file -- file ../src/sdram_ip/sdbank_switch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1494467688975 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/lcd_ip/lcd_driver.v " "Can't analyze file -- file ../src/lcd_ip/lcd_driver.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1494467688991 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/lcd_ip/lcd_top.v " "Can't analyze file -- file ../src/lcd_ip/lcd_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1494467689022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_64-SYN " "Found design unit 1: pll_64-SYN" {  } { { "pll_64.vhd" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/pll_64.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1494467689414 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_64 " "Found entity 1: pll_64" {  } { { "pll_64.vhd" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/pll_64.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467689414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467689414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n sdram_ov5640_vga_gray.v(47) " "Verilog HDL Implicit Net warning at sdram_ov5640_vga_gray.v(47): created implicit net for \"rst_n\"" {  } { { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1494467689414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Config_Done sdram_ov5640_vga_gray.v(86) " "Verilog HDL Implicit Net warning at sdram_ov5640_vga_gray.v(86): created implicit net for \"Config_Done\"" {  } { { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1494467689414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_de sdram_ov5640_vga_gray.v(139) " "Verilog HDL Implicit Net warning at sdram_ov5640_vga_gray.v(139): created implicit net for \"vga_de\"" {  } { { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1494467689414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack reg_config.v(29) " "Verilog HDL Implicit Net warning at reg_config.v(29): created implicit net for \"ack\"" {  } { { "../src/cmos_i2c_ov7670/reg_config.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/cmos_i2c_ov7670/reg_config.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1494467689414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tr_end reg_config.v(32) " "Verilog HDL Implicit Net warning at reg_config.v(32): created implicit net for \"tr_end\"" {  } { { "../src/cmos_i2c_ov7670/reg_config.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/cmos_i2c_ov7670/reg_config.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1494467689414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_ov5640_vga_gray " "Elaborating entity \"sdram_ov5640_vga_gray\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1494467689993 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED sdram_ov5640_vga_gray.v(46) " "Output port \"LED\" at sdram_ov5640_vga_gray.v(46) has no driver" {  } { { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1494467689993 "|sdram_ov5640_vga_gray"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ctrl system_ctrl:u_system_ctrl " "Elaborating entity \"system_ctrl\" for hierarchy \"system_ctrl:u_system_ctrl\"" {  } { { "src/sdram_ov5640_vga_gray.v" "u_system_ctrl" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467689993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_delay system_ctrl:u_system_ctrl\|system_delay:u_system_delay " "Elaborating entity \"system_delay\" for hierarchy \"system_ctrl:u_system_ctrl\|system_delay:u_system_delay\"" {  } { { "../src/system_ctrl.v" "u_system_delay" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/system_ctrl.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690009 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_pll.v 1 1 " "Using design file sdram_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "sdram_pll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467690056 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1494467690056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll " "Elaborating entity \"sdram_pll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\"" {  } { { "../src/system_ctrl.v" "u_sdram_pll" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/system_ctrl.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "altpll_component" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/sdram_pll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/sdram_pll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1494467690212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Instantiated megafunction \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690212 ""}  } { { "sdram_pll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/sdram_pll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1494467690212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll " "Found entity 1: sdram_pll_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467690305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467690305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_altpll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated " "Elaborating entity \"sdram_pll_altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_64 system_ctrl:u_system_ctrl\|pll_64:u_pll_64 " "Elaborating entity \"pll_64\" for hierarchy \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\"" {  } { { "../src/system_ctrl.v" "u_pll_64" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/system_ctrl.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\"" {  } { { "pll_64.vhd" "altpll_component" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/pll_64.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\"" {  } { { "pll_64.vhd" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/pll_64.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1494467690354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component " "Instantiated megafunction \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 8 " "Parameter \"clk0_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 65 " "Parameter \"clk0_multiply_by\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 125000 " "Parameter \"inclk0_input_frequency\" = \"125000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_64 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690354 ""}  } { { "pll_64.vhd" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/pll_64.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1494467690354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_64_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_64_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_64_altpll " "Found entity 1: pll_64_altpll" {  } { { "db/pll_64_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/pll_64_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467690448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467690448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_64_altpll system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated " "Elaborating entity \"pll_64_altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_on_delay power_on_delay:power_on_delay_inst " "Elaborating entity \"power_on_delay\" for hierarchy \"power_on_delay:power_on_delay_inst\"" {  } { { "src/sdram_ov5640_vga_gray.v" "power_on_delay_inst" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_config reg_config:reg_config_inst " "Elaborating entity \"reg_config\" for hierarchy \"reg_config:reg_config_inst\"" {  } { { "src/sdram_ov5640_vga_gray.v" "reg_config_inst" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_com reg_config:reg_config_inst\|i2c_com:u1 " "Elaborating entity \"i2c_com\" for hierarchy \"reg_config:reg_config_inst\|i2c_com:u1\"" {  } { { "../src/cmos_i2c_ov7670/reg_config.v" "u1" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/cmos_i2c_ov7670/reg_config.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690713 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(30) " "Verilog HDL assignment warning at i2c_com.v(30): truncated value with size 32 to match size of target (1)" {  } { { "../src/cmos_i2c_ov7670/i2c_com.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/cmos_i2c_ov7670/i2c_com.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1494467690713 "|sdram_ov5640_vga_gray|reg_config:reg_config_inst|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(31) " "Verilog HDL assignment warning at i2c_com.v(31): truncated value with size 32 to match size of target (1)" {  } { { "../src/cmos_i2c_ov7670/i2c_com.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/cmos_i2c_ov7670/i2c_com.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1494467690713 "|sdram_ov5640_vga_gray|reg_config:reg_config_inst|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_com.v(43) " "Verilog HDL assignment warning at i2c_com.v(43): truncated value with size 32 to match size of target (6)" {  } { { "../src/cmos_i2c_ov7670/i2c_com.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/cmos_i2c_ov7670/i2c_com.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1494467690713 "|sdram_ov5640_vga_gray|reg_config:reg_config_inst|i2c_com:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture CMOS_Capture:u_CMOS_Capture " "Elaborating entity \"CMOS_Capture\" for hierarchy \"CMOS_Capture:u_CMOS_Capture\"" {  } { { "src/sdram_ov5640_vga_gray.v" "u_CMOS_Capture" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_to_ycbcr rgb_to_ycbcr:rgb_to_ycbcr_m0 " "Elaborating entity \"rgb_to_ycbcr\" for hierarchy \"rgb_to_ycbcr:rgb_to_ycbcr_m0\"" {  } { { "src/sdram_ov5640_vga_gray.v" "rgb_to_ycbcr_m0" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_vga_top sdram_vga_top:u_sdram_vga_top " "Elaborating entity \"sdram_vga_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\"" {  } { { "src/sdram_ov5640_vga_gray.v" "u_sdram_vga_top" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_2fifo_top sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top " "Elaborating entity \"sdram_2fifo_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\"" {  } { { "../src/sdram_vga_ip/sdram_vga_top.v" "u_sdram_2fifo_top" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_vga_top.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "u_sdramtop" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001 " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_001" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdram_top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690760 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(231) " "Verilog HDL Case Statement information at sdram_ctrl.v(231): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 231 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1494467690775 "|sdram_ov5640_vga_gray|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_cmd:module_002 " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_cmd:module_002\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_002" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdram_top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_wr_data sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_wr_data:module_003 " "Elaborating entity \"sdram_wr_data\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_wr_data:module_003\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_003" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdram_top.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ctrl sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl " "Elaborating entity \"dcfifo_ctrl\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "u_dcfifo_ctrl" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "u_wrfifo" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_vga_ip/sdram_ip/wrfifo.v" "dcfifo_component" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467690949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1494467690966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467690966 ""}  } { { "../src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1494467690966 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/dcfifo_4en1.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_4en1.tdf" 191 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1494467691044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_4en1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_4en1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_4en1 " "Found entity 1: dcfifo_4en1" {  } { { "db/dcfifo_4en1.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_4en1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467691059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467691059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_4en1 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated " "Elaborating entity \"dcfifo_4en1\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467691059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467691106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467691106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_4en1.tdf" "rdptr_g_gray2bin" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_4en1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467691106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467691200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467691200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_4en1.tdf" "rdptr_g1p" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_4en1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467691200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467691293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467691293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_4en1.tdf" "wrptr_g1p" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_4en1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467691293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mf51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mf51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mf51 " "Found entity 1: altsyncram_mf51" {  } { { "db/altsyncram_mf51.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/altsyncram_mf51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467691399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467691399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mf51 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram " "Elaborating entity \"altsyncram_mf51\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\"" {  } { { "db/dcfifo_4en1.tdf" "fifo_ram" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_4en1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467691399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467691446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467691446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_4en1.tdf" "rs_brp" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_4en1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467691446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ud8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ud8 " "Found entity 1: alt_synch_pipe_ud8" {  } { { "db/alt_synch_pipe_ud8.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/alt_synch_pipe_ud8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467691492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467691492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\"" {  } { { "db/dcfifo_4en1.tdf" "rs_dgwp" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_4en1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467691492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467691539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467691539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe11 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe11\"" {  } { { "db/alt_synch_pipe_ud8.tdf" "dffpipe11" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/alt_synch_pipe_ud8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467691539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp\"" {  } { { "db/dcfifo_4en1.tdf" "ws_dgrp" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_4en1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467691555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467691633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467691633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_4en1.tdf" "rdempty_eq_comp1_lsb" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_4en1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467691633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467691726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467691726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_4en1.tdf" "rdemp_eq_comp_lsb_mux" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_4en1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467691742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "u_rdfifo" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467691758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "dcfifo_component" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/rdfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467691804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/rdfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1494467691820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467691820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467691820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467691820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467691820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467691820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467691820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467691820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467691820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467691820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467691820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467691820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467691820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467691820 ""}  } { { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/rdfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1494467691820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nen1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nen1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nen1 " "Found entity 1: dcfifo_nen1" {  } { { "db/dcfifo_nen1.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_nen1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467691900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467691900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nen1 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated " "Elaborating entity \"dcfifo_nen1\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467691900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d98 " "Found entity 1: alt_synch_pipe_d98" {  } { { "db/alt_synch_pipe_d98.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/alt_synch_pipe_d98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467691947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467691947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d98 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_d98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d98\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_d98:rs_dgwp\"" {  } { { "db/dcfifo_nen1.tdf" "rs_dgwp" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_nen1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467691962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467692009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467692009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_nen1.tdf" "ws_dgrp" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_nen1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467692009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467692040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467692040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe4 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe4\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe4" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467692056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdbank_switch sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch " "Elaborating entity \"sdbank_switch\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\"" {  } { { "../src/sdram_vga_ip/sdram_vga_top.v" "u_sdbank_switch" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_vga_top.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467692087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_top sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top " "Elaborating entity \"lcd_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\"" {  } { { "../src/sdram_vga_ip/sdram_vga_top.v" "u_lcd_top" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_vga_top.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467692103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver " "Elaborating entity \"lcd_driver\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver\"" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_top.v" "u_lcd_driver" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/lcd_ip/lcd_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494467692118 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|Mult0\"" {  } { { "src/rgb_to_ycbcr.v" "Mult0" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/rgb_to_ycbcr.v" 137 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1494467693954 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|Mult2\"" {  } { { "src/rgb_to_ycbcr.v" "Mult2" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/rgb_to_ycbcr.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1494467693954 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1494467693954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\"" {  } { { "src/rgb_to_ycbcr.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/rgb_to_ycbcr.v" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1494467694094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0 " "Instantiated megafunction \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694094 ""}  } { { "src/rgb_to_ycbcr.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/rgb_to_ycbcr.v" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1494467694094 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\|multcore:mult_core rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "src/rgb_to_ycbcr.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/rgb_to_ycbcr.v" 137 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1494467694188 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "src/rgb_to_ycbcr.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/rgb_to_ycbcr.v" 137 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1494467694250 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "src/rgb_to_ycbcr.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/rgb_to_ycbcr.v" 137 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1494467694312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/add_sub_jgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467694408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467694408 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\|altshift:external_latency_ffs rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "src/rgb_to_ycbcr.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/rgb_to_ycbcr.v" 137 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1494467694455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\"" {  } { { "src/rgb_to_ycbcr.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/rgb_to_ycbcr.v" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1494467694517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2 " "Instantiated megafunction \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1494467694517 ""}  } { { "src/rgb_to_ycbcr.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/rgb_to_ycbcr.v" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1494467694517 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\|multcore:mult_core rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "src/rgb_to_ycbcr.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/rgb_to_ycbcr.v" 144 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1494467694517 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "src/rgb_to_ycbcr.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/rgb_to_ycbcr.v" 144 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1494467694533 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "src/rgb_to_ycbcr.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/rgb_to_ycbcr.v" 144 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1494467694548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494467694626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494467694626 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\|altshift:external_latency_ffs rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"rgb_to_ycbcr:rgb_to_ycbcr_m0\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "src/rgb_to_ycbcr.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/rgb_to_ycbcr.v" 144 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1494467694642 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1494467695465 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_cmd.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdram_cmd.v" 63 -1 0 } } { "../src/cmos_i2c_ov7670/i2c_com.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/cmos_i2c_ov7670/i2c_com.v" 20 -1 0 } } { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 91 -1 0 } } { "../src/cmos_i2c_ov7670/i2c_com.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/cmos_i2c_ov7670/i2c_com.v" 19 -1 0 } } { "db/dcfifo_4en1.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_4en1.tdf" 58 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_4en1.tdf" 62 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/a_graycounter_577.tdf" 32 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/a_graycounter_1lc.tdf" 32 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_nen1.tdf" 60 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/dcfifo_nen1.tdf" 64 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/a_graycounter_577.tdf" 45 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/a_graycounter_1lc.tdf" 45 2 0 } } { "../src/cmos_i2c_ov7670/CMOS_Capture.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/cmos_i2c_ov7670/CMOS_Capture.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1494467695590 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1494467695590 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S_DQM\[0\] GND " "Pin \"S_DQM\[0\]\" is stuck at GND" {  } { { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494467696091 "|sdram_ov5640_vga_gray|S_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_DQM\[1\] GND " "Pin \"S_DQM\[1\]\" is stuck at GND" {  } { { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494467696091 "|sdram_ov5640_vga_gray|S_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[12\] GND " "Pin \"S_A\[12\]\" is stuck at GND" {  } { { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494467696091 "|sdram_ov5640_vga_gray|S_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494467696091 "|sdram_ov5640_vga_gray|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494467696091 "|sdram_ov5640_vga_gray|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494467696091 "|sdram_ov5640_vga_gray|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1494467696091 "|sdram_ov5640_vga_gray|LED[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1494467696091 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1494467696278 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1494467701700 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1494467703566 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1494467703566 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494467704285 "|sdram_ov5640_vga_gray|KEY1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1494467704285 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1525 " "Implemented 1525 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1494467704285 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1494467704285 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1494467704285 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1412 " "Implemented 1412 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1494467704285 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1494467704285 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1494467704285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1494467704285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1494467704630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 09:55:04 2017 " "Processing ended: Thu May 11 09:55:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1494467704630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1494467704630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1494467704630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1494467704630 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1494467706106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1494467706106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 09:55:05 2017 " "Processing started: Thu May 11 09:55:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1494467706106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1494467706106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov5640_vga_gray -c sdram_ov5640_vga_gray " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov5640_vga_gray -c sdram_ov5640_vga_gray" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1494467706106 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1 1494467706591 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdram_ov5640_vga_gray EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"sdram_ov5640_vga_gray\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1494467706638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1494467706685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1494467706685 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 952 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1494467706732 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 4 25 0 0 " "Implementing clock multiplication of 4, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 953 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1494467706732 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 954 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1494467706732 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 955 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1494467706732 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 952 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1494467706732 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] 65 8 0 0 " "Implementing clock multiplication of 65, clock division of 8, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_64_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/pll_64_altpll.v" 50 -1 0 } } { "" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 931 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1494467706732 ""}  } { { "db/pll_64_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/pll_64_altpll.v" 50 -1 0 } } { "" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 931 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1494467706732 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1494467706953 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1494467707189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1494467707189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1494467707189 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1494467707189 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1 1494467707189 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1494467707189 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1494467707189 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "S_CLK system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 100 MHz 64 MHz " "Output pin \"S_CLK\" (external output clock of PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 64 MHz for this combination of I/O standard, current strength and load" {  } { { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 65 0 0 } } { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 952 8288 9036 0} { 0 { 0 ""} 0 149 8288 9036 0}  }  } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_CLK" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 17 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_CLK } "NODE_NAME" } } { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_CLK } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "" 0 -1 1494467707690 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 952 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1494467707690 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 4 25 0 0 " "Implementing clock multiplication of 4, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 953 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1494467707690 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 954 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1494467707690 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 955 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1494467707690 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 952 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1494467707690 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] 65 8 0 0 " "Implementing clock multiplication of 65, clock division of 8, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_64_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/pll_64_altpll.v" 50 -1 0 } } { "" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 931 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1494467707690 ""}  } { { "db/pll_64_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/pll_64_altpll.v" 50 -1 0 } } { "" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 931 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1494467707690 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4en1 " "Entity dcfifo_4en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494467708083 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1494467708083 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nen1 " "Entity dcfifo_nen1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494467708083 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1494467708083 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1494467708083 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_ov5640_vga_gray.sdc " "Synopsys Design Constraints File file not found: 'sdram_ov5640_vga_gray.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1494467708115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1494467708115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1494467708115 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1494467708130 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1494467708130 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1494467708130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494467708224 ""}  } { { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 3455 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494467708224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494467708224 ""}  } { { "db/pll_64_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/pll_64_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 931 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494467708224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494467708224 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 952 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494467708224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494467708224 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 952 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494467708224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494467708224 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 952 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494467708224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494467708224 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 952 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494467708224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_config:reg_config_inst\|clock_20k  " "Automatically promoted node reg_config:reg_config_inst\|clock_20k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494467708224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst\|i2c_com:u1\|i2c_sclk " "Destination node reg_config:reg_config_inst\|i2c_com:u1\|i2c_sclk" {  } { { "../src/cmos_i2c_ov7670/i2c_com.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/cmos_i2c_ov7670/i2c_com.v" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst|i2c_com:u1|i2c_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 821 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494467708224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst\|clock_20k~0 " "Destination node reg_config:reg_config_inst\|clock_20k~0" {  } { { "../src/cmos_i2c_ov7670/reg_config.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/cmos_i2c_ov7670/reg_config.v" 9 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst|clock_20k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 1324 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494467708224 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1494467708224 ""}  } { { "../src/cmos_i2c_ov7670/reg_config.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/cmos_i2c_ov7670/reg_config.v" 9 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst|clock_20k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 878 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494467708224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sysrst_nr2  " "Automatically promoted node system_ctrl:u_system_ctrl\|sysrst_nr2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494467708224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 41 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 1482 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494467708224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.100 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.100" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 81 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 247 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494467708224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.100 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.100" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 42 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 250 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494467708224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~1 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~1" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 1790 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494467708224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.001 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.001" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 81 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 252 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494467708224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.011 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.011" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 81 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 238 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494467708224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.011 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.011" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 42 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 243 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494467708224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.001 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.001" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 42 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 241 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494467708224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.000 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.000" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 81 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 251 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494467708224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.010 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.010" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 81 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 232 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494467708224 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1494467708224 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1494467708224 ""}  } { { "../src/system_ctrl.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/system_ctrl.v" 91 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sysrst_nr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 997 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494467708224 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1494467708875 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1494467708875 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1494467708875 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1494467708875 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1494467708891 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1494467708891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1494467708891 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1494467708891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1494467709548 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1494467709548 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1494467709548 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 clk\[0\] CMOS_XCLK~output " "PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CMOS_XCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sdram_pll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/sdram_pll.v" 115 0 0 } } { "../src/system_ctrl.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/system_ctrl.v" 64 0 0 } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 65 0 0 } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 39 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1494467709595 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 clk\[3\] S_CLK~output " "PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"S_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sdram_pll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/sdram_pll.v" 115 0 0 } } { "../src/system_ctrl.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/system_ctrl.v" 64 0 0 } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 65 0 0 } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 17 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1494467709595 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1 0 " "PLL \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1 driven by system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl which is OUTCLK output port of Clock control block type node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl " "Input port INCLK\[0\] of node \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1\" is driven by system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl which is OUTCLK output port of Clock control block type node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl" {  } { { "db/pll_64_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/pll_64_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_64.vhd" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/pll_64.vhd" 140 0 0 } } { "../src/system_ctrl.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/system_ctrl.v" 75 0 0 } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 65 0 0 } } { "db/sdram_pll_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/sdram_pll_altpll.v" 50 -1 0 } } { "sdram_pll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/sdram_pll.v" 115 0 0 } } { "../src/system_ctrl.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/system_ctrl.v" 64 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1 1494467709595 ""}  } { { "db/pll_64_altpll.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/db/pll_64_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_64.vhd" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/pll_64.vhd" 140 0 0 } } { "../src/system_ctrl.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/system_ctrl.v" 75 0 0 } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 65 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1 1494467709595 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1494467709611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1494467710584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1494467711069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1494467711085 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1494467712918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1494467712918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1494467713700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1494467715378 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1494467715378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1494467717586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1494467717586 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1494467717586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1494467717773 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1494467718049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1494467718220 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1494467718612 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1494467719098 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "30 Cyclone IV E " "30 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY1 3.3-V LVCMOS M15 " "Pin KEY1 uses I/O standard 3.3-V LVCMOS at M15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { KEY1 } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 44 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 165 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[0\] 3.3-V LVCMOS P14 " "Pin S_DB\[0\] uses I/O standard 3.3-V LVCMOS at P14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[0\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 104 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[1\] 3.3-V LVCMOS M12 " "Pin S_DB\[1\] uses I/O standard 3.3-V LVCMOS at M12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[1\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 105 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[2\] 3.3-V LVCMOS N14 " "Pin S_DB\[2\] uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[2\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 106 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[3\] 3.3-V LVCMOS L12 " "Pin S_DB\[3\] uses I/O standard 3.3-V LVCMOS at L12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[3\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 107 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[4\] 3.3-V LVCMOS L13 " "Pin S_DB\[4\] uses I/O standard 3.3-V LVCMOS at L13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[4\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 108 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[5\] 3.3-V LVCMOS L14 " "Pin S_DB\[5\] uses I/O standard 3.3-V LVCMOS at L14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[5\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 109 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[6\] 3.3-V LVCMOS L11 " "Pin S_DB\[6\] uses I/O standard 3.3-V LVCMOS at L11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[6\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 110 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[7\] 3.3-V LVCMOS K12 " "Pin S_DB\[7\] uses I/O standard 3.3-V LVCMOS at K12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[7\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 111 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[8\] 3.3-V LVCMOS G16 " "Pin S_DB\[8\] uses I/O standard 3.3-V LVCMOS at G16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[8] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[8\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 112 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[9\] 3.3-V LVCMOS J11 " "Pin S_DB\[9\] uses I/O standard 3.3-V LVCMOS at J11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[9] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[9\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 113 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[10\] 3.3-V LVCMOS J16 " "Pin S_DB\[10\] uses I/O standard 3.3-V LVCMOS at J16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[10] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[10\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 114 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[11\] 3.3-V LVCMOS J15 " "Pin S_DB\[11\] uses I/O standard 3.3-V LVCMOS at J15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[11] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[11\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 115 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[12\] 3.3-V LVCMOS K16 " "Pin S_DB\[12\] uses I/O standard 3.3-V LVCMOS at K16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[12] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[12\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 116 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[13\] 3.3-V LVCMOS K15 " "Pin S_DB\[13\] uses I/O standard 3.3-V LVCMOS at K15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[13] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[13\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 117 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[14\] 3.3-V LVCMOS L16 " "Pin S_DB\[14\] uses I/O standard 3.3-V LVCMOS at L16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[14] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[14\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 118 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[15\] 3.3-V LVCMOS L15 " "Pin S_DB\[15\] uses I/O standard 3.3-V LVCMOS at L15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[15] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[15\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 119 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_SDAT 3.3-V LVCMOS F3 " "Pin CMOS_SDAT uses I/O standard 3.3-V LVCMOS at F3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_SDAT } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_SDAT" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 158 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVCMOS E1 " "Pin CLOCK uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 148 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_PCLK 3.3-V LVCMOS G1 " "Pin CMOS_PCLK uses I/O standard 3.3-V LVCMOS at G1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_PCLK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_PCLK" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 38 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_PCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 161 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[0\] 3.3-V LVCMOS L2 " "Pin CMOS_DB\[0\] uses I/O standard 3.3-V LVCMOS at L2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[0\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 136 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_HREF 3.3-V LVCMOS K1 " "Pin CMOS_HREF uses I/O standard 3.3-V LVCMOS at K1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_HREF } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_HREF" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_HREF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 160 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_VSYNC 3.3-V LVCMOS F2 " "Pin CMOS_VSYNC uses I/O standard 3.3-V LVCMOS at F2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_VSYNC } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_VSYNC" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 36 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 159 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[1\] 3.3-V LVCMOS M6 " "Pin CMOS_DB\[1\] uses I/O standard 3.3-V LVCMOS at M6" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[1\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 137 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[2\] 3.3-V LVCMOS G2 " "Pin CMOS_DB\[2\] uses I/O standard 3.3-V LVCMOS at G2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[2\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 138 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[3\] 3.3-V LVCMOS M1 " "Pin CMOS_DB\[3\] uses I/O standard 3.3-V LVCMOS at M1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[3\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 139 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[4\] 3.3-V LVCMOS L1 " "Pin CMOS_DB\[4\] uses I/O standard 3.3-V LVCMOS at L1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[4\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 140 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[5\] 3.3-V LVCMOS N5 " "Pin CMOS_DB\[5\] uses I/O standard 3.3-V LVCMOS at N5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[5\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 141 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[6\] 3.3-V LVCMOS J1 " "Pin CMOS_DB\[6\] uses I/O standard 3.3-V LVCMOS at J1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[6\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 142 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[7\] 3.3-V LVCMOS J2 " "Pin CMOS_DB\[7\] uses I/O standard 3.3-V LVCMOS at J2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[7\]" } } } } { "src/sdram_ov5640_vga_gray.v" "" { Text "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/src/sdram_ov5640_vga_gray.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/" { { 0 { 0 ""} 0 143 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494467719662 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1494467719662 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/sdram_ov5640_vga_gray.fit.smsg " "Generated suppressed messages file Y:/project/AX/AX4010/AX301_CD_A/02_demo/26_sdram_ov5640_vga_gray/sdram_ov5640_vga_gray.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1494467720039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1494467723364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 09:55:23 2017 " "Processing ended: Thu May 11 09:55:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1494467723364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1494467723364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1494467723364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1494467723364 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1494467724957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1494467724972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 09:55:24 2017 " "Processing started: Thu May 11 09:55:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1494467724972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1494467724972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sdram_ov5640_vga_gray -c sdram_ov5640_vga_gray " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sdram_ov5640_vga_gray -c sdram_ov5640_vga_gray" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1494467724972 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1494467725850 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1494467725928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1494467726773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 09:55:26 2017 " "Processing ended: Thu May 11 09:55:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1494467726773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1494467726773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1494467726773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1494467726773 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1494467727697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1494467728214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1494467728245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 09:55:27 2017 " "Processing started: Thu May 11 09:55:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1494467728245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1494467728245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdram_ov5640_vga_gray -c sdram_ov5640_vga_gray " "Command: quartus_sta sdram_ov5640_vga_gray -c sdram_ov5640_vga_gray" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1494467728245 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1494467728323 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1 1494467728982 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1494467729030 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1494467729030 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4en1 " "Entity dcfifo_4en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494467729829 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1494467729829 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nen1 " "Entity dcfifo_nen1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494467729829 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1494467729829 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1494467729829 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_ov5640_vga_gray.sdc " "Synopsys Design Constraints File file not found: 'sdram_ov5640_vga_gray.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1494467729837 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1494467729838 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK CLOCK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK CLOCK" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1494467729839 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1494467729839 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 4 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 4 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1494467729839 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1494467729839 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1494467729839 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 65 -duty_cycle 50.00 -name \{u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 65 -duty_cycle 50.00 -name \{u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1494467729839 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1494467729839 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1494467729840 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK " "create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1494467729841 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg_config:reg_config_inst\|clock_20k reg_config:reg_config_inst\|clock_20k " "create_clock -period 1.000 -name reg_config:reg_config_inst\|clock_20k reg_config:reg_config_inst\|clock_20k" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1494467729841 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1494467729841 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1494467729950 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1494467729950 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1494467729950 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1494467730075 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1494467730168 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1494467730168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.319 " "Worst-case setup slack is -4.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.319       -13.528 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.319       -13.528 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.278      -149.752 reg_config:reg_config_inst\|clock_20k  " "   -4.278      -149.752 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.981        -7.838 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.981        -7.838 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.290       -90.392 CMOS_PCLK  " "   -2.290       -90.392 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.747        -0.747 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.747        -0.747 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.938         0.000 CLOCK  " "   14.938         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  123.829         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  123.829         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494467730233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.849 " "Worst-case hold slack is -0.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.849        -1.676 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.849        -1.676 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.810        -2.104 CMOS_PCLK  " "   -0.810        -2.104 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180        -1.411 reg_config:reg_config_inst\|clock_20k  " "   -0.180        -1.411 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.151        -0.151 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.151        -0.151 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.433         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 CLOCK  " "    0.453         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.699         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494467730311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.554 " "Worst-case recovery slack is -4.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.554      -273.648 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.554      -273.648 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.486        -2.972 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.486        -2.972 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.370       -70.155 CMOS_PCLK  " "   -1.370       -70.155 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.248       -25.567 reg_config:reg_config_inst\|clock_20k  " "   -1.248       -25.567 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.270         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.018         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   38.018         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494467730376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.119 " "Worst-case removal slack is -0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119        -1.561 reg_config:reg_config_inst\|clock_20k  " "   -0.119        -1.561 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474         0.000 CMOS_PCLK  " "    0.474         0.000 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.544         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.544         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.384         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.384         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.609         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.609         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.708         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.708         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494467730438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -115.206 CMOS_PCLK  " "   -3.201      -115.206 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -66.915 reg_config:reg_config_inst\|clock_20k  " "   -1.487       -66.915 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.696         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.696         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.389         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.389         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.742         0.000 CLOCK  " "    9.742         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.551         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.551         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.219         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   62.219         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467730501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494467730501 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1494467733759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1494467733790 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1494467734343 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1494467735129 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1494467735254 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1494467735254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.963 " "Worst-case setup slack is -3.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.963      -137.505 reg_config:reg_config_inst\|clock_20k  " "   -3.963      -137.505 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.896       -12.286 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.896       -12.286 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.656        -6.947 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.656        -6.947 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.075       -79.826 CMOS_PCLK  " "   -2.075       -79.826 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.535        -0.535 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.535        -0.535 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.338         0.000 CLOCK  " "   15.338         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  123.927         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  123.927         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494467735349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.762 " "Worst-case hold slack is -0.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.762        -1.489 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.762        -1.489 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.746        -2.201 CMOS_PCLK  " "   -0.746        -2.201 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281        -0.281 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.281        -0.281 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034        -0.079 reg_config:reg_config_inst\|clock_20k  " "   -0.034        -0.079 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.382         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 CLOCK  " "    0.402         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.647         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494467735458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.073 " "Worst-case recovery slack is -4.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.073      -243.676 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.073      -243.676 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.368       -28.382 reg_config:reg_config_inst\|clock_20k  " "   -1.368       -28.382 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.261       -63.102 CMOS_PCLK  " "   -1.261       -63.102 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.904        -1.808 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.904        -1.808 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.640         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.238         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   38.238         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494467735568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.013 " "Worst-case removal slack is -0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013        -0.031 reg_config:reg_config_inst\|clock_20k  " "   -0.013        -0.031 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CMOS_PCLK  " "    0.391         0.000 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.409         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.409         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.135         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.135         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.306         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.306         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.151         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.151         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494467735677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -115.218 CMOS_PCLK  " "   -3.201      -115.218 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -66.915 reg_config:reg_config_inst\|clock_20k  " "   -1.487       -66.915 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.662         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.662         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.367         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.367         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.751         0.000 CLOCK  " "    9.751         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.551         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.551         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.220         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   62.220         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467735770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494467735770 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1494467738680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1494467739141 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1494467739156 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1494467739156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.382 " "Worst-case setup slack is -1.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.382        -2.673 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.382        -2.673 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.352        -3.639 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.352        -3.639 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.323       -40.838 reg_config:reg_config_inst\|clock_20k  " "   -1.323       -40.838 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.571        -0.571 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.571        -0.571 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.372        -3.659 CMOS_PCLK  " "   -0.372        -3.659 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.829         0.000 CLOCK  " "   17.829         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.513         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  124.513         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494467739250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.532 " "Worst-case hold slack is -0.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532        -1.057 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.532        -1.057 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.508        -2.095 CMOS_PCLK  " "   -0.508        -2.095 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.399        -7.804 reg_config:reg_config_inst\|clock_20k  " "   -0.399        -7.804 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.068         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.179         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 CLOCK  " "    0.187         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.267         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494467739361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.903 " "Worst-case recovery slack is -1.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.903       -97.084 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.903       -97.084 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.442        -8.937 reg_config:reg_config_inst\|clock_20k  " "   -0.442        -8.937 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181        -4.735 CMOS_PCLK  " "   -0.181        -4.735 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.927         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.927         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.828         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.828         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.995         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   39.995         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494467739439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.348 " "Worst-case removal slack is -0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.348        -7.209 reg_config:reg_config_inst\|clock_20k  " "   -0.348        -7.209 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110         0.000 CMOS_PCLK  " "    0.110         0.000 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.669         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.025         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.153         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.153         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.081         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.081         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494467739517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -102.316 CMOS_PCLK  " "   -3.000      -102.316 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -45.000 reg_config:reg_config_inst\|clock_20k  " "   -1.000       -45.000 reg_config:reg_config_inst\|clock_20k " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.425         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.425         0.000 u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.263         0.000 CLOCK  " "    9.263         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.629         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.629         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.297         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   62.297         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1494467739595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1494467739595 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1494467743725 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1494467743725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1494467744821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 09:55:44 2017 " "Processing ended: Thu May 11 09:55:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1494467744821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1494467744821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1494467744821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1494467744821 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus II Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1494467748221 ""}
