22:55:49 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/IDE.log'.
22:55:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\temp_xsdb_launch_script.tcl
22:55:56 INFO  : Registering command handlers for Vitis TCF services
22:55:56 INFO  : Platform repository initialization has completed.
22:55:58 INFO  : XSCT server has started successfully.
22:55:59 INFO  : Successfully done setting XSCT server connection channel  
22:55:59 INFO  : plnx-install-location is set to ''
22:55:59 INFO  : Successfully done query RDI_DATADIR 
22:55:59 INFO  : Successfully done setting workspace for the tool. 
22:56:58 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/IDE.log'.
22:57:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\temp_xsdb_launch_script.tcl
22:57:00 INFO  : Registering command handlers for Vitis TCF services
22:57:00 INFO  : Platform repository initialization has completed.
22:57:02 INFO  : XSCT server has started successfully.
22:57:02 INFO  : Successfully done setting XSCT server connection channel  
22:57:02 INFO  : plnx-install-location is set to ''
22:57:02 INFO  : Successfully done setting workspace for the tool. 
22:57:02 INFO  : Successfully done query RDI_DATADIR 
22:58:33 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
22:58:33 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:00:21 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
23:00:21 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/tangerineZ7_20_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:03:20 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
23:03:54 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
23:04:17 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
23:05:26 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
23:05:36 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
23:05:39 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
23:06:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:00 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:06:00 INFO  : 'jtag frequency' command is executed.
23:06:00 INFO  : Context for 'APU' is selected.
23:06:00 INFO  : System reset is completed.
23:06:04 INFO  : 'after 3000' command is executed.
23:06:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:06:15 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:06:15 INFO  : Context for 'APU' is selected.
23:06:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:06:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:15 INFO  : Context for 'APU' is selected.
23:06:15 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/commanche/_ide/psinit/ps7_init.tcl' is done.
23:06:16 INFO  : 'ps7_init' command is executed.
23:06:16 INFO  : 'ps7_post_config' command is executed.
23:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:19 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:19 INFO  : 'con' command is executed.
23:06:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:06:19 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\commanche_system\_ide\scripts\debugger_commanche-default.tcl'
23:10:52 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
23:11:11 INFO  : Disconnected from the channel tcfchan#3.
23:11:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:12 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:11:12 INFO  : 'jtag frequency' command is executed.
23:11:14 INFO  : Context for 'APU' is selected.
23:11:15 INFO  : System reset is completed.
23:11:18 INFO  : 'after 3000' command is executed.
23:11:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:11:29 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:11:29 INFO  : Context for 'APU' is selected.
23:11:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:11:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:29 INFO  : Context for 'APU' is selected.
23:11:29 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/psinit/ps7_init.tcl' is done.
23:11:30 INFO  : 'ps7_init' command is executed.
23:11:30 INFO  : 'ps7_post_config' command is executed.
23:11:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:34 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:35 INFO  : 'con' command is executed.
23:11:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:11:35 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\shell_system\_ide\scripts\debugger_shell-default.tcl'
23:15:20 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
23:15:29 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
23:19:16 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
23:23:22 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
23:24:08 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
23:24:22 INFO  : Disconnected from the channel tcfchan#5.
23:24:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:23 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:24:23 INFO  : 'jtag frequency' command is executed.
23:24:24 INFO  : Context for 'APU' is selected.
23:24:24 INFO  : System reset is completed.
23:24:27 INFO  : 'after 3000' command is executed.
23:24:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:24:38 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:24:38 INFO  : Context for 'APU' is selected.
23:24:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:24:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:38 INFO  : Context for 'APU' is selected.
23:24:38 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl' is done.
23:24:39 INFO  : 'ps7_init' command is executed.
23:24:39 INFO  : 'ps7_post_config' command is executed.
23:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:42 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:42 INFO  : 'con' command is executed.
23:24:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:24:42 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
23:27:33 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
23:27:42 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
23:28:07 INFO  : Disconnected from the channel tcfchan#8.
23:28:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:08 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:28:08 INFO  : 'jtag frequency' command is executed.
23:28:08 INFO  : Context for 'APU' is selected.
23:28:08 INFO  : System reset is completed.
23:28:11 INFO  : 'after 3000' command is executed.
23:28:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:28:23 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tinyRaytracer/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:28:23 INFO  : Context for 'APU' is selected.
23:28:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:28:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:23 INFO  : Context for 'APU' is selected.
23:28:23 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tinyRaytracer/_ide/psinit/ps7_init.tcl' is done.
23:28:23 INFO  : 'ps7_init' command is executed.
23:28:23 INFO  : 'ps7_post_config' command is executed.
23:28:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:27 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tinyRaytracer/Debug/tinyRaytracer.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tinyRaytracer/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tinyRaytracer/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tinyRaytracer/Debug/tinyRaytracer.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:27 INFO  : 'con' command is executed.
23:28:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:28:27 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\tinyRaytracer_system\_ide\scripts\debugger_tinyraytracer-default.tcl'
23:28:39 INFO  : Disconnected from the channel tcfchan#10.
23:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:40 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:28:40 INFO  : 'jtag frequency' command is executed.
23:28:42 INFO  : Context for 'APU' is selected.
23:28:42 INFO  : System reset is completed.
23:28:45 INFO  : 'after 3000' command is executed.
23:28:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:28:57 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:28:57 INFO  : Context for 'APU' is selected.
23:28:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:28:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:57 INFO  : Context for 'APU' is selected.
23:28:57 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl' is done.
23:28:57 INFO  : 'ps7_init' command is executed.
23:28:57 INFO  : 'ps7_post_config' command is executed.
23:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:01 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:01 INFO  : 'con' command is executed.
23:29:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:29:01 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
