#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr 15 17:32:40 2022
# Process ID: 9880
# Current directory: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3592 C:\Users\smn90\Desktop\Ultrasonic\Vivado Project\UltraSonic_design\UltraSonic_design.xpr
# Log file: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/vivado.log
# Journal file: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/smn90/UltraSonic_design' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/Desktop/Ultrasonic/RTL/module_display.v'; using path 'C:/Users/smn90/Desktop/Ultrasonic/RTL/module_display.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/Desktop/Ultrasonic/RTL/module_measure.v'; using path 'C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/Desktop/Ultrasonic/RTL/module_top.v'; using path 'C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 12
[Fri Apr 15 17:33:22 2022] Launched synth_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/synth_1/runme.log
[Fri Apr 15 17:33:22 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-3
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1076.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1221.379 ; gain = 467.777
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir {c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip}
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files {{c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
launch_runs -jobs 12 clk_wiz_0_synth_1
[Fri Apr 15 18:08:26 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.ip_user_files} -ipstatic_source_dir {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.cache/compile_simlib/modelsim} {questa=C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.cache/compile_simlib/questa} {riviera=C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.cache/compile_simlib/riviera} {activehdl=C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_0'. The XDC file c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_0'. The XDC file c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc will not be read for any cell of this module.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-3
Top: top_Ranging
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1901.863 ; gain = 12.707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_Ranging' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'measurement' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:1]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:62]
WARNING: [Synth 8-5788] Register Trig_reg in module measurement is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:21]
WARNING: [Synth 8-5788] Register cnt_reg in module measurement is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:68]
INFO: [Synth 8-6155] done synthesizing module 'measurement' (1#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'display' (2#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/.Xil/Vivado-9880-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/.Xil/Vivado-9880-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-6104] Input port 'CLK_50M' has an internal driver [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:39]
WARNING: [Synth 8-7023] instance 'pll_freq' of module 'clk_wiz_0' has 4 connections declared, but only 2 given [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:38]
INFO: [Synth 8-6155] done synthesizing module 'top_Ranging' (4#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1934.980 ; gain = 45.824
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin CLK_50M with 1st driver pin 'pll_freq/clk_out1' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin CLK_50M with 2nd driver pin 'CLK_50M' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:1]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1959.852 ; gain = 70.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1959.852 ; gain = 70.695
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'pll_freq'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pll_freq/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pll_freq/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_Ranging_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_Ranging_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2089.020 ; gain = 199.863
18 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2089.020 ; gain = 199.863
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2100.137 ; gain = 11.117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_Ranging' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'measurement' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:1]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:62]
WARNING: [Synth 8-5788] Register Trig_reg in module measurement is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:21]
WARNING: [Synth 8-5788] Register cnt_reg in module measurement is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:68]
INFO: [Synth 8-6155] done synthesizing module 'measurement' (1#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'display' (2#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/.Xil/Vivado-9880-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/.Xil/Vivado-9880-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-6104] Input port 'CLK_50M' has an internal driver [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:40]
WARNING: [Synth 8-7023] instance 'pll_freq' of module 'clk_wiz_0' has 4 connections declared, but only 2 given [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:39]
INFO: [Synth 8-6155] done synthesizing module 'top_Ranging' (4#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:1]
WARNING: [Synth 8-3331] design top_Ranging has unconnected port clk_in1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2127.449 ; gain = 38.430
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin CLK_50M with 1st driver pin 'pll_freq/clk_out1' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:39]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin CLK_50M with 2nd driver pin 'CLK_50M' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:1]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2151.336 ; gain = 62.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2151.336 ; gain = 62.316
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'pll_freq'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pll_freq/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pll_freq/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_Ranging_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_Ranging_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2233.844 ; gain = 144.824
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2366.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_Ranging' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'measurement' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:1]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:62]
WARNING: [Synth 8-5788] Register Trig_reg in module measurement is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:21]
WARNING: [Synth 8-5788] Register cnt_reg in module measurement is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:68]
INFO: [Synth 8-6155] done synthesizing module 'measurement' (1#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'display' (2#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/.Xil/Vivado-9880-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/.Xil/Vivado-9880-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'pll_freq' of module 'clk_wiz_0' has 4 connections declared, but only 2 given [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:39]
INFO: [Synth 8-6155] done synthesizing module 'top_Ranging' (4#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:1]
WARNING: [Synth 8-3331] design top_Ranging has unconnected port clk_in1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2366.496 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2366.496 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2366.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'pll_freq'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pll_freq/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pll_freq/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_Ranging_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_Ranging_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2366.496 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2366.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_Ranging' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'measurement' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:1]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:62]
WARNING: [Synth 8-5788] Register Trig_reg in module measurement is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:21]
WARNING: [Synth 8-5788] Register cnt_reg in module measurement is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:68]
INFO: [Synth 8-6155] done synthesizing module 'measurement' (1#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'display' (2#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/.Xil/Vivado-9880-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/.Xil/Vivado-9880-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'pll_freq' of module 'clk_wiz_0' has 4 connections declared, but only 3 given [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:39]
INFO: [Synth 8-6155] done synthesizing module 'top_Ranging' (4#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2366.496 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2366.496 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2366.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'pll_freq'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_Ranging_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_Ranging_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2366.496 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -jobs 12
[Fri Apr 15 18:39:35 2022] Launched synth_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/synth_1/runme.log
[Fri Apr 15 18:39:35 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-3
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'pll_freq'
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2388.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_duan[6]} {seg_duan[5]} {seg_duan[4]} {seg_duan[3]} {seg_duan[2]} {seg_duan[1]} {seg_duan[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_sel[2]} {seg_sel[1]} {seg_sel[0]}]]
place_ports {seg_duan[0]} R16
place_ports {seg_duan[1]} T15
place_ports {seg_duan[2]} T16
place_ports {seg_duan[3]} T20
place_ports {seg_duan[4]} U17
place_ports {seg_duan[5]} U20
place_ports {seg_duan[6]} P19
place_ports {seg_sel[0]} R19
place_ports {seg_sel[1]} V20
place_ports {seg_sel[2]} N18
place_ports clk_in1 N20
place_ports RST Y18
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_in1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Echo]]
set_property IOSTANDARD LVCMOS33 [get_ports [list RST]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Trig]]
place_ports Echo E17
place_ports Trig D18
file mkdir {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new}
close [ open {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/bisheyueshuv1.0} w ]
add_files -fileset constrs_1 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/bisheyueshuv1.0}}
set_property target_constrs_file {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/bisheyueshuv1.0} [current_fileset -constrset]
ERROR: [Vivado 12-3110] The specified target file is not a supported constraint type.
close [ open {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0} w ]
add_files -fileset constrs_1 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}}
set_property target_constrs_file {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0} [current_fileset -constrset]
ERROR: [Vivado 12-3110] The specified target file is not a supported constraint type.
export_ip_user_files -of_objects  [get_files {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/bisheyueshuv1.0}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/bisheyueshuv1.0}}
file delete -force {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/bisheyueshuv1.0}
close [ open {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.1} w ]
add_files -fileset constrs_1 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.1}}
set_property target_constrs_file {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.1} [current_fileset -constrset]
ERROR: [Vivado 12-3110] The specified target file is not a supported constraint type.
export_ip_user_files -of_objects  [get_files {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.1}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.1}}
file delete -force {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.1}
close [ open {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.1} w ]
add_files -fileset constrs_1 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.1}}
set_property target_constrs_file {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.1} [current_fileset -constrset]
ERROR: [Vivado 12-3110] The specified target file is not a supported constraint type.
export_ip_user_files -of_objects  [get_files {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.1}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.1}}
file delete -force {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.1}
export_ip_user_files -of_objects  [get_files {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}}
file delete -force {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}
close [ open {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0} w ]
add_files -fileset constrs_1 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}}
export_ip_user_files -of_objects  [get_files {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}}
file delete -force {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}
save_constraints_as constrs_2 -target_constrs_file v1.0
INFO: [Project 1-239] Creating target file 'C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_2/new/v1.0' for the 'constrs_2' constraints set.
CRITICAL WARNING: [filemgmt 20-1011] Failed to set Target Constraint File for fileset constrs_2 to C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_2/new/v1.0. Invalid file type for target.
INFO: [Project 1-96] Target constrs file set to 'C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_2/new/v1.0' for the 'constrs_2' constraints set.
CRITICAL WARNING: [filemgmt 20-1011] Failed to set Target Constraint File for fileset constrs_2 to C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_2/new/v1.0. Invalid file type for target.
INFO: [Project 1-96] Target constrs file set to 'C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_2/new/v1.0' for the 'constrs_2' constraints set.
ERROR: [Constraints 18-4420] There are constraints which need to be saved to target file, but target file has not been specified.
close [ open {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0} w ]
add_files -fileset constrs_1 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}}
set_property target_constrs_file {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0} [current_fileset -constrset]
ERROR: [Vivado 12-3110] The specified target file is not a supported constraint type.
export_ip_user_files -of_objects  [get_files {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}}
file delete -force {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}
close [ open {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0} w ]
add_files -fileset constrs_1 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}}
set_property target_constrs_file {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0} [current_fileset -constrset]
ERROR: [Vivado 12-3110] The specified target file is not a supported constraint type.
export_ip_user_files -of_objects  [get_files {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}}
file delete -force {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}
close [ open {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0} w ]
add_files -fileset constrs_1 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}}
set_property target_constrs_file {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0} [current_fileset -constrset]
ERROR: [Vivado 12-3110] The specified target file is not a supported constraint type.
create_fileset -constrset constrs_2
file mkdir C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_2
file mkdir C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_2
file mkdir C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_2/new
file mkdir C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_2/new
file mkdir C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_2/new
file mkdir C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_2
file mkdir {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_2/new}
close [ open {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_2/new/b.xdc} w ]
add_files -fileset constrs_2 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_2/new/b.xdc}}
add_files -fileset constrs_2 -norecurse {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_2/new/b.xdc}}
WARNING: [filemgmt 56-12] File 'C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_2/new/b.xdc' cannot be added to the project because it already exists in the project, skipping this file
close [ open {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/1.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/1.xdc}}
set_property target_constrs_file {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/1.xdc} [current_fileset -constrset]
save_constraints -force
delete_fileset [ get_filesets constrs_2 ]
file delete -force {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_2}
export_ip_user_files -of_objects  [get_files {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}}
file delete -force {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/v1.0}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Apr 15 19:27:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/synth_1/runme.log
[Fri Apr 15 19:27:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'pll_freq'
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/1.xdc]
Finished Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2478.703 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203367162A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3475.688 ; gain = 996.984
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/impl_1/top_Ranging.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/impl_1/top_Ranging.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203367162A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203367162A
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/impl_1/top_Ranging.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Apr 15 20:04:34 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/impl_1/top_Ranging.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
current_design rtl_1
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_Ranging_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_Ranging_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/1.xdc]
Finished Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203367162A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-JTAG-SMT1-210203367162A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203367162A
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/impl_1/top_Ranging.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/impl_1/top_Ranging.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203367162A
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4510.898 ; gain = 29.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_Ranging' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'measurement' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:1]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:63]
WARNING: [Synth 8-5788] Register Trig_reg in module measurement is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:21]
WARNING: [Synth 8-5788] Register cnt_reg in module measurement is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:69]
INFO: [Synth 8-6155] done synthesizing module 'measurement' (1#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'display' (2#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/.Xil/Vivado-9880-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/.Xil/Vivado-9880-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'pll_freq' of module 'clk_wiz_0' has 4 connections declared, but only 3 given [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:39]
INFO: [Synth 8-6155] done synthesizing module 'top_Ranging' (4#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4533.734 ; gain = 51.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4555.629 ; gain = 73.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4555.629 ; gain = 73.781
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'pll_freq'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_Ranging_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_Ranging_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/1.xdc]
Finished Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4555.629 ; gain = 74.719
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4555.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_Ranging' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'measurement' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:1]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:63]
WARNING: [Synth 8-5788] Register Trig_reg in module measurement is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:21]
WARNING: [Synth 8-5788] Register cnt_reg in module measurement is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:69]
INFO: [Synth 8-6155] done synthesizing module 'measurement' (1#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'display' (2#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/.Xil/Vivado-9880-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/.Xil/Vivado-9880-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'pll_freq' of module 'clk_wiz_0' has 4 connections declared, but only 3 given [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:39]
INFO: [Synth 8-6155] done synthesizing module 'top_Ranging' (4#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4555.629 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4555.629 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4555.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'pll_freq'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_Ranging_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_Ranging_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/1.xdc]
Finished Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4555.629 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Apr 15 20:24:43 2022] Launched synth_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/synth_1/runme.log
[Fri Apr 15 20:24:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-JTAG-SMT1-210203367162A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203367162A
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/impl_1/top_Ranging.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4555.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_Ranging' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'measurement' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:1]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:63]
WARNING: [Synth 8-5788] Register Trig_reg in module measurement is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:21]
WARNING: [Synth 8-5788] Register cnt_reg in module measurement is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:69]
INFO: [Synth 8-6155] done synthesizing module 'measurement' (1#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_measure.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'display' (2#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/.Xil/Vivado-9880-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/.Xil/Vivado-9880-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'pll_freq' of module 'clk_wiz_0' has 4 connections declared, but only 3 given [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:39]
INFO: [Synth 8-6155] done synthesizing module 'top_Ranging' (4#1) [C:/Users/smn90/Desktop/Ultrasonic/RTL/module_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4555.629 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4555.629 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4555.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'pll_freq'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll_freq/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll_freq/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_Ranging_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_Ranging_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/1.xdc]
Finished Parsing XDC File [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.srcs/constrs_1/new/1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4555.629 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Apr 15 20:32:51 2022] Launched synth_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/synth_1/runme.log
[Fri Apr 15 20:32:51 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/UltraSonic_design.runs/impl_1/top_Ranging.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203367162A
close_project
create_project test_ultrasonic C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic -part xc7z020clg400-3
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files -norecurse {C:/Users/smn90/Desktop/Ultrasonic/test/sonic.v C:/Users/smn90/Desktop/Ultrasonic/test/shownumber.v C:/Users/smn90/Desktop/Ultrasonic/test/showdigit.v C:/Users/smn90/Desktop/Ultrasonic/test/top.v}
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 12
[Fri Apr 15 20:49:30 2022] Launched synth_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.runs/synth_1/runme.log
[Fri Apr 15 20:49:30 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 593 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.472 . Memory (MB): peak = 4555.629 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.473 . Memory (MB): peak = 4555.629 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4555.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 12
[Fri Apr 15 20:55:30 2022] Launched synth_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.runs/synth_1/runme.log
[Fri Apr 15 20:55:30 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 462 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.336 . Memory (MB): peak = 4555.629 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.336 . Memory (MB): peak = 4555.629 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-3
INFO: [Netlist 29-17] Analyzing 462 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4555.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-3
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4555.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/smn90/Desktop/Ultrasonic/test/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'sonic' [C:/Users/smn90/Desktop/Ultrasonic/test/sonic.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sonic' (1#1) [C:/Users/smn90/Desktop/Ultrasonic/test/sonic.v:1]
INFO: [Synth 8-6157] synthesizing module 'shownumber' [C:/Users/smn90/Desktop/Ultrasonic/test/shownumber.v:1]
INFO: [Synth 8-6157] synthesizing module 'showdigit' [C:/Users/smn90/Desktop/Ultrasonic/test/showdigit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'showdigit' (2#1) [C:/Users/smn90/Desktop/Ultrasonic/test/showdigit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shownumber' (3#1) [C:/Users/smn90/Desktop/Ultrasonic/test/shownumber.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [C:/Users/smn90/Desktop/Ultrasonic/test/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4555.629 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4555.629 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4555.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4555.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4555.629 ; gain = 0.000
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4555.629 ; gain = 0.000
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.MMCM_CLKOUT1_DIVIDE {100} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {151.636} CONFIG.CLKOUT2_JITTER {209.588} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  c:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 12 clk_wiz_0_synth_1
[Fri Apr 15 20:59:36 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.ip_user_files -ipstatic_source_dir C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.cache/compile_simlib/modelsim} {questa=C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.cache/compile_simlib/questa} {riviera=C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.cache/compile_simlib/riviera} {activehdl=C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4555.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/smn90/Desktop/Ultrasonic/test/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'sonic' [C:/Users/smn90/Desktop/Ultrasonic/test/sonic.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sonic' (1#1) [C:/Users/smn90/Desktop/Ultrasonic/test/sonic.v:1]
INFO: [Synth 8-6157] synthesizing module 'shownumber' [C:/Users/smn90/Desktop/Ultrasonic/test/shownumber.v:1]
INFO: [Synth 8-6157] synthesizing module 'showdigit' [C:/Users/smn90/Desktop/Ultrasonic/test/showdigit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'showdigit' (2#1) [C:/Users/smn90/Desktop/Ultrasonic/test/showdigit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shownumber' (3#1) [C:/Users/smn90/Desktop/Ultrasonic/test/shownumber.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/.Xil/Vivado-9880-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/smn90/Desktop/Ultrasonic/Vivado Project/UltraSonic_design/.Xil/Vivado-9880-Mongoose_Razer/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clock' of module 'clk_wiz_0' has 5 connections declared, but only 3 given [C:/Users/smn90/Desktop/Ultrasonic/test/top.v:32]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [C:/Users/smn90/Desktop/Ultrasonic/test/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4555.629 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4555.629 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4555.629 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
Finished Parsing XDC File [c:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4555.629 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -jobs 12
[Fri Apr 15 21:06:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.runs/synth_1/runme.log
[Fri Apr 15 21:06:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list {HEX0[6]} {HEX0[5]} {HEX0[4]} {HEX0[3]} {HEX0[2]} {HEX0[1]} {HEX0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {HEX1[6]} {HEX1[5]} {HEX1[4]} {HEX1[3]} {HEX1[2]} {HEX1[1]} {HEX1[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {HEX2[6]} {HEX2[5]} {HEX2[4]} {HEX2[3]} {HEX2[2]} {HEX2[1]} {HEX2[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {HEX3[6]} {HEX3[5]} {HEX3[4]} {HEX3[3]} {HEX3[2]} {HEX3[1]} {HEX3[0]}]]
set_property package_pin "" [get_ports [list  clk_in1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_in1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list echo]]
set_property IOSTANDARD LVCMOS33 [get_ports [list trig]]
file mkdir C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new
close [ open C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.0 w ]
add_files -fileset constrs_1 C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.0
set_property target_constrs_file C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.0 [current_fileset -constrset]
ERROR: [Vivado 12-3110] The specified target file is not a supported constraint type.
create_fileset -constrset constrs_2
file mkdir C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_2
file mkdir C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_2/new
close [ open C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_2/new/v1.1 w ]
add_files -fileset constrs_2 C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_2/new/v1.1
add_files -fileset constrs_2 -norecurse C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_2/new/v1.1
WARNING: [filemgmt 56-12] File 'C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_2/new/v1.1' cannot be added to the project because it already exists in the project, skipping this file
set_property package_pin "" [get_ports [list  {HEX0[6]}]]
close [ open C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.4 w ]
add_files -fileset constrs_1 C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.4
set_property target_constrs_file C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.4 [current_fileset -constrset]
ERROR: [Vivado 12-3110] The specified target file is not a supported constraint type.
export_ip_user_files -of_objects  [get_files C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.0] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.0
file delete -force C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.0
export_ip_user_files -of_objects  [get_files C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.4] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.4
file delete -force C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.4
export_ip_user_files -of_objects  [get_files C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_2/new/v1.1] -no_script -reset -force -quiet
remove_files  -fileset constrs_2 C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_2/new/v1.1
file delete -force C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_2/new/v1.1
close [ open C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.1 w ]
add_files -fileset constrs_1 C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.1
set_property target_constrs_file C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.1 [current_fileset -constrset]
ERROR: [Vivado 12-3110] The specified target file is not a supported constraint type.
export_ip_user_files -of_objects  [get_files C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.1] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.1
file delete -force C:/Users/smn90/Desktop/Ultrasonic/test/vivado/test_ultrasonic/test_ultrasonic.srcs/constrs_1/new/v1.1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 21:13:50 2022...
