<dec f='llvm/llvm/include/llvm/CodeGen/CodeGenPassBuilder.h' l='458' type='llvm::Error llvm::CodeGenPassBuilder::addRegAssignmentFast(llvm::CodeGenPassBuilder::AddMachinePass &amp; ) const'/>
<def f='llvm/llvm/include/llvm/CodeGen/CodeGenPassBuilder.h' l='1023' ll='1034' type='llvm::Error llvm::CodeGenPassBuilder::addRegAssignmentFast(llvm::CodeGenPassBuilder::AddMachinePass &amp; addPass) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/CodeGenPassBuilder.h' l='456'>/// Add core register alloator passes which do the actual register assignment
  /// and rewriting. \returns true if any passes were added.</doc>
