# EditorConfig for SystemVerilog
# ============================

root = true

[*]
indent_size = 4
indent_style = space
end_of_line = lf
insert_final_newline = true
trim_trailing_whitespace = true

[*.{sv,svh}]
charset = utf-8
max_line_length = 120

[Makefile]
indent_style = tab

[*.md]
indent_size = 2
trim_trailing_whitespace = false
