<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_hsmci.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_hsmci.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_HSMCI_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_HSMCI_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR High Speed MultiMedia Card Interface */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_HSMCI High Speed MultiMedia Card Interface */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief Hsmci hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_hsmci.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_hsmci.html#af7040630930551fe473e0f253ca567b4">00042</a>   __O  uint32_t HSMCI_CR;        <span class="comment">/**&lt; \brief (Hsmci Offset: 0x00) Control Register */</span>
<a name="l00043"></a><a class="code" href="struct_hsmci.html#a49c5d303e47fb69469a4a75b1da89b8a">00043</a>   __IO uint32_t HSMCI_MR;        <span class="comment">/**&lt; \brief (Hsmci Offset: 0x04) Mode Register */</span>
<a name="l00044"></a><a class="code" href="struct_hsmci.html#a76e0ff005b2594d36e332a7c2dd8f5c9">00044</a>   __IO uint32_t HSMCI_DTOR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x08) Data Timeout Register */</span>
<a name="l00045"></a><a class="code" href="struct_hsmci.html#ac694723e07a911c323c0023c63e11e56">00045</a>   __IO uint32_t HSMCI_SDCR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x0C) SD/SDIO Card Register */</span>
<a name="l00046"></a><a class="code" href="struct_hsmci.html#a9b15bcf2ba54512c6d0ea6e84dfe9afb">00046</a>   __IO uint32_t HSMCI_ARGR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x10) Argument Register */</span>
<a name="l00047"></a><a class="code" href="struct_hsmci.html#a249680f0d1434ba963ae4c339c878856">00047</a>   __O  uint32_t HSMCI_CMDR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x14) Command Register */</span>
<a name="l00048"></a><a class="code" href="struct_hsmci.html#ac850e75f1119ba6eef3ba7bfdd63b138">00048</a>   __IO uint32_t HSMCI_BLKR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0x18) Block Register */</span>
<a name="l00049"></a><a class="code" href="struct_hsmci.html#a84cf480729b131b5638c35723297ae9d">00049</a>   __IO uint32_t HSMCI_CSTOR;     <span class="comment">/**&lt; \brief (Hsmci Offset: 0x1C) Completion Signal Timeout Register */</span>
<a name="l00050"></a><a class="code" href="struct_hsmci.html#abcac84421269b737bec2572b28da854e">00050</a>   __I  uint32_t HSMCI_RSPR[4];   <span class="comment">/**&lt; \brief (Hsmci Offset: 0x20) Response Register */</span>
<a name="l00051"></a><a class="code" href="struct_hsmci.html#ae2fa33721d0b087e1ad987375166a51d">00051</a>   __I  uint32_t HSMCI_RDR;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x30) Receive Data Register */</span>
<a name="l00052"></a><a class="code" href="struct_hsmci.html#ae2acc8fa5c27537de564b745cc15dbc3">00052</a>   __O  uint32_t HSMCI_TDR;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x34) Transmit Data Register */</span>
<a name="l00053"></a>00053   __I  uint32_t Reserved1[2];
<a name="l00054"></a><a class="code" href="struct_hsmci.html#a0a9d96440af81fd3525d10b41b8e7013">00054</a>   __I  uint32_t HSMCI_SR;        <span class="comment">/**&lt; \brief (Hsmci Offset: 0x40) Status Register */</span>
<a name="l00055"></a><a class="code" href="struct_hsmci.html#a420f8706d1a668b44bd9abcfdac1af3c">00055</a>   __O  uint32_t HSMCI_IER;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x44) Interrupt Enable Register */</span>
<a name="l00056"></a><a class="code" href="struct_hsmci.html#a171d7bf8b3e27796447729f959e1b632">00056</a>   __O  uint32_t HSMCI_IDR;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x48) Interrupt Disable Register */</span>
<a name="l00057"></a><a class="code" href="struct_hsmci.html#a1874b6c20ba009f1db8e43238ceb09d7">00057</a>   __I  uint32_t HSMCI_IMR;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x4C) Interrupt Mask Register */</span>
<a name="l00058"></a><a class="code" href="struct_hsmci.html#a20a021186a3b31688811ac35b3da6e84">00058</a>   __IO uint32_t HSMCI_DMA;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x50) DMA Configuration Register */</span>
<a name="l00059"></a><a class="code" href="struct_hsmci.html#a91f1df1b82f3ffc1c86f3a0ab9a90333">00059</a>   __IO uint32_t HSMCI_CFG;       <span class="comment">/**&lt; \brief (Hsmci Offset: 0x54) Configuration Register */</span>
<a name="l00060"></a>00060   __I  uint32_t Reserved2[35];
<a name="l00061"></a><a class="code" href="struct_hsmci.html#a80acb62e546f99c0fff6ba7147b12162">00061</a>   __IO uint32_t HSMCI_WPMR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0xE4) Write Protection Mode Register */</span>
<a name="l00062"></a><a class="code" href="struct_hsmci.html#a9b3f86585e79683fb98297b88cdbe908">00062</a>   __I  uint32_t HSMCI_WPSR;      <span class="comment">/**&lt; \brief (Hsmci Offset: 0xE8) Write Protection Status Register */</span>
<a name="l00063"></a>00063   __I  uint32_t Reserved3[69];
<a name="l00064"></a><a class="code" href="struct_hsmci.html#aaac76481441afebd5c567d7aa8ef3c48">00064</a>   __IO uint32_t HSMCI_FIFO[256]; <span class="comment">/**&lt; \brief (Hsmci Offset: 0x200) FIFO Memory Aperture0 */</span>
<a name="l00065"></a>00065 } <a class="code" href="struct_hsmci.html" title="Hsmci hardware registers.">Hsmci</a>;
<a name="l00066"></a>00066 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00067"></a>00067 <span class="comment">/* -------- HSMCI_CR : (HSMCI Offset: 0x00) Control Register -------- */</span>
<a name="l00068"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaf3683d583dc287d1205c942eb6eee671">00068</a> <span class="preprocessor">#define HSMCI_CR_MCIEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_CR) Multi-Media Interface Enable */</span>
<a name="l00069"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaaa5935992f7bd6c8864674991fc3e8a2">00069</a> <span class="preprocessor">#define HSMCI_CR_MCIDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (HSMCI_CR) Multi-Media Interface Disable */</span>
<a name="l00070"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaf06b1310a929b2770c95f1fc96b8e1f9">00070</a> <span class="preprocessor">#define HSMCI_CR_PWSEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (HSMCI_CR) Power Save Mode Enable */</span>
<a name="l00071"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga442fdd8ea42399f557df432556e6c01d">00071</a> <span class="preprocessor">#define HSMCI_CR_PWSDIS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (HSMCI_CR) Power Save Mode Disable */</span>
<a name="l00072"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga7028d40aea3980a37665596724ca2171">00072</a> <span class="preprocessor">#define HSMCI_CR_SWRST (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (HSMCI_CR) Software Reset */</span>
<a name="l00073"></a>00073 <span class="comment">/* -------- HSMCI_MR : (HSMCI Offset: 0x04) Mode Register -------- */</span>
<a name="l00074"></a>00074 <span class="preprocessor">#define HSMCI_MR_CLKDIV_Pos 0</span>
<a name="l00075"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gae8369103090e820bc7f9247d2e7b4a0c">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_CLKDIV_Msk (0xffu &lt;&lt; HSMCI_MR_CLKDIV_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_MR) Clock Divider */</span>
<a name="l00076"></a>00076 <span class="preprocessor">#define HSMCI_MR_CLKDIV(value) ((HSMCI_MR_CLKDIV_Msk &amp; ((value) &lt;&lt; HSMCI_MR_CLKDIV_Pos)))</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_PWSDIV_Pos 8</span>
<a name="l00078"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga0f72be22ef0cb4549baba9cc0ca77b85">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_PWSDIV_Msk (0x7u &lt;&lt; HSMCI_MR_PWSDIV_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_MR) Power Saving Divider */</span>
<a name="l00079"></a>00079 <span class="preprocessor">#define HSMCI_MR_PWSDIV(value) ((HSMCI_MR_PWSDIV_Msk &amp; ((value) &lt;&lt; HSMCI_MR_PWSDIV_Pos)))</span>
<a name="l00080"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga4f98fefbfbf58bff16877b103e785fd7">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_MR_RDPROOF (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (HSMCI_MR) Read Proof Enable */</span>
<a name="l00081"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gae82669f045fc9b26f3d2b326ce8ad03e">00081</a> <span class="preprocessor">#define HSMCI_MR_WRPROOF (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_MR) Write Proof Enable */</span>
<a name="l00082"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaddc2a8927d0bfaa8563211f47e1065c7">00082</a> <span class="preprocessor">#define HSMCI_MR_FBYTE (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (HSMCI_MR) Force Byte Transfer */</span>
<a name="l00083"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gafd09954ab54427bbfb7d8eac9fe5a7e9">00083</a> <span class="preprocessor">#define HSMCI_MR_PADV (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (HSMCI_MR) Padding Value */</span>
<a name="l00084"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga7bfde47d8b6782eb0197e4138e8a2543">00084</a> <span class="preprocessor">#define HSMCI_MR_CLKODD (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_MR) Clock divider is odd */</span>
<a name="l00085"></a>00085 <span class="comment">/* -------- HSMCI_DTOR : (HSMCI Offset: 0x08) Data Timeout Register -------- */</span>
<a name="l00086"></a>00086 <span class="preprocessor">#define HSMCI_DTOR_DTOCYC_Pos 0</span>
<a name="l00087"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga2d7cc1e5fa7ce7a3214b664582bbb11b">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DTOR_DTOCYC_Msk (0xfu &lt;&lt; HSMCI_DTOR_DTOCYC_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) Data Timeout Cycle Number */</span>
<a name="l00088"></a>00088 <span class="preprocessor">#define HSMCI_DTOR_DTOCYC(value) ((HSMCI_DTOR_DTOCYC_Msk &amp; ((value) &lt;&lt; HSMCI_DTOR_DTOCYC_Pos)))</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DTOR_DTOMUL_Pos 4</span>
<a name="l00090"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga7fbe88be314c4476529397e5631d247d">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DTOR_DTOMUL_Msk (0x7u &lt;&lt; HSMCI_DTOR_DTOMUL_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) Data Timeout Multiplier */</span>
<a name="l00091"></a>00091 <span class="preprocessor">#define HSMCI_DTOR_DTOMUL(value) ((HSMCI_DTOR_DTOMUL_Msk &amp; ((value) &lt;&lt; HSMCI_DTOR_DTOMUL_Pos)))</span>
<a name="l00092"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga310b182e6ab6a171c0ec6f9209ade7a6">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_1 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC */</span>
<a name="l00093"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga161466f40521c7473351ef8084a4bc1f">00093</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_16 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 16 */</span>
<a name="l00094"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga38481c4e953114f4d53a4ffeee8006bb">00094</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_128 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 128 */</span>
<a name="l00095"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gac96351e60f8fd3a38b5fd72937ec892d">00095</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_256 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 256 */</span>
<a name="l00096"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga4106068d582f7e78a7a9f38862b91907">00096</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_1024 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 1024 */</span>
<a name="l00097"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga278a34fa81bea5544fbb143185a428d0">00097</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_4096 (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 4096 */</span>
<a name="l00098"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gade46bdc0eaead777cfc98130912c1f35">00098</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_65536 (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 65536 */</span>
<a name="l00099"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga3a4a62a4033d95cc26faef1094a9f9a2">00099</a> <span class="preprocessor">#define   HSMCI_DTOR_DTOMUL_1048576 (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DTOR) DTOCYC x 1048576 */</span>
<a name="l00100"></a>00100 <span class="comment">/* -------- HSMCI_SDCR : (HSMCI Offset: 0x0C) SD/SDIO Card Register -------- */</span>
<a name="l00101"></a>00101 <span class="preprocessor">#define HSMCI_SDCR_SDCSEL_Pos 0</span>
<a name="l00102"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga24aceed9db8a4e497733d3843337c72d">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_SDCR_SDCSEL_Msk (0x3u &lt;&lt; HSMCI_SDCR_SDCSEL_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) SDCard/SDIO Slot */</span>
<a name="l00103"></a>00103 <span class="preprocessor">#define HSMCI_SDCR_SDCSEL(value) ((HSMCI_SDCR_SDCSEL_Msk &amp; ((value) &lt;&lt; HSMCI_SDCR_SDCSEL_Pos)))</span>
<a name="l00104"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga86b3ce59ee7a9999a0d44cd0ac848245">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define   HSMCI_SDCR_SDCSEL_SLOTA (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) Slot A is selected. */</span>
<a name="l00105"></a>00105 <span class="preprocessor">#define HSMCI_SDCR_SDCBUS_Pos 6</span>
<a name="l00106"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga3f6bc6fd82ae84664e2ab0f22dc9030c">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_SDCR_SDCBUS_Msk (0x3u &lt;&lt; HSMCI_SDCR_SDCBUS_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) SDCard/SDIO Bus Width */</span>
<a name="l00107"></a>00107 <span class="preprocessor">#define HSMCI_SDCR_SDCBUS(value) ((HSMCI_SDCR_SDCBUS_Msk &amp; ((value) &lt;&lt; HSMCI_SDCR_SDCBUS_Pos)))</span>
<a name="l00108"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaf534ae3554353c8930a0e4db16f21cc1">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define   HSMCI_SDCR_SDCBUS_1 (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) 1 bit */</span>
<a name="l00109"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gad3dcf883893e3d1cbed72cc6d63e9797">00109</a> <span class="preprocessor">#define   HSMCI_SDCR_SDCBUS_4 (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) 4 bits */</span>
<a name="l00110"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaa84b4866f93f3b7ae051f260de4974a9">00110</a> <span class="preprocessor">#define   HSMCI_SDCR_SDCBUS_8 (0x3u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_SDCR) 8 bits */</span>
<a name="l00111"></a>00111 <span class="comment">/* -------- HSMCI_ARGR : (HSMCI Offset: 0x10) Argument Register -------- */</span>
<a name="l00112"></a>00112 <span class="preprocessor">#define HSMCI_ARGR_ARG_Pos 0</span>
<a name="l00113"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gad927a764aa0ba19bf23252bfba068b4b">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_ARGR_ARG_Msk (0xffffffffu &lt;&lt; HSMCI_ARGR_ARG_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_ARGR) Command Argument */</span>
<a name="l00114"></a>00114 <span class="preprocessor">#define HSMCI_ARGR_ARG(value) ((HSMCI_ARGR_ARG_Msk &amp; ((value) &lt;&lt; HSMCI_ARGR_ARG_Pos)))</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_CMDR : (HSMCI Offset: 0x14) Command Register -------- */</span>
<a name="l00116"></a>00116 <span class="preprocessor">#define HSMCI_CMDR_CMDNB_Pos 0</span>
<a name="l00117"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gadb4b346979cb8cf3b8b14b1bb9abd4d3">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_CMDNB_Msk (0x3fu &lt;&lt; HSMCI_CMDR_CMDNB_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Command Number */</span>
<a name="l00118"></a>00118 <span class="preprocessor">#define HSMCI_CMDR_CMDNB(value) ((HSMCI_CMDR_CMDNB_Msk &amp; ((value) &lt;&lt; HSMCI_CMDR_CMDNB_Pos)))</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_RSPTYP_Pos 6</span>
<a name="l00120"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga6a22453ae2e69ad9acc87c1d07806bbe">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_RSPTYP_Msk (0x3u &lt;&lt; HSMCI_CMDR_RSPTYP_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Response Type */</span>
<a name="l00121"></a>00121 <span class="preprocessor">#define HSMCI_CMDR_RSPTYP(value) ((HSMCI_CMDR_RSPTYP_Msk &amp; ((value) &lt;&lt; HSMCI_CMDR_RSPTYP_Pos)))</span>
<a name="l00122"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga52ea59b2bd504994e781438177d7be5d">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_NORESP (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) No response */</span>
<a name="l00123"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga68653d9076cea0c0a45b518d379075b1">00123</a> <span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_48_BIT (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) 48-bit response */</span>
<a name="l00124"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gab6d12cb42f8b9c644aef797f410a5a80">00124</a> <span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_136_BIT (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) 136-bit response */</span>
<a name="l00125"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga9b7e05a76de66d9649763a080920e0ff">00125</a> <span class="preprocessor">#define   HSMCI_CMDR_RSPTYP_R1B (0x3u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) R1b response type */</span>
<a name="l00126"></a>00126 <span class="preprocessor">#define HSMCI_CMDR_SPCMD_Pos 8</span>
<a name="l00127"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga536ac4d875c5e031d2ae20b6017177a4">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_SPCMD_Msk (0x7u &lt;&lt; HSMCI_CMDR_SPCMD_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Special Command */</span>
<a name="l00128"></a>00128 <span class="preprocessor">#define HSMCI_CMDR_SPCMD(value) ((HSMCI_CMDR_SPCMD_Msk &amp; ((value) &lt;&lt; HSMCI_CMDR_SPCMD_Pos)))</span>
<a name="l00129"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga83670d996089753e7bdc9fff0ffea846">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define   HSMCI_CMDR_SPCMD_STD (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Not a special CMD. */</span>
<a name="l00130"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gabbe26063b6d4bc1735d3c028a3ad9ea7">00130</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_INIT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Initialization CMD: 74 clock cycles for initialization sequence. */</span>
<a name="l00131"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga1e5d0fc52c512fe5c52f2b31778027d0">00131</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_SYNC (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Synchronized CMD: Wait for the end of the current data block transfer before sending the pending command. */</span>
<a name="l00132"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga7bfe7d4a5b4465570e9d97aec94cd02b">00132</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_CE_ATA (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) CE-ATA Completion Signal disable Command. The host cancels the ability for the device to return a command completion signal on the command line. */</span>
<a name="l00133"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga40abcac5f0d67b63734e359a6f09bcce">00133</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_IT_CMD (0x4u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Interrupt command: Corresponds to the Interrupt Mode (CMD40). */</span>
<a name="l00134"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga81c7e7b4a20b296287b2d13b504f2373">00134</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_IT_RESP (0x5u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Interrupt response: Corresponds to the Interrupt Mode (CMD40). */</span>
<a name="l00135"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga24853c44dbf59a25bf7fb366f4d8145c">00135</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_BOR (0x6u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Boot Operation Request. Start a boot operation mode, the host processor can read boot data from the MMC device directly. */</span>
<a name="l00136"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gab6649f023da6fe79422107a0f38065d1">00136</a> <span class="preprocessor">#define   HSMCI_CMDR_SPCMD_EBO (0x7u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) End Boot Operation. This command allows the host processor to terminate the boot operation mode. */</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gafb12aefab4ad39b1e43cf7c8c22571e4">00137</a> <span class="preprocessor">#define HSMCI_CMDR_OPDCMD (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Open Drain Command */</span>
<a name="l00138"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga186a7abd56d3d9e39e2273198049fc16">00138</a> <span class="preprocessor">#define   HSMCI_CMDR_OPDCMD_PUSHPULL (0x0u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Push pull command. */</span>
<a name="l00139"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gad1812e413151b26e72ce2098bca59d2d">00139</a> <span class="preprocessor">#define   HSMCI_CMDR_OPDCMD_OPENDRAIN (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Open drain command. */</span>
<a name="l00140"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaa311944078f839e5f0c9a06b64d4c03f">00140</a> <span class="preprocessor">#define HSMCI_CMDR_MAXLAT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Max Latency for Command to Response */</span>
<a name="l00141"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga922817ab22d7717d444d6d73114c9ce4">00141</a> <span class="preprocessor">#define   HSMCI_CMDR_MAXLAT_5 (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) 5-cycle max latency. */</span>
<a name="l00142"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga4f674bb07eed795cd460c8d1dca739b3">00142</a> <span class="preprocessor">#define   HSMCI_CMDR_MAXLAT_64 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) 64-cycle max latency. */</span>
<a name="l00143"></a>00143 <span class="preprocessor">#define HSMCI_CMDR_TRCMD_Pos 16</span>
<a name="l00144"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga1b8a0523dc61f3011df94483a7137f68">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_TRCMD_Msk (0x3u &lt;&lt; HSMCI_CMDR_TRCMD_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Transfer Command */</span>
<a name="l00145"></a>00145 <span class="preprocessor">#define HSMCI_CMDR_TRCMD(value) ((HSMCI_CMDR_TRCMD_Msk &amp; ((value) &lt;&lt; HSMCI_CMDR_TRCMD_Pos)))</span>
<a name="l00146"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga6580bf53e3e97b7b67198d2bfca7a298">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define   HSMCI_CMDR_TRCMD_NO_DATA (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) No data transfer */</span>
<a name="l00147"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gae3684ec7324f23fbad2189f9388f7ba6">00147</a> <span class="preprocessor">#define   HSMCI_CMDR_TRCMD_START_DATA (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Start data transfer */</span>
<a name="l00148"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga28932852076f8001fceda79426f93524">00148</a> <span class="preprocessor">#define   HSMCI_CMDR_TRCMD_STOP_DATA (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Stop data transfer */</span>
<a name="l00149"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaa43a77df18cc540b52fc4c8cd156803f">00149</a> <span class="preprocessor">#define HSMCI_CMDR_TRDIR (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Transfer Direction */</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga8d1889462a6ec57fcc2f96ad12b8b9c7">00150</a> <span class="preprocessor">#define   HSMCI_CMDR_TRDIR_WRITE (0x0u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Write. */</span>
<a name="l00151"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga1f54942091853a89b4010e5719c914f6">00151</a> <span class="preprocessor">#define   HSMCI_CMDR_TRDIR_READ (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Read. */</span>
<a name="l00152"></a>00152 <span class="preprocessor">#define HSMCI_CMDR_TRTYP_Pos 19</span>
<a name="l00153"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga72cdc74606096bf6a35a796636179f32">00153</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_TRTYP_Msk (0x7u &lt;&lt; HSMCI_CMDR_TRTYP_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Transfer Type */</span>
<a name="l00154"></a>00154 <span class="preprocessor">#define HSMCI_CMDR_TRTYP(value) ((HSMCI_CMDR_TRTYP_Msk &amp; ((value) &lt;&lt; HSMCI_CMDR_TRTYP_Pos)))</span>
<a name="l00155"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga2d98c08865e6e9187c0b217654bd750a">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define   HSMCI_CMDR_TRTYP_SINGLE (0x0u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) MMC/SD Card Single Block */</span>
<a name="l00156"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gac0b03456ca2e25fed88a6cd2c1be068d">00156</a> <span class="preprocessor">#define   HSMCI_CMDR_TRTYP_MULTIPLE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) MMC/SD Card Multiple Block */</span>
<a name="l00157"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga10065ae1220add32b504acdd7db8d933">00157</a> <span class="preprocessor">#define   HSMCI_CMDR_TRTYP_STREAM (0x2u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) MMC Stream */</span>
<a name="l00158"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaccbd8c1f86f613e42cabd27bf1ee9c87">00158</a> <span class="preprocessor">#define   HSMCI_CMDR_TRTYP_BYTE (0x4u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) SDIO Byte */</span>
<a name="l00159"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga264ed8d914250cd169d3a394fce0e2d2">00159</a> <span class="preprocessor">#define   HSMCI_CMDR_TRTYP_BLOCK (0x5u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) SDIO Block */</span>
<a name="l00160"></a>00160 <span class="preprocessor">#define HSMCI_CMDR_IOSPCMD_Pos 24</span>
<a name="l00161"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gafac8c2f3343da828ea972f3a79c439c5">00161</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CMDR_IOSPCMD_Msk (0x3u &lt;&lt; HSMCI_CMDR_IOSPCMD_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) SDIO Special Command */</span>
<a name="l00162"></a>00162 <span class="preprocessor">#define HSMCI_CMDR_IOSPCMD(value) ((HSMCI_CMDR_IOSPCMD_Msk &amp; ((value) &lt;&lt; HSMCI_CMDR_IOSPCMD_Pos)))</span>
<a name="l00163"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga71bff34ee48a74afc9556d7c7e0aded6">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define   HSMCI_CMDR_IOSPCMD_STD (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Not an SDIO Special Command */</span>
<a name="l00164"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gae6db5f8a06fb0913848520e8a7db6eb3">00164</a> <span class="preprocessor">#define   HSMCI_CMDR_IOSPCMD_SUSPEND (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) SDIO Suspend Command */</span>
<a name="l00165"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga7b62dd604d367cef0b474333dcec828c">00165</a> <span class="preprocessor">#define   HSMCI_CMDR_IOSPCMD_RESUME (0x2u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) SDIO Resume Command */</span>
<a name="l00166"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga490587785077d5118a6ab0ce9ee5fe79">00166</a> <span class="preprocessor">#define HSMCI_CMDR_ATACS (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) ATA with Command Completion Signal */</span>
<a name="l00167"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga9fa935508e9ca9235092721826be78fa">00167</a> <span class="preprocessor">#define   HSMCI_CMDR_ATACS_NORMAL (0x0u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Normal operation mode. */</span>
<a name="l00168"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gac0410734d886f9fe3670adc22141eacc">00168</a> <span class="preprocessor">#define   HSMCI_CMDR_ATACS_COMPLETION (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) This bit indicates that a completion signal is expected within a programmed amount of time (HSMCI_CSTOR). */</span>
<a name="l00169"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gae2aedd4b6c918c968d4f67d74be88cb6">00169</a> <span class="preprocessor">#define HSMCI_CMDR_BOOT_ACK (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (HSMCI_CMDR) Boot Operation Acknowledge */</span>
<a name="l00170"></a>00170 <span class="comment">/* -------- HSMCI_BLKR : (HSMCI Offset: 0x18) Block Register -------- */</span>
<a name="l00171"></a>00171 <span class="preprocessor">#define HSMCI_BLKR_BCNT_Pos 0</span>
<a name="l00172"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga725f0a4a1c92bf168fd7cf500b7410f6">00172</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_BLKR_BCNT_Msk (0xffffu &lt;&lt; HSMCI_BLKR_BCNT_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_BLKR) MMC/SDIO Block Count - SDIO Byte Count */</span>
<a name="l00173"></a>00173 <span class="preprocessor">#define HSMCI_BLKR_BCNT(value) ((HSMCI_BLKR_BCNT_Msk &amp; ((value) &lt;&lt; HSMCI_BLKR_BCNT_Pos)))</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_BLKR_BLKLEN_Pos 16</span>
<a name="l00175"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gac6549139506df02ba252e3a56d4e5793">00175</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_BLKR_BLKLEN_Msk (0xffffu &lt;&lt; HSMCI_BLKR_BLKLEN_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_BLKR) Data Block Length */</span>
<a name="l00176"></a>00176 <span class="preprocessor">#define HSMCI_BLKR_BLKLEN(value) ((HSMCI_BLKR_BLKLEN_Msk &amp; ((value) &lt;&lt; HSMCI_BLKR_BLKLEN_Pos)))</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_CSTOR : (HSMCI Offset: 0x1C) Completion Signal Timeout Register -------- */</span>
<a name="l00178"></a>00178 <span class="preprocessor">#define HSMCI_CSTOR_CSTOCYC_Pos 0</span>
<a name="l00179"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga089df3076d54c1b91646063973272fb1">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CSTOR_CSTOCYC_Msk (0xfu &lt;&lt; HSMCI_CSTOR_CSTOCYC_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) Completion Signal Timeout Cycle Number */</span>
<a name="l00180"></a>00180 <span class="preprocessor">#define HSMCI_CSTOR_CSTOCYC(value) ((HSMCI_CSTOR_CSTOCYC_Msk &amp; ((value) &lt;&lt; HSMCI_CSTOR_CSTOCYC_Pos)))</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CSTOR_CSTOMUL_Pos 4</span>
<a name="l00182"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaf18ce7dffe5e4799eba1a9a9667810a0">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_CSTOR_CSTOMUL_Msk (0x7u &lt;&lt; HSMCI_CSTOR_CSTOMUL_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) Completion Signal Timeout Multiplier */</span>
<a name="l00183"></a>00183 <span class="preprocessor">#define HSMCI_CSTOR_CSTOMUL(value) ((HSMCI_CSTOR_CSTOMUL_Msk &amp; ((value) &lt;&lt; HSMCI_CSTOR_CSTOMUL_Pos)))</span>
<a name="l00184"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gafaa10a65e3e97d43ace4d1ac0b33b19f">00184</a> <span class="preprocessor"></span><span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_1 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 1 */</span>
<a name="l00185"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga5506aed73b4529315267ba2fec011edf">00185</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_16 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 16 */</span>
<a name="l00186"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga40ca9de73273f8a723f5254fdf1db03c">00186</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_128 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 128 */</span>
<a name="l00187"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaa75a313763acfa332814fdd4ebb19eba">00187</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_256 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 256 */</span>
<a name="l00188"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gad6b5c5c599b6a579f93248720836a0bf">00188</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_1024 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 1024 */</span>
<a name="l00189"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga2494b7504fbe6d395369f15eb08ef8f1">00189</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_4096 (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 4096 */</span>
<a name="l00190"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga581ad0c2ae49fbbb59ab12ebf0bc6697">00190</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_65536 (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 65536 */</span>
<a name="l00191"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gad94bf4c35e56b397c8bcca19f1c35d35">00191</a> <span class="preprocessor">#define   HSMCI_CSTOR_CSTOMUL_1048576 (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CSTOR) CSTOCYC x 1048576 */</span>
<a name="l00192"></a>00192 <span class="comment">/* -------- HSMCI_RSPR[4] : (HSMCI Offset: 0x20) Response Register -------- */</span>
<a name="l00193"></a>00193 <span class="preprocessor">#define HSMCI_RSPR_RSP_Pos 0</span>
<a name="l00194"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga0f8eb905c42cbc7c0be9d3a30f344a19">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_RSPR_RSP_Msk (0xffffffffu &lt;&lt; HSMCI_RSPR_RSP_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_RSPR[4]) Response */</span>
<a name="l00195"></a>00195 <span class="comment">/* -------- HSMCI_RDR : (HSMCI Offset: 0x30) Receive Data Register -------- */</span>
<a name="l00196"></a>00196 <span class="preprocessor">#define HSMCI_RDR_DATA_Pos 0</span>
<a name="l00197"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga751c3dd22371b91363fb00d16d344c33">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_RDR_DATA_Msk (0xffffffffu &lt;&lt; HSMCI_RDR_DATA_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_RDR) Data to Read */</span>
<a name="l00198"></a>00198 <span class="comment">/* -------- HSMCI_TDR : (HSMCI Offset: 0x34) Transmit Data Register -------- */</span>
<a name="l00199"></a>00199 <span class="preprocessor">#define HSMCI_TDR_DATA_Pos 0</span>
<a name="l00200"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gade0e2ad8500892df56ee82536ca5887a">00200</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_TDR_DATA_Msk (0xffffffffu &lt;&lt; HSMCI_TDR_DATA_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_TDR) Data to Write */</span>
<a name="l00201"></a>00201 <span class="preprocessor">#define HSMCI_TDR_DATA(value) ((HSMCI_TDR_DATA_Msk &amp; ((value) &lt;&lt; HSMCI_TDR_DATA_Pos)))</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="comment">/* -------- HSMCI_SR : (HSMCI Offset: 0x40) Status Register -------- */</span>
<a name="l00203"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga591db73fa4eeef61c0d346d1434e41b3">00203</a> <span class="preprocessor">#define HSMCI_SR_CMDRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Command Ready (cleared by writing in HSMCI_CMDR) */</span>
<a name="l00204"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga484cf15e0eb8a95d56ecf5f8298ff9dc">00204</a> <span class="preprocessor">#define HSMCI_SR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Receiver Ready (cleared by reading HSMCI_RDR) */</span>
<a name="l00205"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga07b78e83820a30eed7885fa14905f63f">00205</a> <span class="preprocessor">#define HSMCI_SR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Transmit Ready (cleared by writing in HSMCI_TDR) */</span>
<a name="l00206"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga5522f6bd02969bb576ac444079d1b64d">00206</a> <span class="preprocessor">#define HSMCI_SR_BLKE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Data Block Ended (cleared on read) */</span>
<a name="l00207"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gacc2c24e24828dc327486a63d2fd40c39">00207</a> <span class="preprocessor">#define HSMCI_SR_DTIP (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Data Transfer in Progress (cleared at the end of CRC16 calculation) */</span>
<a name="l00208"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gae0e46f9c74375e9c47b026eeda8f24fd">00208</a> <span class="preprocessor">#define HSMCI_SR_NOTBUSY (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (HSMCI_SR) HSMCI Not Busy */</span>
<a name="l00209"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga31866f1760986d5b836ae4774336523d">00209</a> <span class="preprocessor">#define HSMCI_SR_SDIOIRQA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_SR) SDIO Interrupt for Slot A (cleared on read) */</span>
<a name="l00210"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gae85af6c8d8d90e5e8a2e0d53a745a9b7">00210</a> <span class="preprocessor">#define HSMCI_SR_SDIOWAIT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_SR) SDIO Read Wait Operation Status */</span>
<a name="l00211"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gac82bf86e51a197fc5f603a2c5a5cf9f6">00211</a> <span class="preprocessor">#define HSMCI_SR_CSRCV (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (HSMCI_SR) CE-ATA Completion Signal Received (cleared on read) */</span>
<a name="l00212"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga94447726592b0f9de1a75f008b61d884">00212</a> <span class="preprocessor">#define HSMCI_SR_RINDE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Response Index Error (cleared by writing in HSMCI_CMDR) */</span>
<a name="l00213"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga4b1406a3125d034135b623b230dbe4cc">00213</a> <span class="preprocessor">#define HSMCI_SR_RDIRE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Response Direction Error (cleared by writing in HSMCI_CMDR) */</span>
<a name="l00214"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga2f59a0b5605a77eee8ff106191c69971">00214</a> <span class="preprocessor">#define HSMCI_SR_RCRCE (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Response CRC Error (cleared by writing in HSMCI_CMDR) */</span>
<a name="l00215"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gae27b2a6cd8ec8ff32e511b2eb5cb8f86">00215</a> <span class="preprocessor">#define HSMCI_SR_RENDE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Response End Bit Error (cleared by writing in HSMCI_CMDR) */</span>
<a name="l00216"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga4f429a2f616db90c3d7c41459ab56e73">00216</a> <span class="preprocessor">#define HSMCI_SR_RTOE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Response Time-out Error (cleared by writing in HSMCI_CMDR) */</span>
<a name="l00217"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga24ebda910c183e160ff86fe031cccd6e">00217</a> <span class="preprocessor">#define HSMCI_SR_DCRCE (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Data CRC Error (cleared on read) */</span>
<a name="l00218"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gab45492faf22f205c4aee67e238616b77">00218</a> <span class="preprocessor">#define HSMCI_SR_DTOE (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Data Time-out Error (cleared on read) */</span>
<a name="l00219"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gad1bebda5ee5d6e49619c58e590227eaf">00219</a> <span class="preprocessor">#define HSMCI_SR_CSTOE (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Completion Signal Time-out Error (cleared on read) */</span>
<a name="l00220"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga2da4a8e5394152ea29bb98da33216493">00220</a> <span class="preprocessor">#define HSMCI_SR_BLKOVRE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (HSMCI_SR) DMA Block Overrun Error (cleared on read) */</span>
<a name="l00221"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga9846f5f83409d76b6b8502cf94589187">00221</a> <span class="preprocessor">#define HSMCI_SR_FIFOEMPTY (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_SR) FIFO empty flag */</span>
<a name="l00222"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga520d6c71cc8234d21cfd0a826da0f467">00222</a> <span class="preprocessor">#define HSMCI_SR_XFRDONE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Transfer Done flag */</span>
<a name="l00223"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga84466939359e210eaa653f3f57b6382c">00223</a> <span class="preprocessor">#define HSMCI_SR_ACKRCV (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Boot Operation Acknowledge Received  (cleared on read) */</span>
<a name="l00224"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gabde6cdc5c492607c8a0880c20530f651">00224</a> <span class="preprocessor">#define HSMCI_SR_ACKRCVE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Boot Operation Acknowledge Error (cleared on read) */</span>
<a name="l00225"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga052dea6a78525c6e0c13ee24db05e140">00225</a> <span class="preprocessor">#define HSMCI_SR_OVRE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Overrun (if FERRCTRL = 1, cleared by writing in HSMCI_CMDR or cleared on read if FERRCTRL = 0) */</span>
<a name="l00226"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaa0892ce93c479aa2f07dd24cac011989">00226</a> <span class="preprocessor">#define HSMCI_SR_UNRE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (HSMCI_SR) Underrun (if FERRCTRL = 1, cleared by writing in HSMCI_CMDR or cleared on read if FERRCTRL = 0) */</span>
<a name="l00227"></a>00227 <span class="comment">/* -------- HSMCI_IER : (HSMCI Offset: 0x44) Interrupt Enable Register -------- */</span>
<a name="l00228"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga858b785da3e669c8ecb8f85dcf9016bd">00228</a> <span class="preprocessor">#define HSMCI_IER_CMDRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Command Ready Interrupt Enable */</span>
<a name="l00229"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaf88aec394d7f9bee6e96b9b926776deb">00229</a> <span class="preprocessor">#define HSMCI_IER_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Receiver Ready Interrupt Enable */</span>
<a name="l00230"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gadde391344b36d3ddae79e50419bc83ec">00230</a> <span class="preprocessor">#define HSMCI_IER_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Transmit Ready Interrupt Enable */</span>
<a name="l00231"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga5ba1b69b8a26bf7b24879ae2db45f0d2">00231</a> <span class="preprocessor">#define HSMCI_IER_BLKE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Data Block Ended Interrupt Enable */</span>
<a name="l00232"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaca035a30e754acfca90b1ad8df61ac9a">00232</a> <span class="preprocessor">#define HSMCI_IER_DTIP (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Data Transfer in Progress Interrupt Enable */</span>
<a name="l00233"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gac81a48daa3c22c8f16275a4a75e903bf">00233</a> <span class="preprocessor">#define HSMCI_IER_NOTBUSY (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Data Not Busy Interrupt Enable */</span>
<a name="l00234"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga7c40c179d9d0c2e1d6e04403a7d974be">00234</a> <span class="preprocessor">#define HSMCI_IER_SDIOIRQA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_IER) SDIO Interrupt for Slot A Interrupt Enable */</span>
<a name="l00235"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaf4960006cf9930122ff4327c879ba163">00235</a> <span class="preprocessor">#define HSMCI_IER_SDIOWAIT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_IER) SDIO Read Wait Operation Status Interrupt Enable */</span>
<a name="l00236"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga907ec77f964b10b05fa0ecb4f5f25078">00236</a> <span class="preprocessor">#define HSMCI_IER_CSRCV (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Completion Signal Received Interrupt Enable */</span>
<a name="l00237"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gab30fea01b7dd94f8961f9f0153922197">00237</a> <span class="preprocessor">#define HSMCI_IER_RINDE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Response Index Error Interrupt Enable */</span>
<a name="l00238"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga064ba4f408fb903af4d9f61644ad8d52">00238</a> <span class="preprocessor">#define HSMCI_IER_RDIRE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Response Direction Error Interrupt Enable */</span>
<a name="l00239"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gabe7c3e312a35aee5d7aba00bb619fba1">00239</a> <span class="preprocessor">#define HSMCI_IER_RCRCE (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Response CRC Error Interrupt Enable */</span>
<a name="l00240"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga5203e08ff8978f2f7055a8ed3b9db956">00240</a> <span class="preprocessor">#define HSMCI_IER_RENDE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Response End Bit Error Interrupt Enable */</span>
<a name="l00241"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga79f508d7d3f153c04a23d82d3411a303">00241</a> <span class="preprocessor">#define HSMCI_IER_RTOE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Response Time-out Error Interrupt Enable */</span>
<a name="l00242"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gad8d397b121427cb75e3594ad01fb6697">00242</a> <span class="preprocessor">#define HSMCI_IER_DCRCE (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Data CRC Error Interrupt Enable */</span>
<a name="l00243"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaba5d4d92c2e3ee673a57392da8fa2a5e">00243</a> <span class="preprocessor">#define HSMCI_IER_DTOE (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Data Time-out Error Interrupt Enable */</span>
<a name="l00244"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga04b9e1290c2f413ab200cf39a3e98a87">00244</a> <span class="preprocessor">#define HSMCI_IER_CSTOE (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Completion Signal Timeout Error Interrupt Enable */</span>
<a name="l00245"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaa5c4bca1e254b9ea1bf5be1fbbd0b5c9">00245</a> <span class="preprocessor">#define HSMCI_IER_BLKOVRE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (HSMCI_IER) DMA Block Overrun Error Interrupt Enable */</span>
<a name="l00246"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga9270a84ed79c774314b073c42be2183e">00246</a> <span class="preprocessor">#define HSMCI_IER_FIFOEMPTY (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_IER) FIFO empty Interrupt enable */</span>
<a name="l00247"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gac1650a6567fc846c80a2c432054a200d">00247</a> <span class="preprocessor">#define HSMCI_IER_XFRDONE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Transfer Done Interrupt enable */</span>
<a name="l00248"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga36ab7e2215f8e05ab087ae50a6c5cdd9">00248</a> <span class="preprocessor">#define HSMCI_IER_ACKRCV (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Boot Acknowledge Interrupt Enable */</span>
<a name="l00249"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga29a27c725586bccb5d14a0639b8422ad">00249</a> <span class="preprocessor">#define HSMCI_IER_ACKRCVE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Boot Acknowledge Error Interrupt Enable */</span>
<a name="l00250"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gab0fd75dbf4627eb96fa10af15531fab3">00250</a> <span class="preprocessor">#define HSMCI_IER_OVRE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Overrun Interrupt Enable */</span>
<a name="l00251"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga1d38e3119f107e870c67008418ef1184">00251</a> <span class="preprocessor">#define HSMCI_IER_UNRE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (HSMCI_IER) Underrun Interrupt Enable */</span>
<a name="l00252"></a>00252 <span class="comment">/* -------- HSMCI_IDR : (HSMCI Offset: 0x48) Interrupt Disable Register -------- */</span>
<a name="l00253"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaf0a3f9cded1fca517c5bfedade4c0739">00253</a> <span class="preprocessor">#define HSMCI_IDR_CMDRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Command Ready Interrupt Disable */</span>
<a name="l00254"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga263f0278c6d7afd42dd187436a74ec77">00254</a> <span class="preprocessor">#define HSMCI_IDR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Receiver Ready Interrupt Disable */</span>
<a name="l00255"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaef1ba4b630e0eb4e141ed1dbccecfee1">00255</a> <span class="preprocessor">#define HSMCI_IDR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Transmit Ready Interrupt Disable */</span>
<a name="l00256"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga14b62a9ced144573931a32f151aec337">00256</a> <span class="preprocessor">#define HSMCI_IDR_BLKE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Data Block Ended Interrupt Disable */</span>
<a name="l00257"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gac274bd11bd520961a42ee6eacf3b9ad0">00257</a> <span class="preprocessor">#define HSMCI_IDR_DTIP (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Data Transfer in Progress Interrupt Disable */</span>
<a name="l00258"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gac5b4a805d81e1e3e9e256ab925c44c17">00258</a> <span class="preprocessor">#define HSMCI_IDR_NOTBUSY (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Data Not Busy Interrupt Disable */</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gad8930b9e2592d2417c9ac68e5ac1b8ca">00259</a> <span class="preprocessor">#define HSMCI_IDR_SDIOIRQA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) SDIO Interrupt for Slot A Interrupt Disable */</span>
<a name="l00260"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga90aa7eae6979136d93d61cc4b402d5ae">00260</a> <span class="preprocessor">#define HSMCI_IDR_SDIOWAIT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) SDIO Read Wait Operation Status Interrupt Disable */</span>
<a name="l00261"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gafcb41378b941e35a15db4bdb6c73abe9">00261</a> <span class="preprocessor">#define HSMCI_IDR_CSRCV (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Completion Signal received interrupt Disable */</span>
<a name="l00262"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gae0a66599104d92c4058dd6d6f0562c84">00262</a> <span class="preprocessor">#define HSMCI_IDR_RINDE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Response Index Error Interrupt Disable */</span>
<a name="l00263"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga93f5ec20520386712cdb38cc1ace33c5">00263</a> <span class="preprocessor">#define HSMCI_IDR_RDIRE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Response Direction Error Interrupt Disable */</span>
<a name="l00264"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga32b58c979cf1097b5c1020382ef71051">00264</a> <span class="preprocessor">#define HSMCI_IDR_RCRCE (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Response CRC Error Interrupt Disable */</span>
<a name="l00265"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga11bbbbfd9c006cb89fbd16f53b73c2c6">00265</a> <span class="preprocessor">#define HSMCI_IDR_RENDE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Response End Bit Error Interrupt Disable */</span>
<a name="l00266"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga88f8b634004a2573a04ee7aaaff28da3">00266</a> <span class="preprocessor">#define HSMCI_IDR_RTOE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Response Time-out Error Interrupt Disable */</span>
<a name="l00267"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga226578cfb59c4032258336b67e7af08f">00267</a> <span class="preprocessor">#define HSMCI_IDR_DCRCE (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Data CRC Error Interrupt Disable */</span>
<a name="l00268"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga244a8cf620dac303b56a40a49e063d15">00268</a> <span class="preprocessor">#define HSMCI_IDR_DTOE (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Data Time-out Error Interrupt Disable */</span>
<a name="l00269"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gac8aa9d46ee4315fa018d7f17ca398141">00269</a> <span class="preprocessor">#define HSMCI_IDR_CSTOE (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Completion Signal Time out Error Interrupt Disable */</span>
<a name="l00270"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga53700acba80e8fa4d42a74474099e49f">00270</a> <span class="preprocessor">#define HSMCI_IDR_BLKOVRE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) DMA Block Overrun Error Interrupt Disable */</span>
<a name="l00271"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga067256d7899f43245dfe745f70f3f1bc">00271</a> <span class="preprocessor">#define HSMCI_IDR_FIFOEMPTY (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) FIFO empty Interrupt Disable */</span>
<a name="l00272"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gabdbc566e7b410c527b4c68b966e51a3a">00272</a> <span class="preprocessor">#define HSMCI_IDR_XFRDONE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Transfer Done Interrupt Disable */</span>
<a name="l00273"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga43a1fc8b2736c68216e4e9dbed880134">00273</a> <span class="preprocessor">#define HSMCI_IDR_ACKRCV (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Boot Acknowledge Interrupt Disable */</span>
<a name="l00274"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gafac76df660318ce24b2c6310acc276a5">00274</a> <span class="preprocessor">#define HSMCI_IDR_ACKRCVE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Boot Acknowledge Error Interrupt Disable */</span>
<a name="l00275"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gac92740fcc4c248d628be5b323c23aef5">00275</a> <span class="preprocessor">#define HSMCI_IDR_OVRE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Overrun Interrupt Disable */</span>
<a name="l00276"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga4cb0fdedd5432799411a0ab426f27a87">00276</a> <span class="preprocessor">#define HSMCI_IDR_UNRE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (HSMCI_IDR) Underrun Interrupt Disable */</span>
<a name="l00277"></a>00277 <span class="comment">/* -------- HSMCI_IMR : (HSMCI Offset: 0x4C) Interrupt Mask Register -------- */</span>
<a name="l00278"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga831c57fd6b95b2012f8c3e0fd01bdb76">00278</a> <span class="preprocessor">#define HSMCI_IMR_CMDRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Command Ready Interrupt Mask */</span>
<a name="l00279"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga18ba2009df67035f269b60eab5c354e0">00279</a> <span class="preprocessor">#define HSMCI_IMR_RXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Receiver Ready Interrupt Mask */</span>
<a name="l00280"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaed70441a914b325f4be0b0196b2c04ed">00280</a> <span class="preprocessor">#define HSMCI_IMR_TXRDY (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Transmit Ready Interrupt Mask */</span>
<a name="l00281"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gab41b3553882368fe69d57ef4f5a09c92">00281</a> <span class="preprocessor">#define HSMCI_IMR_BLKE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Data Block Ended Interrupt Mask */</span>
<a name="l00282"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gae5fca4f697e2cba7b91f734edfa003dd">00282</a> <span class="preprocessor">#define HSMCI_IMR_DTIP (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Data Transfer in Progress Interrupt Mask */</span>
<a name="l00283"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga852b1fe28fbb1698a5552e8ae3f791d4">00283</a> <span class="preprocessor">#define HSMCI_IMR_NOTBUSY (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Data Not Busy Interrupt Mask */</span>
<a name="l00284"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaa2b88e8c5eb6fcc3d275cd31214da69e">00284</a> <span class="preprocessor">#define HSMCI_IMR_SDIOIRQA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) SDIO Interrupt for Slot A Interrupt Mask */</span>
<a name="l00285"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gad5c02a08a093d867417ac6b5c0bdb76f">00285</a> <span class="preprocessor">#define HSMCI_IMR_SDIOWAIT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) SDIO Read Wait Operation Status Interrupt Mask */</span>
<a name="l00286"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga7b619fc83b42987e1ab7cd38ca5c0704">00286</a> <span class="preprocessor">#define HSMCI_IMR_CSRCV (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Completion Signal Received Interrupt Mask */</span>
<a name="l00287"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaaf6960d5f06bd844d74925eda562654c">00287</a> <span class="preprocessor">#define HSMCI_IMR_RINDE (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Response Index Error Interrupt Mask */</span>
<a name="l00288"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga094765fce4e7ff6e0ce218f913abf494">00288</a> <span class="preprocessor">#define HSMCI_IMR_RDIRE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Response Direction Error Interrupt Mask */</span>
<a name="l00289"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga8b34e5e6d5c2cc342b9a6154987b0adb">00289</a> <span class="preprocessor">#define HSMCI_IMR_RCRCE (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Response CRC Error Interrupt Mask */</span>
<a name="l00290"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga4a1bc02832a5459ca08e24d8f968d25f">00290</a> <span class="preprocessor">#define HSMCI_IMR_RENDE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Response End Bit Error Interrupt Mask */</span>
<a name="l00291"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga5e32302deee821403075893d5852754d">00291</a> <span class="preprocessor">#define HSMCI_IMR_RTOE (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Response Time-out Error Interrupt Mask */</span>
<a name="l00292"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga8c0661ef2bbe0c56b40b382dfa5f6623">00292</a> <span class="preprocessor">#define HSMCI_IMR_DCRCE (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Data CRC Error Interrupt Mask */</span>
<a name="l00293"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga9443de91a9a3e089159ed00aa6182610">00293</a> <span class="preprocessor">#define HSMCI_IMR_DTOE (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Data Time-out Error Interrupt Mask */</span>
<a name="l00294"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga44840db901c01dba7f942eea44127b2d">00294</a> <span class="preprocessor">#define HSMCI_IMR_CSTOE (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Completion Signal Time-out Error Interrupt Mask */</span>
<a name="l00295"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga90124986100d433aa42c335f65fcd8cc">00295</a> <span class="preprocessor">#define HSMCI_IMR_BLKOVRE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) DMA Block Overrun Error Interrupt Mask */</span>
<a name="l00296"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga33b7199f2e3ca940fa5054e6ef943a0c">00296</a> <span class="preprocessor">#define HSMCI_IMR_FIFOEMPTY (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) FIFO Empty Interrupt Mask */</span>
<a name="l00297"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga933a2a3645c16dbb54c820e06589a6be">00297</a> <span class="preprocessor">#define HSMCI_IMR_XFRDONE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Transfer Done Interrupt Mask */</span>
<a name="l00298"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga7aeddc7d05e67f109b55ef9dc1830236">00298</a> <span class="preprocessor">#define HSMCI_IMR_ACKRCV (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Boot Operation Acknowledge Received Interrupt Mask */</span>
<a name="l00299"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga9a4380850b0e086351331fa790c90bfd">00299</a> <span class="preprocessor">#define HSMCI_IMR_ACKRCVE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Boot Operation Acknowledge Error Interrupt Mask */</span>
<a name="l00300"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaad8cf26df36b0a1825dcd6f7865f784e">00300</a> <span class="preprocessor">#define HSMCI_IMR_OVRE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Overrun Interrupt Mask */</span>
<a name="l00301"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga35d6b3d7bf73548ae00432e3fccbbcce">00301</a> <span class="preprocessor">#define HSMCI_IMR_UNRE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (HSMCI_IMR) Underrun Interrupt Mask */</span>
<a name="l00302"></a>00302 <span class="comment">/* -------- HSMCI_DMA : (HSMCI Offset: 0x50) DMA Configuration Register -------- */</span>
<a name="l00303"></a>00303 <span class="preprocessor">#define HSMCI_DMA_CHKSIZE_Pos 4</span>
<a name="l00304"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga288c2e400d1b3053c5af1ed3a6172a12">00304</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_DMA_CHKSIZE_Msk (0x7u &lt;&lt; HSMCI_DMA_CHKSIZE_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_DMA) DMA Channel Read and Write Chunk Size */</span>
<a name="l00305"></a>00305 <span class="preprocessor">#define HSMCI_DMA_CHKSIZE(value) ((HSMCI_DMA_CHKSIZE_Msk &amp; ((value) &lt;&lt; HSMCI_DMA_CHKSIZE_Pos)))</span>
<a name="l00306"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga85c70d677a23065bac16959fa16a1eaa">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define   HSMCI_DMA_CHKSIZE_1 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DMA) 1 data available */</span>
<a name="l00307"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gae10804faf58b87c27683b6c3124ee9a8">00307</a> <span class="preprocessor">#define   HSMCI_DMA_CHKSIZE_2 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DMA) 2 data available */</span>
<a name="l00308"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gad0e1ed3c16d0b648b5009b48fd30e80a">00308</a> <span class="preprocessor">#define   HSMCI_DMA_CHKSIZE_4 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DMA) 4 data available */</span>
<a name="l00309"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga957497eaa992b2cb579cb89b182a6a83">00309</a> <span class="preprocessor">#define   HSMCI_DMA_CHKSIZE_8 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DMA) 8 data available */</span>
<a name="l00310"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga096997e0846bd84b7cd4f8d64c051bf8">00310</a> <span class="preprocessor">#define   HSMCI_DMA_CHKSIZE_16 (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_DMA) 16 data available */</span>
<a name="l00311"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaad2e6265a94dc300134232cf2a6160ab">00311</a> <span class="preprocessor">#define HSMCI_DMA_DMAEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_DMA) DMA Hardware Handshaking Enable */</span>
<a name="l00312"></a>00312 <span class="comment">/* -------- HSMCI_CFG : (HSMCI Offset: 0x54) Configuration Register -------- */</span>
<a name="l00313"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga1eaae769ff1bde3835d89e11b0e5945e">00313</a> <span class="preprocessor">#define HSMCI_CFG_FIFOMODE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_CFG) HSMCI Internal FIFO control mode */</span>
<a name="l00314"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaaa730d5df74270d50ae4880377ac5936">00314</a> <span class="preprocessor">#define HSMCI_CFG_FERRCTRL (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (HSMCI_CFG) Flow Error flag reset control mode */</span>
<a name="l00315"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gadecb0441678239898fc065ba5c451f64">00315</a> <span class="preprocessor">#define HSMCI_CFG_HSMODE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_CFG) High Speed Mode */</span>
<a name="l00316"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga39e72fd1b30f17e8f18ddad63531dc44">00316</a> <span class="preprocessor">#define HSMCI_CFG_LSYNC (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (HSMCI_CFG) Synchronize on the last block */</span>
<a name="l00317"></a>00317 <span class="comment">/* -------- HSMCI_WPMR : (HSMCI Offset: 0xE4) Write Protection Mode Register -------- */</span>
<a name="l00318"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#gaf3a3576d30a0a9de42e0ff794dc9f5a6">00318</a> <span class="preprocessor">#define HSMCI_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_WPMR) Write Protect Enable */</span>
<a name="l00319"></a>00319 <span class="preprocessor">#define HSMCI_WPMR_WPKEY_Pos 8</span>
<a name="l00320"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga28ed125571a70bcea58a451035cf191d">00320</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; HSMCI_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_WPMR) Write Protect Key */</span>
<a name="l00321"></a>00321 <span class="preprocessor">#define HSMCI_WPMR_WPKEY(value) ((HSMCI_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; HSMCI_WPMR_WPKEY_Pos)))</span>
<a name="l00322"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga2d55b28b6aac433e457e07808402c286">00322</a> <span class="preprocessor"></span><span class="preprocessor">#define   HSMCI_WPMR_WPKEY_PASSWD (0x4D4349u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (HSMCI_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0. */</span>
<a name="l00323"></a>00323 <span class="comment">/* -------- HSMCI_WPSR : (HSMCI Offset: 0xE8) Write Protection Status Register -------- */</span>
<a name="l00324"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga37960dbe91e810184f75534877af3fa6">00324</a> <span class="preprocessor">#define HSMCI_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (HSMCI_WPSR) Write Protection Violation Status */</span>
<a name="l00325"></a>00325 <span class="preprocessor">#define HSMCI_WPSR_WPVSRC_Pos 8</span>
<a name="l00326"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga17107d9810b4f6c5b83da1d0d6d4efe9">00326</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; HSMCI_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_WPSR) Write Protection Violation Source */</span>
<a name="l00327"></a>00327 <span class="comment">/* -------- HSMCI_FIFO[256] : (HSMCI Offset: 0x200) FIFO Memory Aperture0 -------- */</span>
<a name="l00328"></a>00328 <span class="preprocessor">#define HSMCI_FIFO_DATA_Pos 0</span>
<a name="l00329"></a><a class="code" href="group___s_a_m_e70___h_s_m_c_i.html#ga985e41524412dc6befac8b87b67a4810">00329</a> <span class="preprocessor"></span><span class="preprocessor">#define HSMCI_FIFO_DATA_Msk (0xffffffffu &lt;&lt; HSMCI_FIFO_DATA_Pos) </span><span class="comment">/**&lt; \brief (HSMCI_FIFO[256]) Data to Read or Data to Write */</span>
<a name="l00330"></a>00330 <span class="preprocessor">#define HSMCI_FIFO_DATA(value) ((HSMCI_FIFO_DATA_Msk &amp; ((value) &lt;&lt; HSMCI_FIFO_DATA_Pos)))</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00332"></a>00332 <span class="comment">/*@}*/</span>
<a name="l00333"></a>00333 
<a name="l00334"></a>00334 
<a name="l00335"></a>00335 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_HSMCI_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
