/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [12:0] _01_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  reg [2:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire [25:0] celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire [19:0] celloutsig_1_1z;
  wire [34:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  reg [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_47z = ~(celloutsig_0_22z[3] & celloutsig_0_46z);
  assign celloutsig_0_10z = ~(celloutsig_0_3z & celloutsig_0_6z);
  assign celloutsig_0_92z = ~(celloutsig_0_72z | celloutsig_0_15z);
  assign celloutsig_0_15z = ~celloutsig_0_4z;
  assign celloutsig_1_5z = ~((in_data[136] | in_data[122]) & celloutsig_1_3z);
  assign celloutsig_0_6z = celloutsig_0_0z[3] | ~(celloutsig_0_3z);
  assign celloutsig_1_12z = celloutsig_1_3z ^ celloutsig_1_5z;
  assign celloutsig_0_28z = celloutsig_0_10z ^ celloutsig_0_15z;
  assign celloutsig_0_69z = ~(celloutsig_0_42z ^ celloutsig_0_47z);
  assign celloutsig_1_18z = ~(celloutsig_1_15z[2] ^ celloutsig_1_4z);
  assign celloutsig_0_21z = ~(celloutsig_0_6z ^ celloutsig_0_15z);
  assign celloutsig_0_25z = ~(_00_ ^ in_data[8]);
  reg [12:0] _14_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 13'h0000;
    else _14_ <= { celloutsig_0_5z[9:5], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z };
  assign { _01_[12:2], _00_, _01_[0] } = _14_;
  assign celloutsig_1_6z = { celloutsig_1_2z[12:11], celloutsig_1_0z } / { 1'h1, celloutsig_1_2z[23], celloutsig_1_3z };
  assign celloutsig_0_4z = in_data[46:42] > celloutsig_0_1z[12:8];
  assign celloutsig_1_3z = in_data[126:116] > celloutsig_1_2z[16:6];
  assign celloutsig_1_10z = in_data[104:101] > { celloutsig_1_8z[10:9], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_2z[2:0] <= in_data[52:50];
  assign celloutsig_0_16z = celloutsig_0_14z[14:9] && { celloutsig_0_14z[12:8], celloutsig_0_4z };
  assign celloutsig_0_72z = ! { celloutsig_0_5z[22:12], celloutsig_0_51z };
  assign celloutsig_1_0z = ! in_data[140:134];
  assign celloutsig_1_4z = ! { celloutsig_1_1z[13:11], celloutsig_1_3z };
  assign celloutsig_1_9z = ! { celloutsig_1_8z[11:10], celloutsig_1_0z };
  assign celloutsig_0_26z = ! { celloutsig_0_1z[5], celloutsig_0_3z, _01_[12:2], _00_, _01_[0], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_22z };
  assign celloutsig_0_51z = { celloutsig_0_46z, celloutsig_0_25z, celloutsig_0_10z } % { 1'h1, celloutsig_0_35z[0], celloutsig_0_28z };
  assign celloutsig_1_2z = { in_data[165:153], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[154:121] };
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_3z } % { 1'h1, celloutsig_0_1z[13:5], celloutsig_0_2z };
  assign celloutsig_0_5z = in_data[45] ? { celloutsig_0_1z[13:0], celloutsig_0_0z, celloutsig_0_2z } : { in_data[11:5], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_14z = celloutsig_1_6z[1] ? celloutsig_1_2z[15:12] : { celloutsig_1_2z[3], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_19z = - { celloutsig_1_2z[29:26], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_18z };
  assign celloutsig_0_9z = & { celloutsig_0_4z, celloutsig_0_2z, in_data[29:3] };
  assign celloutsig_0_42z = | celloutsig_0_11z[9:6];
  assign celloutsig_0_93z = | { celloutsig_0_19z[6:0], celloutsig_0_69z };
  assign celloutsig_1_11z = | { celloutsig_1_7z[5:0], celloutsig_1_10z };
  assign celloutsig_0_3z = | in_data[48:44];
  assign celloutsig_0_46z = | { celloutsig_0_26z, celloutsig_0_0z };
  assign celloutsig_1_15z = { celloutsig_1_1z[9:8], celloutsig_1_12z } >> { celloutsig_1_14z[3:2], celloutsig_1_3z };
  assign celloutsig_0_1z = { celloutsig_0_0z[5:3], celloutsig_0_0z, celloutsig_0_0z } >> in_data[18:4];
  assign celloutsig_0_14z = { in_data[29], celloutsig_0_1z } >> { celloutsig_0_5z[12:11], celloutsig_0_4z, _01_[12:2], _00_, _01_[0] };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z } <<< { in_data[158:150], celloutsig_1_4z };
  assign celloutsig_0_22z = _01_[7:4] <<< { celloutsig_0_5z[9:7], celloutsig_0_21z };
  assign celloutsig_0_0z = in_data[56:51] >>> in_data[33:28];
  assign celloutsig_0_19z = { celloutsig_0_14z[13:7], celloutsig_0_16z, celloutsig_0_2z } >>> { in_data[36:25], celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_1z = { in_data[180:163], celloutsig_1_0z, celloutsig_1_0z } ~^ in_data[118:99];
  assign celloutsig_0_2z = in_data[6:1] ~^ celloutsig_0_0z;
  always_latch
    if (!clkin_data[32]) celloutsig_0_35z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_35z = celloutsig_0_2z[3:1];
  always_latch
    if (clkin_data[64]) celloutsig_1_8z = 14'h0000;
    else if (clkin_data[96]) celloutsig_1_8z = { celloutsig_1_2z[28:16], celloutsig_1_3z };
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[116:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
